
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb8c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  0800cd64  0800cd64  0000dd64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cdf4  0800cdf4  0000e19c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cdf4  0800cdf4  0000ddf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cdfc  0800cdfc  0000e19c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cdfc  0800cdfc  0000ddfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce00  0800ce00  0000de00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  0800ce04  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dc8  2000019c  0800cfa0  0000e19c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f64  0800cfa0  0000ef64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e19c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d639  00000000  00000000  0000e1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f1b  00000000  00000000  0002b805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00030720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001068  00000000  00000000  00031cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007964  00000000  00000000  00032d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000205d9  00000000  00000000  0003a6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4970  00000000  00000000  0005ac95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f605  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056d8  00000000  00000000  0014f648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00154d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000019c 	.word	0x2000019c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800cd4c 	.word	0x0800cd4c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001a0 	.word	0x200001a0
 8000214:	0800cd4c 	.word	0x0800cd4c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000550:	4b12      	ldr	r3, [pc, #72]	@ (800059c <io_coil_add_channel+0x58>)
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	2b03      	cmp	r3, #3
 8000556:	d81b      	bhi.n	8000590 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000558:	4b10      	ldr	r3, [pc, #64]	@ (800059c <io_coil_add_channel+0x58>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	4619      	mov	r1, r3
 800055e:	4a10      	ldr	r2, [pc, #64]	@ (80005a0 <io_coil_add_channel+0x5c>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <io_coil_add_channel+0x58>)
 8000568:	881b      	ldrh	r3, [r3, #0]
 800056a:	4a0d      	ldr	r2, [pc, #52]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800056c:	00db      	lsls	r3, r3, #3
 800056e:	4413      	add	r3, r2
 8000570:	887a      	ldrh	r2, [r7, #2]
 8000572:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <io_coil_add_channel+0x58>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	4a09      	ldr	r2, [pc, #36]	@ (80005a0 <io_coil_add_channel+0x5c>)
 800057a:	00db      	lsls	r3, r3, #3
 800057c:	4413      	add	r3, r2
 800057e:	2200      	movs	r2, #0
 8000580:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <io_coil_add_channel+0x58>)
 8000584:	881b      	ldrh	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b29a      	uxth	r2, r3
 800058a:	4b04      	ldr	r3, [pc, #16]	@ (800059c <io_coil_add_channel+0x58>)
 800058c:	801a      	strh	r2, [r3, #0]
 800058e:	e000      	b.n	8000592 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000590:	bf00      	nop
}
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001d8 	.word	0x200001d8
 80005a0:	200001b8 	.word	0x200001b8

080005a4 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <io_coil_read+0x30>)
 80005b0:	881b      	ldrh	r3, [r3, #0]
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d205      	bcs.n	80005c4 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 80005b8:	88fb      	ldrh	r3, [r7, #6]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <io_coil_read+0x34>)
 80005bc:	00db      	lsls	r3, r3, #3
 80005be:	4413      	add	r3, r2
 80005c0:	799b      	ldrb	r3, [r3, #6]
 80005c2:	e000      	b.n	80005c6 <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	200001d8 	.word	0x200001d8
 80005d8:	200001b8 	.word	0x200001b8

080005dc <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	460a      	mov	r2, r1
 80005e6:	80fb      	strh	r3, [r7, #6]
 80005e8:	4613      	mov	r3, r2
 80005ea:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 80005ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <io_coil_write+0x48>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	88fa      	ldrh	r2, [r7, #6]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d212      	bcs.n	800061c <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000628 <io_coil_write+0x4c>)
 80005fa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80005fe:	88fb      	ldrh	r3, [r7, #6]
 8000600:	4a09      	ldr	r2, [pc, #36]	@ (8000628 <io_coil_write+0x4c>)
 8000602:	00db      	lsls	r3, r3, #3
 8000604:	4413      	add	r3, r2
 8000606:	889b      	ldrh	r3, [r3, #4]
 8000608:	797a      	ldrb	r2, [r7, #5]
 800060a:	4619      	mov	r1, r3
 800060c:	f003 f9ce 	bl	80039ac <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	4a05      	ldr	r2, [pc, #20]	@ (8000628 <io_coil_write+0x4c>)
 8000614:	00db      	lsls	r3, r3, #3
 8000616:	4413      	add	r3, r2
 8000618:	797a      	ldrb	r2, [r7, #5]
 800061a:	719a      	strb	r2, [r3, #6]
	}
}
 800061c:	bf00      	nop
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200001d8 	.word	0x200001d8
 8000628:	200001b8 	.word	0x200001b8

0800062c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2b00      	cmp	r3, #0
 800063c:	db18      	blt.n	8000670 <io_digital_write+0x44>
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <io_digital_write+0x4c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	da13      	bge.n	8000670 <io_digital_write+0x44>
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <io_digital_write+0x50>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	00db      	lsls	r3, r3, #3
 800064e:	4413      	add	r3, r2
 8000650:	799b      	ldrb	r3, [r3, #6]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d10c      	bne.n	8000670 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000656:	4a09      	ldr	r2, [pc, #36]	@ (800067c <io_digital_write+0x50>)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800065e:	4a07      	ldr	r2, [pc, #28]	@ (800067c <io_digital_write+0x50>)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	4413      	add	r3, r2
 8000666:	889b      	ldrh	r3, [r3, #4]
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	4619      	mov	r1, r3
 800066c:	f003 f99e 	bl	80039ac <HAL_GPIO_WritePin>
	}
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	2000025c 	.word	0x2000025c
 800067c:	200001dc 	.word	0x200001dc

08000680 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	460b      	mov	r3, r1
 800068a:	807b      	strh	r3, [r7, #2]
	if (io_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) return; // Cannot add another channel if all channels taken
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 800068e:	881b      	ldrh	r3, [r3, #0]
 8000690:	2b03      	cmp	r3, #3
 8000692:	d814      	bhi.n	80006be <io_discrete_in_add_channel+0x3e>

	io_discrete_in_channels[io_discrete_in_channel_count].port = port;
 8000694:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	4619      	mov	r1, r3
 800069a:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <io_discrete_in_add_channel+0x50>)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].pin = pin;
 80006a2:	4b0a      	ldr	r3, [pc, #40]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <io_discrete_in_add_channel+0x50>)
 80006a8:	00db      	lsls	r3, r3, #3
 80006aa:	4413      	add	r3, r2
 80006ac:	887a      	ldrh	r2, [r7, #2]
 80006ae:	809a      	strh	r2, [r3, #4]
	io_discrete_in_channel_count++;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	3301      	adds	r3, #1
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4b04      	ldr	r3, [pc, #16]	@ (80006cc <io_discrete_in_add_channel+0x4c>)
 80006ba:	801a      	strh	r2, [r3, #0]
 80006bc:	e000      	b.n	80006c0 <io_discrete_in_add_channel+0x40>
	if (io_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) return; // Cannot add another channel if all channels taken
 80006be:	bf00      	nop
}
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000280 	.word	0x20000280
 80006d0:	20000260 	.word	0x20000260

080006d4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_discrete_in_channel_count) {
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <io_discrete_in_read+0x3c>)
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	88fa      	ldrh	r2, [r7, #6]
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d20e      	bcs.n	8000706 <io_discrete_in_read+0x32>
		return HAL_GPIO_ReadPin(io_discrete_in_channels[index].port, io_discrete_in_channels[index].pin);
 80006e8:	88fb      	ldrh	r3, [r7, #6]
 80006ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <io_discrete_in_read+0x40>)
 80006ec:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80006f0:	88fb      	ldrh	r3, [r7, #6]
 80006f2:	4908      	ldr	r1, [pc, #32]	@ (8000714 <io_discrete_in_read+0x40>)
 80006f4:	00db      	lsls	r3, r3, #3
 80006f6:	440b      	add	r3, r1
 80006f8:	889b      	ldrh	r3, [r3, #4]
 80006fa:	4619      	mov	r1, r3
 80006fc:	4610      	mov	r0, r2
 80006fe:	f003 f93d 	bl	800397c <HAL_GPIO_ReadPin>
 8000702:	4603      	mov	r3, r0
 8000704:	e000      	b.n	8000708 <io_discrete_in_read+0x34>
	}
	return GPIO_PIN_RESET;
 8000706:	2300      	movs	r3, #0
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000280 	.word	0x20000280
 8000714:	20000260 	.word	0x20000260

08000718 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic ADC or DAC handle.
 * @param channel: ADC or DAC channel number (e.g., ADC_CHANNEL_4)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d829      	bhi.n	800077e <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 800072a:	4b18      	ldr	r3, [pc, #96]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800072c:	881b      	ldrh	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	4a17      	ldr	r2, [pc, #92]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000732:	460b      	mov	r3, r1
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	440b      	add	r3, r1
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	4413      	add	r3, r2
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	4619      	mov	r1, r3
 8000746:	4a12      	ldr	r2, [pc, #72]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000748:	460b      	mov	r3, r1
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	440b      	add	r3, r1
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	4413      	add	r3, r2
 8000752:	3304      	adds	r3, #4
 8000754:	683a      	ldr	r2, [r7, #0]
 8000756:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	4a0c      	ldr	r2, [pc, #48]	@ (8000790 <io_holding_reg_add_channel+0x78>)
 8000760:	460b      	mov	r3, r1
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	440b      	add	r3, r1
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4413      	add	r3, r2
 800076a:	3308      	adds	r3, #8
 800076c:	2200      	movs	r2, #0
 800076e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <io_holding_reg_add_channel+0x74>)
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	3301      	adds	r3, #1
 8000776:	b29a      	uxth	r2, r3
 8000778:	4b04      	ldr	r3, [pc, #16]	@ (800078c <io_holding_reg_add_channel+0x74>)
 800077a:	801a      	strh	r2, [r3, #0]
 800077c:	e000      	b.n	8000780 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 800077e:	bf00      	nop
}
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	2000029c 	.word	0x2000029c
 8000790:	20000284 	.word	0x20000284

08000794 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <io_holding_reg_read+0x38>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	88fa      	ldrh	r2, [r7, #6]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d209      	bcs.n	80007bc <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80007a8:	88fa      	ldrh	r2, [r7, #6]
 80007aa:	4909      	ldr	r1, [pc, #36]	@ (80007d0 <io_holding_reg_read+0x3c>)
 80007ac:	4613      	mov	r3, r2
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	4413      	add	r3, r2
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	440b      	add	r3, r1
 80007b6:	3308      	adds	r3, #8
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	e000      	b.n	80007be <io_holding_reg_read+0x2a>
	}
	return 0;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	2000029c 	.word	0x2000029c
 80007d0:	20000284 	.word	0x20000284

080007d4 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	460a      	mov	r2, r1
 80007de:	80fb      	strh	r3, [r7, #6]
 80007e0:	4613      	mov	r3, r2
 80007e2:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 80007e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <io_holding_reg_write+0x90>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	88fa      	ldrh	r2, [r7, #6]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d236      	bcs.n	800085c <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 80007ee:	88fa      	ldrh	r2, [r7, #6]
 80007f0:	491d      	ldr	r1, [pc, #116]	@ (8000868 <io_holding_reg_write+0x94>)
 80007f2:	4613      	mov	r3, r2
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	4413      	add	r3, r2
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	440b      	add	r3, r1
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8000800:	88ba      	ldrh	r2, [r7, #4]
 8000802:	4613      	mov	r3, r2
 8000804:	031b      	lsls	r3, r3, #12
 8000806:	1a9b      	subs	r3, r3, r2
 8000808:	4a18      	ldr	r2, [pc, #96]	@ (800086c <io_holding_reg_write+0x98>)
 800080a:	fba2 2303 	umull	r2, r3, r2, r3
 800080e:	0bdb      	lsrs	r3, r3, #15
 8000810:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8000812:	88fa      	ldrh	r2, [r7, #6]
 8000814:	4914      	ldr	r1, [pc, #80]	@ (8000868 <io_holding_reg_write+0x94>)
 8000816:	4613      	mov	r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	4413      	add	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	3304      	adds	r3, #4
 8000822:	6819      	ldr	r1, [r3, #0]
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	2200      	movs	r2, #0
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f002 f9ff 	bl	8002c2c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 800082e:	88fa      	ldrh	r2, [r7, #6]
 8000830:	490d      	ldr	r1, [pc, #52]	@ (8000868 <io_holding_reg_write+0x94>)
 8000832:	4613      	mov	r3, r2
 8000834:	005b      	lsls	r3, r3, #1
 8000836:	4413      	add	r3, r2
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	440b      	add	r3, r1
 800083c:	3304      	adds	r3, #4
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4619      	mov	r1, r3
 8000842:	68f8      	ldr	r0, [r7, #12]
 8000844:	f002 f986 	bl	8002b54 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8000848:	88fa      	ldrh	r2, [r7, #6]
 800084a:	4907      	ldr	r1, [pc, #28]	@ (8000868 <io_holding_reg_write+0x94>)
 800084c:	4613      	mov	r3, r2
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	4413      	add	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	440b      	add	r3, r1
 8000856:	3308      	adds	r3, #8
 8000858:	88ba      	ldrh	r2, [r7, #4]
 800085a:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 800085c:	bf00      	nop
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2000029c 	.word	0x2000029c
 8000868:	20000284 	.word	0x20000284
 800086c:	80008001 	.word	0x80008001

08000870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000876:	f001 ffa8 	bl	80027ca <HAL_Init>
  // Add Channels
  // COILS: Digital R/W: for this controller, all digital outputs
  // DISCRETE INPUTS: Digital R: for this controller, all digital inputs
  // HOLDING REGISTERS: Analogue R/W: for this controller, all analogue outputs
  // INPUT REGISTERS: Analogue R: for this controller, all analogue inputs
  io_coil_add_channel(GPIOC, GPIO_PIN_6);
 800087a:	2140      	movs	r1, #64	@ 0x40
 800087c:	481c      	ldr	r0, [pc, #112]	@ (80008f0 <main+0x80>)
 800087e:	f7ff fe61 	bl	8000544 <io_coil_add_channel>
  io_discrete_in_add_channel(GPIOC, GPIO_PIN_13);
 8000882:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000886:	481a      	ldr	r0, [pc, #104]	@ (80008f0 <main+0x80>)
 8000888:	f7ff fefa 	bl	8000680 <io_discrete_in_add_channel>
  io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 800088c:	2100      	movs	r1, #0
 800088e:	4819      	ldr	r0, [pc, #100]	@ (80008f4 <main+0x84>)
 8000890:	f7ff ff42 	bl	8000718 <io_holding_reg_add_channel>
  //TODO: io_input_reg_add_channel

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f832 	bl	80008fc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000898:	f000 f974 	bl	8000b84 <MX_GPIO_Init>
  MX_DMA_Init();
 800089c:	f000 f940 	bl	8000b20 <MX_DMA_Init>
  MX_USB_Device_Init();
 80008a0:	f00b fd36 	bl	800c310 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80008a4:	f000 f8ee 	bl	8000a84 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80008a8:	f000 f8ae 	bl	8000a08 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80008ac:	f00a f852 	bl	800a954 <MX_FATFS_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <main+0x4a>
    Error_Handler();
 80008b6:	f000 f9df 	bl	8000c78 <Error_Handler>
  }
  MX_DAC1_Init();
 80008ba:	f000 f86b 	bl	8000994 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_8); // changed from PA4 to PA8 to not interfere with DAC1
 80008be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c6:	f001 f98f 	bl	8001be8 <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80008ca:	2100      	movs	r1, #0
 80008cc:	2000      	movs	r0, #0
 80008ce:	f7ff fead 	bl	800062c <io_digital_write>
	HAL_Delay(5000);
 80008d2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008d6:	f001 ffe9 	bl	80028ac <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 80008da:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <main+0x88>)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e2:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 80008e6:	2308      	movs	r3, #8
 80008e8:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 80008ea:	bf00      	nop
 80008ec:	e7fd      	b.n	80008ea <main+0x7a>
 80008ee:	bf00      	nop
 80008f0:	48000800 	.word	0x48000800
 80008f4:	200002a0 	.word	0x200002a0
 80008f8:	0800cd64 	.word	0x0800cd64

080008fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b094      	sub	sp, #80	@ 0x50
 8000900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000902:	f107 0318 	add.w	r3, r7, #24
 8000906:	2238      	movs	r2, #56	@ 0x38
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f00c f9e4 	bl	800ccd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800091e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000922:	f004 fd5d 	bl	80053e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000926:	2301      	movs	r3, #1
 8000928:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800092a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800092e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000930:	2302      	movs	r3, #2
 8000932:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000934:	2303      	movs	r3, #3
 8000936:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000938:	2301      	movs	r3, #1
 800093a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 800093c:	2324      	movs	r3, #36	@ 0x24
 800093e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000940:	2302      	movs	r3, #2
 8000942:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000944:	2306      	movs	r3, #6
 8000946:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000948:	2302      	movs	r3, #2
 800094a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094c:	f107 0318 	add.w	r3, r7, #24
 8000950:	4618      	mov	r0, r3
 8000952:	f004 fdf9 	bl	8005548 <HAL_RCC_OscConfig>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800095c:	f000 f98c 	bl	8000c78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000960:	230f      	movs	r3, #15
 8000962:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000964:	2303      	movs	r3, #3
 8000966:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000968:	2380      	movs	r3, #128	@ 0x80
 800096a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800096c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	2102      	movs	r1, #2
 800097a:	4618      	mov	r0, r3
 800097c:	f005 f8f6 	bl	8005b6c <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000986:	f000 f977 	bl	8000c78 <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	@ 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08c      	sub	sp, #48	@ 0x30
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800099a:	463b      	mov	r3, r7
 800099c:	2230      	movs	r2, #48	@ 0x30
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f00c f999 	bl	800ccd8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80009a6:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <MX_DAC1_Init+0x6c>)
 80009a8:	4a16      	ldr	r2, [pc, #88]	@ (8000a04 <MX_DAC1_Init+0x70>)
 80009aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80009ac:	4814      	ldr	r0, [pc, #80]	@ (8000a00 <MX_DAC1_Init+0x6c>)
 80009ae:	f002 f8ae 	bl	8002b0e <HAL_DAC_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80009b8:	f000 f95e 	bl	8000c78 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80009bc:	2302      	movs	r3, #2
 80009be:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80009c0:	2300      	movs	r3, #0
 80009c2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80009c4:	2300      	movs	r3, #0
 80009c6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80009cc:	2300      	movs	r3, #0
 80009ce:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80009d0:	2300      	movs	r3, #0
 80009d2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80009d8:	2301      	movs	r3, #1
 80009da:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80009e0:	463b      	mov	r3, r7
 80009e2:	2200      	movs	r2, #0
 80009e4:	4619      	mov	r1, r3
 80009e6:	4806      	ldr	r0, [pc, #24]	@ (8000a00 <MX_DAC1_Init+0x6c>)
 80009e8:	f002 f94e 	bl	8002c88 <HAL_DAC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80009f2:	f000 f941 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	3730      	adds	r7, #48	@ 0x30
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200002a0 	.word	0x200002a0
 8000a04:	50000800 	.word	0x50000800

08000a08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a80 <MX_SPI1_Init+0x78>)
 8000a10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a20:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a3e:	2238      	movs	r2, #56	@ 0x38
 8000a40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a54:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a56:	2207      	movs	r2, #7
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a62:	2208      	movs	r2, #8
 8000a64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a66:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_SPI1_Init+0x74>)
 8000a68:	f005 fcea 	bl	8006440 <HAL_SPI_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000a72:	f000 f901 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200002b4 	.word	0x200002b4
 8000a80:	40013000 	.word	0x40013000

08000a84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a88:	4b23      	ldr	r3, [pc, #140]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <MX_USART2_UART_Init+0x98>)
 8000a8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a8e:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a90:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000a94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000aac:	220c      	movs	r2, #12
 8000aae:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab0:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000abc:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac8:	4b13      	ldr	r3, [pc, #76]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ace:	4812      	ldr	r0, [pc, #72]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ad0:	f006 fa5a 	bl	8006f88 <HAL_UART_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000ada:	f000 f8cd 	bl	8000c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ae2:	f007 ff80 	bl	80089e6 <HAL_UARTEx_SetTxFifoThreshold>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000aec:	f000 f8c4 	bl	8000c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af0:	2100      	movs	r1, #0
 8000af2:	4809      	ldr	r0, [pc, #36]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000af4:	f007 ffb5 	bl	8008a62 <HAL_UARTEx_SetRxFifoThreshold>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000afe:	f000 f8bb 	bl	8000c78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000b04:	f007 ff36 	bl	8008974 <HAL_UARTEx_DisableFifoMode>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000b0e:	f000 f8b3 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000318 	.word	0x20000318
 8000b1c:	40004400 	.word	0x40004400

08000b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b2a:	4a15      	ldr	r2, [pc, #84]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b2c:	f043 0304 	orr.w	r3, r3, #4
 8000b30:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b36:	f003 0304 	and.w	r3, r3, #4
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b42:	4a0f      	ldr	r2, [pc, #60]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <MX_DMA_Init+0x60>)
 8000b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	603b      	str	r3, [r7, #0]
 8000b54:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2101      	movs	r1, #1
 8000b5a:	200b      	movs	r0, #11
 8000b5c:	f001 ffa3 	bl	8002aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b60:	200b      	movs	r0, #11
 8000b62:	f001 ffba 	bl	8002ada <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000b66:	2200      	movs	r2, #0
 8000b68:	2101      	movs	r1, #1
 8000b6a:	200c      	movs	r0, #12
 8000b6c:	f001 ff9b 	bl	8002aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000b70:	200c      	movs	r0, #12
 8000b72:	f001 ffb2 	bl	8002ada <HAL_NVIC_EnableIRQ>

}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40021000 	.word	0x40021000

08000b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08a      	sub	sp, #40	@ 0x28
 8000b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9a:	4b35      	ldr	r3, [pc, #212]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9e:	4a34      	ldr	r2, [pc, #208]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba6:	4b32      	ldr	r3, [pc, #200]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bb8:	f043 0320 	orr.w	r3, r3, #32
 8000bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	f003 0320 	and.w	r3, r3, #32
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	4b29      	ldr	r3, [pc, #164]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	4a28      	ldr	r2, [pc, #160]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd6:	4b26      	ldr	r3, [pc, #152]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	4b23      	ldr	r3, [pc, #140]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be6:	4a22      	ldr	r2, [pc, #136]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bee:	4b20      	ldr	r3, [pc, #128]	@ (8000c70 <MX_GPIO_Init+0xec>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2150      	movs	r1, #80	@ 0x50
 8000bfe:	481d      	ldr	r0, [pc, #116]	@ (8000c74 <MX_GPIO_Init+0xf0>)
 8000c00:	f002 fed4 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|SD_CS_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 5104 	mov.w	r1, #8448	@ 0x2100
 8000c0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c0e:	f002 fecd 	bl	80039ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4619      	mov	r1, r3
 8000c26:	4813      	ldr	r0, [pc, #76]	@ (8000c74 <MX_GPIO_Init+0xf0>)
 8000c28:	f002 fd26 	bl	8003678 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000c2c:	2350      	movs	r3, #80	@ 0x50
 8000c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c30:	2301      	movs	r3, #1
 8000c32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4619      	mov	r1, r3
 8000c42:	480c      	ldr	r0, [pc, #48]	@ (8000c74 <MX_GPIO_Init+0xf0>)
 8000c44:	f002 fd18 	bl	8003678 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 SD_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|SD_CS_Pin;
 8000c48:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8000c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c64:	f002 fd08 	bl	8003678 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	@ 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40021000 	.word	0x40021000
 8000c74:	48000800 	.word	0x48000800

08000c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <HAL_MspInit+0x44>)
 8000c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c92:	4a0e      	ldr	r2, [pc, #56]	@ (8000ccc <HAL_MspInit+0x44>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <HAL_MspInit+0x44>)
 8000c9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	4b09      	ldr	r3, [pc, #36]	@ (8000ccc <HAL_MspInit+0x44>)
 8000ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000caa:	4a08      	ldr	r2, [pc, #32]	@ (8000ccc <HAL_MspInit+0x44>)
 8000cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_MspInit+0x44>)
 8000cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000cbe:	f004 fc33 	bl	8005528 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40021000 	.word	0x40021000

08000cd0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	@ 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a15      	ldr	r2, [pc, #84]	@ (8000d44 <HAL_DAC_MspInit+0x74>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d124      	bne.n	8000d3c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000cf2:	4b15      	ldr	r3, [pc, #84]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf6:	4a14      	ldr	r2, [pc, #80]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000cf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfe:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d16:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <HAL_DAC_MspInit+0x78>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d22:	2310      	movs	r3, #16
 8000d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d26:	2303      	movs	r3, #3
 8000d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2e:	f107 0314 	add.w	r3, r7, #20
 8000d32:	4619      	mov	r1, r3
 8000d34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d38:	f002 fc9e 	bl	8003678 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	@ 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	50000800 	.word	0x50000800
 8000d48:	40021000 	.word	0x40021000

08000d4c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08a      	sub	sp, #40	@ 0x28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a25      	ldr	r2, [pc, #148]	@ (8000e00 <HAL_SPI_MspInit+0xb4>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d144      	bne.n	8000df8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d6e:	4b25      	ldr	r3, [pc, #148]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d72:	4a24      	ldr	r2, [pc, #144]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d7a:	4b22      	ldr	r3, [pc, #136]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d86:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d92:	4b1c      	ldr	r3, [pc, #112]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	4a18      	ldr	r2, [pc, #96]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000da4:	f043 0302 	orr.w	r3, r3, #2
 8000da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000daa:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <HAL_SPI_MspInit+0xb8>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	60bb      	str	r3, [r7, #8]
 8000db4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000db6:	2380      	movs	r3, #128	@ 0x80
 8000db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd4:	f002 fc50 	bl	8003678 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000dd8:	2318      	movs	r3, #24
 8000dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	2300      	movs	r3, #0
 8000de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000de8:	2305      	movs	r3, #5
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <HAL_SPI_MspInit+0xbc>)
 8000df4:	f002 fc40 	bl	8003678 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000df8:	bf00      	nop
 8000dfa:	3728      	adds	r7, #40	@ 0x28
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40013000 	.word	0x40013000
 8000e04:	40021000 	.word	0x40021000
 8000e08:	48000400 	.word	0x48000400

08000e0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b09e      	sub	sp, #120	@ 0x78
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e24:	f107 0310 	add.w	r3, r7, #16
 8000e28:	2254      	movs	r2, #84	@ 0x54
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f00b ff53 	bl	800ccd8 <memset>
  if(huart->Instance==USART2)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a4e      	ldr	r2, [pc, #312]	@ (8000f70 <HAL_UART_MspInit+0x164>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	f040 8094 	bne.w	8000f66 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e46:	f107 0310 	add.w	r3, r7, #16
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f005 f8aa 	bl	8005fa4 <HAL_RCCEx_PeriphCLKConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e56:	f7ff ff0f 	bl	8000c78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e5a:	4b46      	ldr	r3, [pc, #280]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e5e:	4a45      	ldr	r2, [pc, #276]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e66:	4b43      	ldr	r3, [pc, #268]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e72:	4b40      	ldr	r3, [pc, #256]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a3f      	ldr	r2, [pc, #252]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f74 <HAL_UART_MspInit+0x168>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e8a:	230c      	movs	r3, #12
 8000e8c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e9a:	2307      	movs	r3, #7
 8000e9c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f002 fbe6 	bl	8003678 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000eac:	4b32      	ldr	r3, [pc, #200]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000eae:	4a33      	ldr	r2, [pc, #204]	@ (8000f7c <HAL_UART_MspInit+0x170>)
 8000eb0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000eb2:	4b31      	ldr	r3, [pc, #196]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000eb4:	221a      	movs	r2, #26
 8000eb6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eb8:	4b2f      	ldr	r3, [pc, #188]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ebe:	4b2e      	ldr	r3, [pc, #184]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ec6:	2280      	movs	r2, #128	@ 0x80
 8000ec8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eca:	4b2b      	ldr	r3, [pc, #172]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ed0:	4b29      	ldr	r3, [pc, #164]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ed6:	4b28      	ldr	r3, [pc, #160]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000edc:	4b26      	ldr	r3, [pc, #152]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ede:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ee4:	4824      	ldr	r0, [pc, #144]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ee6:	f002 f889 	bl	8002ffc <HAL_DMA_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000ef0:	f7ff fec2 	bl	8000c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a20      	ldr	r2, [pc, #128]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000ef8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000efc:	4a1e      	ldr	r2, [pc, #120]	@ (8000f78 <HAL_UART_MspInit+0x16c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000f02:	4b1f      	ldr	r3, [pc, #124]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f04:	4a1f      	ldr	r2, [pc, #124]	@ (8000f84 <HAL_UART_MspInit+0x178>)
 8000f06:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000f08:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f0a:	221b      	movs	r2, #27
 8000f0c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f10:	2210      	movs	r2, #16
 8000f12:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f14:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f1a:	4b19      	ldr	r3, [pc, #100]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f1c:	2280      	movs	r2, #128	@ 0x80
 8000f1e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f20:	4b17      	ldr	r3, [pc, #92]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f26:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000f3a:	4811      	ldr	r0, [pc, #68]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f3c:	f002 f85e 	bl	8002ffc <HAL_DMA_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000f46:	f7ff fe97 	bl	8000c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f4e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000f50:	4a0b      	ldr	r2, [pc, #44]	@ (8000f80 <HAL_UART_MspInit+0x174>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2102      	movs	r1, #2
 8000f5a:	2026      	movs	r0, #38	@ 0x26
 8000f5c:	f001 fda3 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f60:	2026      	movs	r0, #38	@ 0x26
 8000f62:	f001 fdba 	bl	8002ada <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f66:	bf00      	nop
 8000f68:	3778      	adds	r7, #120	@ 0x78
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40004400 	.word	0x40004400
 8000f74:	40021000 	.word	0x40021000
 8000f78:	200003ac 	.word	0x200003ac
 8000f7c:	40020008 	.word	0x40020008
 8000f80:	2000040c 	.word	0x2000040c
 8000f84:	4002001c 	.word	0x4002001c

08000f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <NMI_Handler+0x4>

08000f90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <HardFault_Handler+0x4>

08000f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <MemManage_Handler+0x4>

08000fa0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <UsageFault_Handler+0x4>

08000fb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fde:	f001 fc47 	bl	8002870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000fec:	4802      	ldr	r0, [pc, #8]	@ (8000ff8 <DMA1_Channel1_IRQHandler+0x10>)
 8000fee:	f002 f9e8 	bl	80033c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200003ac 	.word	0x200003ac

08000ffc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001000:	4802      	ldr	r0, [pc, #8]	@ (800100c <DMA1_Channel2_IRQHandler+0x10>)
 8001002:	f002 f9de 	bl	80033c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2000040c 	.word	0x2000040c

08001010 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001014:	4802      	ldr	r0, [pc, #8]	@ (8001020 <USB_LP_IRQHandler+0x10>)
 8001016:	f002 fdd1 	bl	8003bbc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20001a68 	.word	0x20001a68

08001024 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001028:	480c      	ldr	r0, [pc, #48]	@ (800105c <USART2_IRQHandler+0x38>)
 800102a:	f006 f98b 	bl	8007344 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 800102e:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <USART2_IRQHandler+0x38>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	69db      	ldr	r3, [r3, #28]
 8001034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001038:	2b40      	cmp	r3, #64	@ 0x40
 800103a:	d10d      	bne.n	8001058 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 800103c:	4b07      	ldr	r3, [pc, #28]	@ (800105c <USART2_IRQHandler+0x38>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2240      	movs	r2, #64	@ 0x40
 8001042:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <USART2_IRQHandler+0x38>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	4b04      	ldr	r3, [pc, #16]	@ (800105c <USART2_IRQHandler+0x38>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001052:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8001054:	f000 fea2 	bl	8001d9c <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000318 	.word	0x20000318

08001060 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <SystemInit+0x20>)
 8001066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800106a:	4a05      	ldr	r2, [pc, #20]	@ (8001080 <SystemInit+0x20>)
 800106c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001070:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b0dc      	sub	sp, #368	@ 0x170
 8001088:	af00      	add	r7, sp, #0
 800108a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800108e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001092:	6018      	str	r0, [r3, #0]
 8001094:	460a      	mov	r2, r1
 8001096:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800109a:	f5a3 73b7 	sub.w	r3, r3, #366	@ 0x16e
 800109e:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 80010a0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80010a4:	f5a3 73b7 	sub.w	r3, r3, #366	@ 0x16e
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	2b05      	cmp	r3, #5
 80010ac:	f240 84dc 	bls.w	8001a68 <modbus_handle_frame+0x9e4>

	uint8_t address = frame[0];
 80010b0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80010b4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	uint8_t function = frame[1];
 80010c0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80010c4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	785b      	ldrb	r3, [r3, #1]
 80010cc:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 80010d0:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	f040 84c9 	bne.w	8001a6c <modbus_handle_frame+0x9e8>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80010da:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80010de:	f5a3 73b7 	sub.w	r3, r3, #366	@ 0x16e
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	3b01      	subs	r3, #1
 80010e6:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80010ea:	f5a2 72b6 	sub.w	r2, r2, #364	@ 0x16c
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80010fe:	f5a3 73b7 	sub.w	r3, r3, #366	@ 0x16e
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	3b02      	subs	r3, #2
 8001106:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800110a:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 800110e:	6809      	ldr	r1, [r1, #0]
 8001110:	440b      	add	r3, r1
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f8a7 3144 	strh.w	r3, [r7, #324]	@ 0x144
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800111e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001122:	f5a3 73b7 	sub.w	r3, r3, #366	@ 0x16e
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	3b02      	subs	r3, #2
 800112a:	b29a      	uxth	r2, r3
 800112c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001130:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001134:	4611      	mov	r1, r2
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	f000 fca2 	bl	8001a80 <modbus_crc16>
 800113c:	4603      	mov	r3, r0
 800113e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8001142:	f8b7 2144 	ldrh.w	r2, [r7, #324]	@ 0x144
 8001146:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 800114a:	429a      	cmp	r2, r3
 800114c:	f040 8490 	bne.w	8001a70 <modbus_handle_frame+0x9ec>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8001150:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001154:	3b01      	subs	r3, #1
 8001156:	2b0f      	cmp	r3, #15
 8001158:	f200 847d 	bhi.w	8001a56 <modbus_handle_frame+0x9d2>
 800115c:	a201      	add	r2, pc, #4	@ (adr r2, 8001164 <modbus_handle_frame+0xe0>)
 800115e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001162:	bf00      	nop
 8001164:	080011a5 	.word	0x080011a5
 8001168:	08001349 	.word	0x08001349
 800116c:	080014e9 	.word	0x080014e9
 8001170:	08001a57 	.word	0x08001a57
 8001174:	0800165f 	.word	0x0800165f
 8001178:	0800170b 	.word	0x0800170b
 800117c:	08001a57 	.word	0x08001a57
 8001180:	08001a57 	.word	0x08001a57
 8001184:	08001a57 	.word	0x08001a57
 8001188:	08001a57 	.word	0x08001a57
 800118c:	08001a57 	.word	0x08001a57
 8001190:	08001a57 	.word	0x08001a57
 8001194:	08001a57 	.word	0x08001a57
 8001198:	08001a57 	.word	0x08001a57
 800119c:	080017a3 	.word	0x080017a3
 80011a0:	08001915 	.word	0x08001915
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80011a4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80011a8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	3302      	adds	r3, #2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80011bc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	3303      	adds	r3, #3
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	4313      	orrs	r3, r2
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80011d0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80011d4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3304      	adds	r3, #4
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	021b      	lsls	r3, r3, #8
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80011e8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	3305      	adds	r3, #5
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80011fc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001200:	2b00      	cmp	r3, #0
 8001202:	d003      	beq.n	800120c <modbus_handle_frame+0x188>
 8001204:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001208:	2b04      	cmp	r3, #4
 800120a:	d909      	bls.n	8001220 <modbus_handle_frame+0x19c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800120c:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001210:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001214:	2203      	movs	r2, #3
 8001216:	4618      	mov	r0, r3
 8001218:	f000 fc9a 	bl	8001b50 <send_exception>
				return;
 800121c:	f000 bc29 	b.w	8001a72 <modbus_handle_frame+0x9ee>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8001220:	f8b7 216e 	ldrh.w	r2, [r7, #366]	@ 0x16e
 8001224:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001228:	4413      	add	r3, r2
 800122a:	b29b      	uxth	r3, r3
 800122c:	3b01      	subs	r3, #1
 800122e:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001232:	4bcd      	ldr	r3, [pc, #820]	@ (8001568 <modbus_handle_frame+0x4e4>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 800123a:	429a      	cmp	r2, r3
 800123c:	d309      	bcc.n	8001252 <modbus_handle_frame+0x1ce>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800123e:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001242:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001246:	2202      	movs	r2, #2
 8001248:	4618      	mov	r0, r3
 800124a:	f000 fc81 	bl	8001b50 <send_exception>
				return;
 800124e:	f000 bc10 	b.w	8001a72 <modbus_handle_frame+0x9ee>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8001252:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001256:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800125e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001262:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001266:	f897 2146 	ldrb.w	r2, [r7, #326]	@ 0x146
 800126a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800126c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8001270:	3307      	adds	r3, #7
 8001272:	2b00      	cmp	r3, #0
 8001274:	da00      	bge.n	8001278 <modbus_handle_frame+0x1f4>
 8001276:	3307      	adds	r3, #7
 8001278:	10db      	asrs	r3, r3, #3
 800127a:	b2da      	uxtb	r2, r3
 800127c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001280:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001284:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001286:	2303      	movs	r3, #3
 8001288:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint8_t bitIndex = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800129e:	e044      	b.n	800132a <modbus_handle_frame+0x2a6>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80012a0:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f97d 	bl	80005a4 <io_coil_read>
 80012aa:	4603      	mov	r3, r0
 80012ac:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				if (coilValue == GPIO_PIN_SET) {
 80012b0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d10b      	bne.n	80012d0 <modbus_handle_frame+0x24c>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80012b8:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 80012bc:	2201      	movs	r2, #1
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	b25a      	sxtb	r2, r3
 80012c4:	f997 316b 	ldrsb.w	r3, [r7, #363]	@ 0x16b
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b25b      	sxtb	r3, r3
 80012cc:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
				}

				bitIndex++; // Move to next bit
 80012d0:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 80012d4:	3301      	adds	r3, #1
 80012d6:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a

				if (bitIndex == 8 || i == coilCount - 1) {
 80012da:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d006      	beq.n	80012f0 <modbus_handle_frame+0x26c>
 80012e2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d112      	bne.n	8001316 <modbus_handle_frame+0x292>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80012f0:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 80012f4:	1c5a      	adds	r2, r3, #1
 80012f6:	f8a7 216c 	strh.w	r2, [r7, #364]	@ 0x16c
 80012fa:	4619      	mov	r1, r3
 80012fc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001300:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001304:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 8001308:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
					bitIndex = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a
				}

				startAddress++;
 8001316:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800131a:	3301      	adds	r3, #1
 800131c:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			for (int i = 0; i < coilCount; i++) {
 8001320:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001324:	3301      	adds	r3, #1
 8001326:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800132a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 800132e:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001332:	429a      	cmp	r2, r3
 8001334:	dbb4      	blt.n	80012a0 <modbus_handle_frame+0x21c>
			}

			send_response(responseData, responseLen);
 8001336:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 800133a:	f107 0308 	add.w	r3, r7, #8
 800133e:	4611      	mov	r1, r2
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fbdb 	bl	8001afc <send_response>
 8001346:	e394      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001348:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800134c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3302      	adds	r3, #2
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	b21b      	sxth	r3, r3
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	b21a      	sxth	r2, r3
 800135c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001360:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	3303      	adds	r3, #3
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21b      	sxth	r3, r3
 8001370:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8001374:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001378:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3304      	adds	r3, #4
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	b21b      	sxth	r3, r3
 8001384:	021b      	lsls	r3, r3, #8
 8001386:	b21a      	sxth	r2, r3
 8001388:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800138c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	3305      	adds	r3, #5
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b21b      	sxth	r3, r3
 8001398:	4313      	orrs	r3, r2
 800139a:	b21b      	sxth	r3, r3
 800139c:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80013a0:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d003      	beq.n	80013b0 <modbus_handle_frame+0x32c>
 80013a8:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d908      	bls.n	80013c2 <modbus_handle_frame+0x33e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80013b0:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 80013b4:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80013b8:	2203      	movs	r2, #3
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 fbc8 	bl	8001b50 <send_exception>
				return;
 80013c0:	e357      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80013c2:	f8b7 2162 	ldrh.w	r2, [r7, #354]	@ 0x162
 80013c6:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80013ca:	4413      	add	r3, r2
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	3b01      	subs	r3, #1
 80013d0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80013d4:	4b65      	ldr	r3, [pc, #404]	@ (800156c <modbus_handle_frame+0x4e8>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 80013dc:	429a      	cmp	r2, r3
 80013de:	d308      	bcc.n	80013f2 <modbus_handle_frame+0x36e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80013e0:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 80013e4:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80013e8:	2202      	movs	r2, #2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 fbb0 	bl	8001b50 <send_exception>
				return;
 80013f0:	e33f      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80013f2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80013f6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80013fe:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001402:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001406:	f897 2146 	ldrb.w	r2, [r7, #326]	@ 0x146
 800140a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800140c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8001410:	3307      	adds	r3, #7
 8001412:	2b00      	cmp	r3, #0
 8001414:	da00      	bge.n	8001418 <modbus_handle_frame+0x394>
 8001416:	3307      	adds	r3, #7
 8001418:	10db      	asrs	r3, r3, #3
 800141a:	b2da      	uxtb	r2, r3
 800141c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001420:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001424:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001426:	2303      	movs	r3, #3
 8001428:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t bitIndex = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8001438:	2300      	movs	r3, #0
 800143a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800143e:	e044      	b.n	80014ca <modbus_handle_frame+0x446>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8001440:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f945 	bl	80006d4 <io_discrete_in_read>
 800144a:	4603      	mov	r3, r0
 800144c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111

				if (discreteValue == GPIO_PIN_SET) {
 8001450:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8001454:	2b01      	cmp	r3, #1
 8001456:	d10b      	bne.n	8001470 <modbus_handle_frame+0x3ec>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001458:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800145c:	2201      	movs	r2, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	b25a      	sxtb	r2, r3
 8001464:	f997 315f 	ldrsb.w	r3, [r7, #351]	@ 0x15f
 8001468:	4313      	orrs	r3, r2
 800146a:	b25b      	sxtb	r3, r3
 800146c:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
				}

				bitIndex++; // Move to next bit
 8001470:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8001474:	3301      	adds	r3, #1
 8001476:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800147a:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800147e:	2b08      	cmp	r3, #8
 8001480:	d006      	beq.n	8001490 <modbus_handle_frame+0x40c>
 8001482:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8001486:	3b01      	subs	r3, #1
 8001488:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800148c:	429a      	cmp	r2, r3
 800148e:	d112      	bne.n	80014b6 <modbus_handle_frame+0x432>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8001490:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8001494:	1c5a      	adds	r2, r3, #1
 8001496:	f8a7 2160 	strh.w	r2, [r7, #352]	@ 0x160
 800149a:	4619      	mov	r1, r3
 800149c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014a0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80014a4:	f897 215f 	ldrb.w	r2, [r7, #351]	@ 0x15f
 80014a8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
					bitIndex = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
				}

				startAddress++;
 80014b6:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 80014ba:	3301      	adds	r3, #1
 80014bc:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			for (int i = 0; i < discreteCount; i++) {
 80014c0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80014c4:	3301      	adds	r3, #1
 80014c6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80014ca:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80014ce:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80014d2:	429a      	cmp	r2, r3
 80014d4:	dbb4      	blt.n	8001440 <modbus_handle_frame+0x3bc>
			}

			send_response(responseData, responseLen);
 80014d6:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 80014da:	f107 0308 	add.w	r3, r7, #8
 80014de:	4611      	mov	r1, r2
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fb0b 	bl	8001afc <send_response>
 80014e6:	e2c4      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80014e8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014ec:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3302      	adds	r3, #2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001500:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3303      	adds	r3, #3
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b21b      	sxth	r3, r3
 800150c:	4313      	orrs	r3, r2
 800150e:	b21b      	sxth	r3, r3
 8001510:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8001514:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001518:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3304      	adds	r3, #4
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b21b      	sxth	r3, r3
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	b21a      	sxth	r2, r3
 8001528:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800152c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	3305      	adds	r3, #5
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21b      	sxth	r3, r3
 800153c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8001540:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <modbus_handle_frame+0x4d0>
 8001548:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <modbus_handle_frame+0x4ec>)
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001550:	429a      	cmp	r2, r3
 8001552:	d90f      	bls.n	8001574 <modbus_handle_frame+0x4f0>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001554:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001558:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 800155c:	2203      	movs	r2, #3
 800155e:	4618      	mov	r0, r3
 8001560:	f000 faf6 	bl	8001b50 <send_exception>
				return;
 8001564:	e285      	b.n	8001a72 <modbus_handle_frame+0x9ee>
 8001566:	bf00      	nop
 8001568:	200001d8 	.word	0x200001d8
 800156c:	20000280 	.word	0x20000280
 8001570:	2000029c 	.word	0x2000029c
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001574:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001578:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800157c:	4413      	add	r3, r2
 800157e:	b29b      	uxth	r3, r3
 8001580:	3b01      	subs	r3, #1
 8001582:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8001586:	4bba      	ldr	r3, [pc, #744]	@ (8001870 <modbus_handle_frame+0x7ec>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	f8b7 2118 	ldrh.w	r2, [r7, #280]	@ 0x118
 800158e:	429a      	cmp	r2, r3
 8001590:	d308      	bcc.n	80015a4 <modbus_handle_frame+0x520>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001592:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001596:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 800159a:	2202      	movs	r2, #2
 800159c:	4618      	mov	r0, r3
 800159e:	f000 fad7 	bl	8001b50 <send_exception>
				return;
 80015a2:	e266      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80015a4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80015a8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80015b0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80015b4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80015b8:	f897 2146 	ldrb.w	r2, [r7, #326]	@ 0x146
 80015bc:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80015be:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80015cc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80015d0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80015d2:	2303      	movs	r3, #3
 80015d4:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80015de:	e02f      	b.n	8001640 <modbus_handle_frame+0x5bc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80015e0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff f8d5 	bl	8000794 <io_holding_reg_read>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80015f0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	b299      	uxth	r1, r3
 80015f8:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80015fc:	1c5a      	adds	r2, r3, #1
 80015fe:	f8a7 2154 	strh.w	r2, [r7, #340]	@ 0x154
 8001602:	461a      	mov	r2, r3
 8001604:	b2c9      	uxtb	r1, r1
 8001606:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800160a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800160e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001610:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	f8a7 2154 	strh.w	r2, [r7, #340]	@ 0x154
 800161a:	461a      	mov	r2, r3
 800161c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001620:	b2d9      	uxtb	r1, r3
 8001622:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001626:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800162a:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800162c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001630:	3301      	adds	r3, #1
 8001632:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
			for (int i = 0; i < regCount; i++) {
 8001636:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800163a:	3301      	adds	r3, #1
 800163c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001640:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8001644:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8001648:	429a      	cmp	r2, r3
 800164a:	dbc9      	blt.n	80015e0 <modbus_handle_frame+0x55c>
			}

			send_response(responseData, responseLen);
 800164c:	f8b7 2154 	ldrh.w	r2, [r7, #340]	@ 0x154
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	4611      	mov	r1, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f000 fa50 	bl	8001afc <send_response>
 800165c:	e209      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 800165e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001662:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	3302      	adds	r3, #2
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b21b      	sxth	r3, r3
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b21a      	sxth	r2, r3
 8001672:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001676:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3303      	adds	r3, #3
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	b21b      	sxth	r3, r3
 8001682:	4313      	orrs	r3, r2
 8001684:	b21b      	sxth	r3, r3
 8001686:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800168a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800168e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	3304      	adds	r3, #4
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	b21b      	sxth	r3, r3
 800169a:	021b      	lsls	r3, r3, #8
 800169c:	b21a      	sxth	r2, r3
 800169e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80016a2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3305      	adds	r3, #5
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80016b6:	4b6f      	ldr	r3, [pc, #444]	@ (8001874 <modbus_handle_frame+0x7f0>)
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80016be:	429a      	cmp	r2, r3
 80016c0:	d308      	bcc.n	80016d4 <modbus_handle_frame+0x650>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80016c2:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 80016c6:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80016ca:	2202      	movs	r2, #2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 fa3f 	bl	8001b50 <send_exception>
				return;
 80016d2:	e1ce      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80016d4:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80016d8:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80016dc:	bf0c      	ite	eq
 80016de:	2301      	moveq	r3, #1
 80016e0:	2300      	movne	r3, #0
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80016e8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80016ec:	f8b7 3120 	ldrh.w	r3, [r7, #288]	@ 0x120
 80016f0:	4611      	mov	r1, r2
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe ff72 	bl	80005dc <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80016f8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80016fc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001700:	2106      	movs	r1, #6
 8001702:	6818      	ldr	r0, [r3, #0]
 8001704:	f000 f9fa 	bl	8001afc <send_response>
			break;
 8001708:	e1b3      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 800170a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800170e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	3302      	adds	r3, #2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	b21b      	sxth	r3, r3
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	b21a      	sxth	r2, r3
 800171e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001722:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	3303      	adds	r3, #3
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	b21b      	sxth	r3, r3
 800172e:	4313      	orrs	r3, r2
 8001730:	b21b      	sxth	r3, r3
 8001732:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001736:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800173a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3304      	adds	r3, #4
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	b21b      	sxth	r3, r3
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	b21a      	sxth	r2, r3
 800174a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800174e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	3305      	adds	r3, #5
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	b21b      	sxth	r3, r3
 800175a:	4313      	orrs	r3, r2
 800175c:	b21b      	sxth	r3, r3
 800175e:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			if (regAddress >= io_holding_reg_channel_count) {
 8001762:	4b43      	ldr	r3, [pc, #268]	@ (8001870 <modbus_handle_frame+0x7ec>)
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 800176a:	429a      	cmp	r2, r3
 800176c:	d308      	bcc.n	8001780 <modbus_handle_frame+0x6fc>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800176e:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001772:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001776:	2202      	movs	r2, #2
 8001778:	4618      	mov	r0, r3
 800177a:	f000 f9e9 	bl	8001b50 <send_exception>
				return;
 800177e:	e178      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001780:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8001784:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff f822 	bl	80007d4 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001790:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001794:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001798:	2106      	movs	r1, #6
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	f000 f9ae 	bl	8001afc <send_response>
			break;
 80017a0:	e167      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80017a2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017a6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	3302      	adds	r3, #2
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	021b      	lsls	r3, r3, #8
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017ba:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	3303      	adds	r3, #3
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80017ce:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017d2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	3304      	adds	r3, #4
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	021b      	lsls	r3, r3, #8
 80017e0:	b21a      	sxth	r2, r3
 80017e2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017e6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	3305      	adds	r3, #5
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	b21b      	sxth	r3, r3
 80017f6:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134
			uint8_t byteCount = frame[6];
 80017fa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	799b      	ldrb	r3, [r3, #6]
 8001806:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
			uint16_t expectedBytes = (coilCount + 7) / 8;
 800180a:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800180e:	3307      	adds	r3, #7
 8001810:	2b00      	cmp	r3, #0
 8001812:	da00      	bge.n	8001816 <modbus_handle_frame+0x792>
 8001814:	3307      	adds	r3, #7
 8001816:	10db      	asrs	r3, r3, #3
 8001818:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800181c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8001820:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001824:	4413      	add	r3, r2
 8001826:	4a13      	ldr	r2, [pc, #76]	@ (8001874 <modbus_handle_frame+0x7f0>)
 8001828:	8812      	ldrh	r2, [r2, #0]
 800182a:	4293      	cmp	r3, r2
 800182c:	dd08      	ble.n	8001840 <modbus_handle_frame+0x7bc>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800182e:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001832:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001836:	2202      	movs	r2, #2
 8001838:	4618      	mov	r0, r3
 800183a:	f000 f989 	bl	8001b50 <send_exception>
				return;
 800183e:	e118      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8001840:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 8001844:	b29b      	uxth	r3, r3
 8001846:	f8b7 2130 	ldrh.w	r2, [r7, #304]	@ 0x130
 800184a:	429a      	cmp	r2, r3
 800184c:	d008      	beq.n	8001860 <modbus_handle_frame+0x7dc>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800184e:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001852:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001856:	2203      	movs	r2, #3
 8001858:	4618      	mov	r0, r3
 800185a:	f000 f979 	bl	8001b50 <send_exception>
				return;
 800185e:	e108      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8001860:	2307      	movs	r3, #7
 8001862:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8001866:	2300      	movs	r3, #0
 8001868:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800186c:	e043      	b.n	80018f6 <modbus_handle_frame+0x872>
 800186e:	bf00      	nop
 8001870:	2000029c 	.word	0x2000029c
 8001874:	200001d8 	.word	0x200001d8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8001878:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 800187c:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8001880:	4413      	add	r3, r2
 8001882:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c

				uint16_t byte_index = i / 8;
 8001886:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 800188a:	08db      	lsrs	r3, r3, #3
 800188c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a
				uint16_t bit_index = i % 8;
 8001890:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8001894:	f003 0307 	and.w	r3, r3, #7
 8001898:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 800189c:	f8b7 212e 	ldrh.w	r2, [r7, #302]	@ 0x12e
 80018a0:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80018a4:	4413      	add	r3, r2
 80018a6:	461a      	mov	r2, r3
 80018a8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018ac:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	461a      	mov	r2, r3
 80018b8:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80018bc:	fa42 f303 	asr.w	r3, r2, r3
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80018ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	bf14      	ite	ne
 80018d2:	2301      	movne	r3, #1
 80018d4:	2300      	moveq	r3, #0
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80018dc:	f897 2126 	ldrb.w	r2, [r7, #294]	@ 0x126
 80018e0:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80018e4:	4611      	mov	r1, r2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fe78 	bl	80005dc <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80018ec:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 80018f0:	3301      	adds	r3, #1
 80018f2:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 80018f6:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 80018fa:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80018fe:	429a      	cmp	r2, r3
 8001900:	d3ba      	bcc.n	8001878 <modbus_handle_frame+0x7f4>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001902:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001906:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800190a:	2106      	movs	r1, #6
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	f000 f8f5 	bl	8001afc <send_response>
			break;
 8001912:	e0ae      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001914:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001918:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	3302      	adds	r3, #2
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	b21b      	sxth	r3, r3
 8001924:	021b      	lsls	r3, r3, #8
 8001926:	b21a      	sxth	r2, r3
 8001928:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800192c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	3303      	adds	r3, #3
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	b21b      	sxth	r3, r3
 8001938:	4313      	orrs	r3, r2
 800193a:	b21b      	sxth	r3, r3
 800193c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001940:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001944:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	3304      	adds	r3, #4
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	b21b      	sxth	r3, r3
 8001950:	021b      	lsls	r3, r3, #8
 8001952:	b21a      	sxth	r2, r3
 8001954:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001958:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3305      	adds	r3, #5
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	b21b      	sxth	r3, r3
 8001964:	4313      	orrs	r3, r2
 8001966:	b21b      	sxth	r3, r3
 8001968:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint8_t byteCount = frame[6];
 800196c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001970:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	799b      	ldrb	r3, [r3, #6]
 8001978:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d

			if (startAddress + regCount > io_holding_reg_channel_count) {
 800197c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8001980:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001984:	4413      	add	r3, r2
 8001986:	4a3d      	ldr	r2, [pc, #244]	@ (8001a7c <modbus_handle_frame+0x9f8>)
 8001988:	8812      	ldrh	r2, [r2, #0]
 800198a:	4293      	cmp	r3, r2
 800198c:	dd08      	ble.n	80019a0 <modbus_handle_frame+0x91c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800198e:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001992:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001996:	2202      	movs	r2, #2
 8001998:	4618      	mov	r0, r3
 800199a:	f000 f8d9 	bl	8001b50 <send_exception>
				return;
 800199e:	e068      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80019a0:	f897 213d 	ldrb.w	r2, [r7, #317]	@ 0x13d
 80019a4:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d008      	beq.n	80019c0 <modbus_handle_frame+0x93c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80019ae:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 80019b2:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 80019b6:	2203      	movs	r2, #3
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 f8c9 	bl	8001b50 <send_exception>
				return;
 80019be:	e058      	b.n	8001a72 <modbus_handle_frame+0x9ee>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80019c0:	2307      	movs	r3, #7
 80019c2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80019cc:	e034      	b.n	8001a38 <modbus_handle_frame+0x9b4>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80019ce:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 80019d8:	4413      	add	r3, r2
 80019da:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80019de:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 80019e2:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80019e6:	f5a2 72b6 	sub.w	r2, r2, #364	@ 0x16c
 80019ea:	6812      	ldr	r2, [r2, #0]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	021b      	lsls	r3, r3, #8
 80019f4:	b21a      	sxth	r2, r3
 80019f6:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 80019fa:	3301      	adds	r3, #1
 80019fc:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001a00:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 8001a04:	6809      	ldr	r1, [r1, #0]
 8001a06:	440b      	add	r3, r1
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001a14:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8001a18:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fed8 	bl	80007d4 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8001a24:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8001a28:	3302      	adds	r3, #2
 8001a2a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
			for (int i = 0; i < regCount; i++) {
 8001a2e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001a32:	3301      	adds	r3, #1
 8001a34:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8001a38:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001a3c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001a40:	429a      	cmp	r2, r3
 8001a42:	dbc4      	blt.n	80019ce <modbus_handle_frame+0x94a>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001a44:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a48:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001a4c:	2106      	movs	r1, #6
 8001a4e:	6818      	ldr	r0, [r3, #0]
 8001a50:	f000 f854 	bl	8001afc <send_response>
			break;
 8001a54:	e00d      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001a56:	f897 1146 	ldrb.w	r1, [r7, #326]	@ 0x146
 8001a5a:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001a5e:	2201      	movs	r2, #1
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 f875 	bl	8001b50 <send_exception>
			break;
 8001a66:	e004      	b.n	8001a72 <modbus_handle_frame+0x9ee>
	if (len < 6) return;
 8001a68:	bf00      	nop
 8001a6a:	e002      	b.n	8001a72 <modbus_handle_frame+0x9ee>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8001a6c:	bf00      	nop
 8001a6e:	e000      	b.n	8001a72 <modbus_handle_frame+0x9ee>
		return;
 8001a70:	bf00      	nop
	}
}
 8001a72:	f507 77b8 	add.w	r7, r7, #368	@ 0x170
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000029c 	.word	0x2000029c

08001a80 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001a8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a90:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8001a92:	2300      	movs	r3, #0
 8001a94:	81bb      	strh	r3, [r7, #12]
 8001a96:	e026      	b.n	8001ae6 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8001a98:	89bb      	ldrh	r3, [r7, #12]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	89fb      	ldrh	r3, [r7, #14]
 8001aa4:	4053      	eors	r3, r2
 8001aa6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	72fb      	strb	r3, [r7, #11]
 8001aac:	e015      	b.n	8001ada <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8001aae:	89fb      	ldrh	r3, [r7, #14]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00a      	beq.n	8001ace <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8001ab8:	89fb      	ldrh	r3, [r7, #14]
 8001aba:	085b      	lsrs	r3, r3, #1
 8001abc:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8001abe:	89fb      	ldrh	r3, [r7, #14]
 8001ac0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001ac4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	81fb      	strh	r3, [r7, #14]
 8001acc:	e002      	b.n	8001ad4 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8001ace:	89fb      	ldrh	r3, [r7, #14]
 8001ad0:	085b      	lsrs	r3, r3, #1
 8001ad2:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001ad4:	7afb      	ldrb	r3, [r7, #11]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	72fb      	strb	r3, [r7, #11]
 8001ada:	7afb      	ldrb	r3, [r7, #11]
 8001adc:	2b07      	cmp	r3, #7
 8001ade:	d9e6      	bls.n	8001aae <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8001ae0:	89bb      	ldrh	r3, [r7, #12]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	81bb      	strh	r3, [r7, #12]
 8001ae6:	89ba      	ldrh	r2, [r7, #12]
 8001ae8:	887b      	ldrh	r3, [r7, #2]
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d3d4      	bcc.n	8001a98 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8001aee:	89fb      	ldrh	r3, [r7, #14]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8001b08:	887b      	ldrh	r3, [r7, #2]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ffb7 	bl	8001a80 <modbus_crc16>
 8001b12:	4603      	mov	r3, r0
 8001b14:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8001b16:	887b      	ldrh	r3, [r7, #2]
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	807a      	strh	r2, [r7, #2]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4413      	add	r3, r2
 8001b22:	89fa      	ldrh	r2, [r7, #14]
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	0a1b      	lsrs	r3, r3, #8
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	887b      	ldrh	r3, [r7, #2]
 8001b30:	1c59      	adds	r1, r3, #1
 8001b32:	8079      	strh	r1, [r7, #2]
 8001b34:	4619      	mov	r1, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	440b      	add	r3, r1
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001b3e:	887b      	ldrh	r3, [r7, #2]
 8001b40:	4619      	mov	r1, r3
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f876 	bl	8001c34 <RS485_Transmit>
}
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	71bb      	strb	r3, [r7, #6]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8001b66:	79bb      	ldrb	r3, [r7, #6]
 8001b68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8001b70:	797b      	ldrb	r3, [r7, #5]
 8001b72:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8001b74:	f107 0308 	add.w	r3, r7, #8
 8001b78:	2103      	movs	r1, #3
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff ff80 	bl	8001a80 <modbus_crc16>
 8001b80:	4603      	mov	r3, r0
 8001b82:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8001b84:	89fb      	ldrh	r3, [r7, #14]
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8001b8a:	89fb      	ldrh	r3, [r7, #14]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	2105      	movs	r1, #5
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f84a 	bl	8001c34 <RS485_Transmit>
}
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8001bac:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <RS485_SetTransmitMode+0x18>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a04      	ldr	r2, [pc, #16]	@ (8001bc4 <RS485_SetTransmitMode+0x1c>)
 8001bb2:	8811      	ldrh	r1, [r2, #0]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f001 fef8 	bl	80039ac <HAL_GPIO_WritePin>
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	2000046c 	.word	0x2000046c
 8001bc4:	20000470 	.word	0x20000470

08001bc8 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8001bcc:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <RS485_SetReceiveMode+0x18>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <RS485_SetReceiveMode+0x1c>)
 8001bd2:	8811      	ldrh	r1, [r2, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f001 fee8 	bl	80039ac <HAL_GPIO_WritePin>
}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	2000046c 	.word	0x2000046c
 8001be4:	20000470 	.word	0x20000470

08001be8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <RS485_Setup+0x38>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <RS485_Setup+0x3c>)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001c00:	4a09      	ldr	r2, [pc, #36]	@ (8001c28 <RS485_Setup+0x40>)
 8001c02:	887b      	ldrh	r3, [r7, #2]
 8001c04:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8001c06:	f7ff ffdf 	bl	8001bc8 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001c0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c0e:	4907      	ldr	r1, [pc, #28]	@ (8001c2c <RS485_Setup+0x44>)
 8001c10:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <RS485_Setup+0x48>)
 8001c12:	f006 ff64 	bl	8008ade <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000576 	.word	0x20000576
 8001c24:	2000046c 	.word	0x2000046c
 8001c28:	20000470 	.word	0x20000470
 8001c2c:	20000474 	.word	0x20000474
 8001c30:	20000318 	.word	0x20000318

08001c34 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001c40:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <RS485_Transmit+0x98>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d13b      	bne.n	8001cc2 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 8001c4a:	4b21      	ldr	r3, [pc, #132]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	d104      	bne.n	8001c5e <RS485_Transmit+0x2a>
 8001c54:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d005      	beq.n	8001c6a <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001c5e:	481c      	ldr	r0, [pc, #112]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c60:	f005 fa62 	bl	8007128 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8001c64:	481a      	ldr	r0, [pc, #104]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c66:	f005 f98f 	bl	8006f88 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 8001c6a:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <RS485_Transmit+0x98>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001c70:	f7ff ff9a 	bl	8001ba8 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8001c74:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c82:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8001c84:	887b      	ldrh	r3, [r7, #2]
 8001c86:	461a      	mov	r2, r3
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	4811      	ldr	r0, [pc, #68]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001c8c:	f005 f9cc 	bl	8007028 <HAL_UART_Transmit_DMA>
 8001c90:	4603      	mov	r3, r0
 8001c92:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d014      	beq.n	8001cc4 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 8001c9a:	f7ff ff95 	bl	8001bc8 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <RS485_Transmit+0x98>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001cb2:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001cb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cb8:	4906      	ldr	r1, [pc, #24]	@ (8001cd4 <RS485_Transmit+0xa0>)
 8001cba:	4805      	ldr	r0, [pc, #20]	@ (8001cd0 <RS485_Transmit+0x9c>)
 8001cbc:	f006 ff0f 	bl	8008ade <HAL_UARTEx_ReceiveToIdle_DMA>
 8001cc0:	e000      	b.n	8001cc4 <RS485_Transmit+0x90>
    	return;
 8001cc2:	bf00      	nop
	}
}
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000576 	.word	0x20000576
 8001cd0:	20000318 	.word	0x20000318
 8001cd4:	20000474 	.word	0x20000474

08001cd8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a23      	ldr	r2, [pc, #140]	@ (8001d78 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d13d      	bne.n	8001d6c <HAL_UARTEx_RxEventCallback+0x94>
 8001cf0:	466b      	mov	r3, sp
 8001cf2:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 8001cf4:	4a21      	ldr	r2, [pc, #132]	@ (8001d7c <HAL_UARTEx_RxEventCallback+0xa4>)
 8001cf6:	887b      	ldrh	r3, [r7, #2]
 8001cf8:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 8001cfa:	8879      	ldrh	r1, [r7, #2]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	b28b      	uxth	r3, r1
 8001d04:	2200      	movs	r2, #0
 8001d06:	4698      	mov	r8, r3
 8001d08:	4691      	mov	r9, r2
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d1e:	b28b      	uxth	r3, r1
 8001d20:	2200      	movs	r2, #0
 8001d22:	461c      	mov	r4, r3
 8001d24:	4615      	mov	r5, r2
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	00eb      	lsls	r3, r5, #3
 8001d30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d34:	00e2      	lsls	r2, r4, #3
 8001d36:	460b      	mov	r3, r1
 8001d38:	3307      	adds	r3, #7
 8001d3a:	08db      	lsrs	r3, r3, #3
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	ebad 0d03 	sub.w	sp, sp, r3
 8001d42:	466b      	mov	r3, sp
 8001d44:	3300      	adds	r3, #0
 8001d46:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 8001d48:	887b      	ldrh	r3, [r7, #2]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	490c      	ldr	r1, [pc, #48]	@ (8001d80 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001d4e:	68b8      	ldr	r0, [r7, #8]
 8001d50:	f00a ffee 	bl	800cd30 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8001d54:	887b      	ldrh	r3, [r7, #2]
 8001d56:	4619      	mov	r1, r3
 8001d58:	68b8      	ldr	r0, [r7, #8]
 8001d5a:	f7ff f993 	bl	8001084 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001d5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d62:	4907      	ldr	r1, [pc, #28]	@ (8001d80 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001d64:	4807      	ldr	r0, [pc, #28]	@ (8001d84 <HAL_UARTEx_RxEventCallback+0xac>)
 8001d66:	f006 feba 	bl	8008ade <HAL_UARTEx_ReceiveToIdle_DMA>
 8001d6a:	46b5      	mov	sp, r6
	}
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d76:	bf00      	nop
 8001d78:	40004400 	.word	0x40004400
 8001d7c:	20000574 	.word	0x20000574
 8001d80:	20000474 	.word	0x20000474
 8001d84:	20000318 	.word	0x20000318

08001d88 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001da0:	f7ff ff12 	bl	8001bc8 <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <RS485_TCCallback+0x20>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dae:	4904      	ldr	r1, [pc, #16]	@ (8001dc0 <RS485_TCCallback+0x24>)
 8001db0:	4804      	ldr	r0, [pc, #16]	@ (8001dc4 <RS485_TCCallback+0x28>)
 8001db2:	f006 fe94 	bl	8008ade <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000576 	.word	0x20000576
 8001dc0:	20000474 	.word	0x20000474
 8001dc4:	20000318 	.word	0x20000318

08001dc8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001dd0:	f000 fd60 	bl	8002894 <HAL_GetTick>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <SPI_Timer_On+0x20>)
 8001dd8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8001dda:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <SPI_Timer_On+0x24>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6013      	str	r3, [r2, #0]
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20000578 	.word	0x20000578
 8001dec:	2000057c 	.word	0x2000057c

08001df0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8001df4:	f000 fd4e 	bl	8002894 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <SPI_Timer_Status+0x24>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	1ad2      	subs	r2, r2, r3
 8001e00:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <SPI_Timer_Status+0x28>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	bf34      	ite	cc
 8001e08:	2301      	movcc	r3, #1
 8001e0a:	2300      	movcs	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000578 	.word	0x20000578
 8001e18:	2000057c 	.word	0x2000057c

08001e1c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8001e26:	f107 020f 	add.w	r2, r7, #15
 8001e2a:	1df9      	adds	r1, r7, #7
 8001e2c:	2332      	movs	r3, #50	@ 0x32
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	2301      	movs	r3, #1
 8001e32:	4804      	ldr	r0, [pc, #16]	@ (8001e44 <xchg_spi+0x28>)
 8001e34:	f004 fd25 	bl	8006882 <HAL_SPI_TransmitReceive>
    return rxDat;
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200002b4 	.word	0x200002b4

08001e48 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001e48:	b590      	push	{r4, r7, lr}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	e00a      	b.n	8001e6e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	18d4      	adds	r4, r2, r3
 8001e5e:	20ff      	movs	r0, #255	@ 0xff
 8001e60:	f7ff ffdc 	bl	8001e1c <xchg_spi>
 8001e64:	4603      	mov	r3, r0
 8001e66:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d3f0      	bcc.n	8001e58 <rcvr_spi_multi+0x10>
	}
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd90      	pop	{r4, r7, pc}

08001e80 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	4803      	ldr	r0, [pc, #12]	@ (8001ea4 <xmit_spi_multi+0x24>)
 8001e96:	f004 fb7e 	bl	8006596 <HAL_SPI_Transmit>
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200002b4 	.word	0x200002b4

08001ea8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8001eb0:	f000 fcf0 	bl	8002894 <HAL_GetTick>
 8001eb4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8001eba:	20ff      	movs	r0, #255	@ 0xff
 8001ebc:	f7ff ffae 	bl	8001e1c <xchg_spi>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	2bff      	cmp	r3, #255	@ 0xff
 8001ec8:	d007      	beq.n	8001eda <wait_ready+0x32>
 8001eca:	f000 fce3 	bl	8002894 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d8ef      	bhi.n	8001eba <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	2bff      	cmp	r3, #255	@ 0xff
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ef8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001efc:	f001 fd56 	bl	80039ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001f00:	20ff      	movs	r0, #255	@ 0xff
 8001f02:	f7ff ff8b 	bl	8001e1c <xchg_spi>

}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f18:	f001 fd48 	bl	80039ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8001f1c:	20ff      	movs	r0, #255	@ 0xff
 8001f1e:	f7ff ff7d 	bl	8001e1c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001f22:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f26:	f7ff ffbf 	bl	8001ea8 <wait_ready>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <spiselect+0x2a>
 8001f30:	2301      	movs	r3, #1
 8001f32:	e002      	b.n	8001f3a <spiselect+0x30>

	despiselect();
 8001f34:	f7ff ffdb 	bl	8001eee <despiselect>
	return 0;	/* Timeout */
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8001f48:	20c8      	movs	r0, #200	@ 0xc8
 8001f4a:	f7ff ff3d 	bl	8001dc8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001f4e:	20ff      	movs	r0, #255	@ 0xff
 8001f50:	f7ff ff64 	bl	8001e1c <xchg_spi>
 8001f54:	4603      	mov	r3, r0
 8001f56:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
 8001f5a:	2bff      	cmp	r3, #255	@ 0xff
 8001f5c:	d104      	bne.n	8001f68 <rcvr_datablock+0x2a>
 8001f5e:	f7ff ff47 	bl	8001df0 <SPI_Timer_Status>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f2      	bne.n	8001f4e <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	2bfe      	cmp	r3, #254	@ 0xfe
 8001f6c:	d001      	beq.n	8001f72 <rcvr_datablock+0x34>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e00a      	b.n	8001f88 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001f72:	6839      	ldr	r1, [r7, #0]
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ff67 	bl	8001e48 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001f7a:	20ff      	movs	r0, #255	@ 0xff
 8001f7c:	f7ff ff4e 	bl	8001e1c <xchg_spi>
 8001f80:	20ff      	movs	r0, #255	@ 0xff
 8001f82:	f7ff ff4b 	bl	8001e1c <xchg_spi>

	return 1;						/* Function succeeded */
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001f9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fa0:	f7ff ff82 	bl	8001ea8 <wait_ready>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <xmit_datablock+0x1e>
 8001faa:	2300      	movs	r3, #0
 8001fac:	e01e      	b.n	8001fec <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8001fae:	78fb      	ldrb	r3, [r7, #3]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff ff33 	bl	8001e1c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	2bfd      	cmp	r3, #253	@ 0xfd
 8001fba:	d016      	beq.n	8001fea <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8001fbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff5d 	bl	8001e80 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8001fc6:	20ff      	movs	r0, #255	@ 0xff
 8001fc8:	f7ff ff28 	bl	8001e1c <xchg_spi>
 8001fcc:	20ff      	movs	r0, #255	@ 0xff
 8001fce:	f7ff ff25 	bl	8001e1c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8001fd2:	20ff      	movs	r0, #255	@ 0xff
 8001fd4:	f7ff ff22 	bl	8001e1c <xchg_spi>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	f003 031f 	and.w	r3, r3, #31
 8001fe2:	2b05      	cmp	r3, #5
 8001fe4:	d001      	beq.n	8001fea <xmit_datablock+0x5a>
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e000      	b.n	8001fec <xmit_datablock+0x5c>
	}
	return 1;
 8001fea:	2301      	movs	r3, #1
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	6039      	str	r1, [r7, #0]
 8001ffe:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002004:	2b00      	cmp	r3, #0
 8002006:	da0e      	bge.n	8002026 <send_cmd+0x32>
		cmd &= 0x7F;
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800200e:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002010:	2100      	movs	r1, #0
 8002012:	2037      	movs	r0, #55	@ 0x37
 8002014:	f7ff ffee 	bl	8001ff4 <send_cmd>
 8002018:	4603      	mov	r3, r0
 800201a:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800201c:	7bbb      	ldrb	r3, [r7, #14]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d901      	bls.n	8002026 <send_cmd+0x32>
 8002022:	7bbb      	ldrb	r3, [r7, #14]
 8002024:	e051      	b.n	80020ca <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b0c      	cmp	r3, #12
 800202a:	d008      	beq.n	800203e <send_cmd+0x4a>
		despiselect();
 800202c:	f7ff ff5f 	bl	8001eee <despiselect>
		if (!spiselect()) return 0xFF;
 8002030:	f7ff ff6b 	bl	8001f0a <spiselect>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <send_cmd+0x4a>
 800203a:	23ff      	movs	r3, #255	@ 0xff
 800203c:	e045      	b.n	80020ca <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002044:	b2db      	uxtb	r3, r3
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fee8 	bl	8001e1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	0e1b      	lsrs	r3, r3, #24
 8002050:	b2db      	uxtb	r3, r3
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fee2 	bl	8001e1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	0c1b      	lsrs	r3, r3, #16
 800205c:	b2db      	uxtb	r3, r3
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fedc 	bl	8001e1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	0a1b      	lsrs	r3, r3, #8
 8002068:	b2db      	uxtb	r3, r3
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fed6 	bl	8001e1c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	b2db      	uxtb	r3, r3
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fed1 	bl	8001e1c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800207a:	2301      	movs	r3, #1
 800207c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <send_cmd+0x94>
 8002084:	2395      	movs	r3, #149	@ 0x95
 8002086:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	2b08      	cmp	r3, #8
 800208c:	d101      	bne.n	8002092 <send_cmd+0x9e>
 800208e:	2387      	movs	r3, #135	@ 0x87
 8002090:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fec1 	bl	8001e1c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	2b0c      	cmp	r3, #12
 800209e:	d102      	bne.n	80020a6 <send_cmd+0xb2>
 80020a0:	20ff      	movs	r0, #255	@ 0xff
 80020a2:	f7ff febb 	bl	8001e1c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80020a6:	230a      	movs	r3, #10
 80020a8:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80020aa:	20ff      	movs	r0, #255	@ 0xff
 80020ac:	f7ff feb6 	bl	8001e1c <xchg_spi>
 80020b0:	4603      	mov	r3, r0
 80020b2:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80020b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	da05      	bge.n	80020c8 <send_cmd+0xd4>
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	3b01      	subs	r3, #1
 80020c0:	73fb      	strb	r3, [r7, #15]
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1f0      	bne.n	80020aa <send_cmd+0xb6>

	return res;							/* Return received response */
 80020c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <USER_SPI_initialize+0x14>
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0d4      	b.n	8002292 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80020e8:	4b6c      	ldr	r3, [pc, #432]	@ (800229c <USER_SPI_initialize+0x1c8>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <USER_SPI_initialize+0x2a>
 80020f6:	4b69      	ldr	r3, [pc, #420]	@ (800229c <USER_SPI_initialize+0x1c8>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	e0c9      	b.n	8002292 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 80020fe:	4b68      	ldr	r3, [pc, #416]	@ (80022a0 <USER_SPI_initialize+0x1cc>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	4b66      	ldr	r3, [pc, #408]	@ (80022a0 <USER_SPI_initialize+0x1cc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800210c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800210e:	230a      	movs	r3, #10
 8002110:	73fb      	strb	r3, [r7, #15]
 8002112:	e005      	b.n	8002120 <USER_SPI_initialize+0x4c>
 8002114:	20ff      	movs	r0, #255	@ 0xff
 8002116:	f7ff fe81 	bl	8001e1c <xchg_spi>
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	3b01      	subs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
 8002120:	7bfb      	ldrb	r3, [r7, #15]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f6      	bne.n	8002114 <USER_SPI_initialize+0x40>

	ty = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800212a:	2100      	movs	r1, #0
 800212c:	2000      	movs	r0, #0
 800212e:	f7ff ff61 	bl	8001ff4 <send_cmd>
 8002132:	4603      	mov	r3, r0
 8002134:	2b01      	cmp	r3, #1
 8002136:	f040 808b 	bne.w	8002250 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800213a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800213e:	f7ff fe43 	bl	8001dc8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8002142:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002146:	2008      	movs	r0, #8
 8002148:	f7ff ff54 	bl	8001ff4 <send_cmd>
 800214c:	4603      	mov	r3, r0
 800214e:	2b01      	cmp	r3, #1
 8002150:	d151      	bne.n	80021f6 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8002152:	2300      	movs	r3, #0
 8002154:	73fb      	strb	r3, [r7, #15]
 8002156:	e00d      	b.n	8002174 <USER_SPI_initialize+0xa0>
 8002158:	7bfc      	ldrb	r4, [r7, #15]
 800215a:	20ff      	movs	r0, #255	@ 0xff
 800215c:	f7ff fe5e 	bl	8001e1c <xchg_spi>
 8002160:	4603      	mov	r3, r0
 8002162:	461a      	mov	r2, r3
 8002164:	f104 0310 	add.w	r3, r4, #16
 8002168:	443b      	add	r3, r7
 800216a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800216e:	7bfb      	ldrb	r3, [r7, #15]
 8002170:	3301      	adds	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	2b03      	cmp	r3, #3
 8002178:	d9ee      	bls.n	8002158 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800217a:	7abb      	ldrb	r3, [r7, #10]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d167      	bne.n	8002250 <USER_SPI_initialize+0x17c>
 8002180:	7afb      	ldrb	r3, [r7, #11]
 8002182:	2baa      	cmp	r3, #170	@ 0xaa
 8002184:	d164      	bne.n	8002250 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002186:	bf00      	nop
 8002188:	f7ff fe32 	bl	8001df0 <SPI_Timer_Status>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d007      	beq.n	80021a2 <USER_SPI_initialize+0xce>
 8002192:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002196:	20a9      	movs	r0, #169	@ 0xa9
 8002198:	f7ff ff2c 	bl	8001ff4 <send_cmd>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f2      	bne.n	8002188 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80021a2:	f7ff fe25 	bl	8001df0 <SPI_Timer_Status>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d051      	beq.n	8002250 <USER_SPI_initialize+0x17c>
 80021ac:	2100      	movs	r1, #0
 80021ae:	203a      	movs	r0, #58	@ 0x3a
 80021b0:	f7ff ff20 	bl	8001ff4 <send_cmd>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d14a      	bne.n	8002250 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80021ba:	2300      	movs	r3, #0
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	e00d      	b.n	80021dc <USER_SPI_initialize+0x108>
 80021c0:	7bfc      	ldrb	r4, [r7, #15]
 80021c2:	20ff      	movs	r0, #255	@ 0xff
 80021c4:	f7ff fe2a 	bl	8001e1c <xchg_spi>
 80021c8:	4603      	mov	r3, r0
 80021ca:	461a      	mov	r2, r3
 80021cc:	f104 0310 	add.w	r3, r4, #16
 80021d0:	443b      	add	r3, r7
 80021d2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	3301      	adds	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	2b03      	cmp	r3, #3
 80021e0:	d9ee      	bls.n	80021c0 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80021e2:	7a3b      	ldrb	r3, [r7, #8]
 80021e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <USER_SPI_initialize+0x11c>
 80021ec:	230c      	movs	r3, #12
 80021ee:	e000      	b.n	80021f2 <USER_SPI_initialize+0x11e>
 80021f0:	2304      	movs	r3, #4
 80021f2:	737b      	strb	r3, [r7, #13]
 80021f4:	e02c      	b.n	8002250 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80021f6:	2100      	movs	r1, #0
 80021f8:	20a9      	movs	r0, #169	@ 0xa9
 80021fa:	f7ff fefb 	bl	8001ff4 <send_cmd>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b01      	cmp	r3, #1
 8002202:	d804      	bhi.n	800220e <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8002204:	2302      	movs	r3, #2
 8002206:	737b      	strb	r3, [r7, #13]
 8002208:	23a9      	movs	r3, #169	@ 0xa9
 800220a:	73bb      	strb	r3, [r7, #14]
 800220c:	e003      	b.n	8002216 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800220e:	2301      	movs	r3, #1
 8002210:	737b      	strb	r3, [r7, #13]
 8002212:	2301      	movs	r3, #1
 8002214:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8002216:	bf00      	nop
 8002218:	f7ff fdea 	bl	8001df0 <SPI_Timer_Status>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <USER_SPI_initialize+0x15e>
 8002222:	7bbb      	ldrb	r3, [r7, #14]
 8002224:	2100      	movs	r1, #0
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fee4 	bl	8001ff4 <send_cmd>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f2      	bne.n	8002218 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8002232:	f7ff fddd 	bl	8001df0 <SPI_Timer_Status>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d007      	beq.n	800224c <USER_SPI_initialize+0x178>
 800223c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002240:	2010      	movs	r0, #16
 8002242:	f7ff fed7 	bl	8001ff4 <send_cmd>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <USER_SPI_initialize+0x17c>
				ty = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8002250:	4a14      	ldr	r2, [pc, #80]	@ (80022a4 <USER_SPI_initialize+0x1d0>)
 8002252:	7b7b      	ldrb	r3, [r7, #13]
 8002254:	7013      	strb	r3, [r2, #0]
	despiselect();
 8002256:	f7ff fe4a 	bl	8001eee <despiselect>

	if (ty) {			/* OK */
 800225a:	7b7b      	ldrb	r3, [r7, #13]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d012      	beq.n	8002286 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <USER_SPI_initialize+0x1cc>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800226a:	4b0d      	ldr	r3, [pc, #52]	@ (80022a0 <USER_SPI_initialize+0x1cc>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0210 	orr.w	r2, r2, #16
 8002272:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8002274:	4b09      	ldr	r3, [pc, #36]	@ (800229c <USER_SPI_initialize+0x1c8>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	f023 0301 	bic.w	r3, r3, #1
 800227e:	b2da      	uxtb	r2, r3
 8002280:	4b06      	ldr	r3, [pc, #24]	@ (800229c <USER_SPI_initialize+0x1c8>)
 8002282:	701a      	strb	r2, [r3, #0]
 8002284:	e002      	b.n	800228c <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8002286:	4b05      	ldr	r3, [pc, #20]	@ (800229c <USER_SPI_initialize+0x1c8>)
 8002288:	2201      	movs	r2, #1
 800228a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800228c:	4b03      	ldr	r3, [pc, #12]	@ (800229c <USER_SPI_initialize+0x1c8>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	b2db      	uxtb	r3, r3
}
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}
 800229a:	bf00      	nop
 800229c:	20000004 	.word	0x20000004
 80022a0:	200002b4 	.word	0x200002b4
 80022a4:	20000577 	.word	0x20000577

080022a8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <USER_SPI_status+0x14>
 80022b8:	2301      	movs	r3, #1
 80022ba:	e002      	b.n	80022c2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80022bc:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <USER_SPI_status+0x28>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b2db      	uxtb	r3, r3
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000004 	.word	0x20000004

080022d4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	607a      	str	r2, [r7, #4]
 80022de:	603b      	str	r3, [r7, #0]
 80022e0:	4603      	mov	r3, r0
 80022e2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80022e4:	7bfb      	ldrb	r3, [r7, #15]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d102      	bne.n	80022f0 <USER_SPI_read+0x1c>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <USER_SPI_read+0x20>
 80022f0:	2304      	movs	r3, #4
 80022f2:	e04d      	b.n	8002390 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80022f4:	4b28      	ldr	r3, [pc, #160]	@ (8002398 <USER_SPI_read+0xc4>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <USER_SPI_read+0x32>
 8002302:	2303      	movs	r3, #3
 8002304:	e044      	b.n	8002390 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8002306:	4b25      	ldr	r3, [pc, #148]	@ (800239c <USER_SPI_read+0xc8>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	f003 0308 	and.w	r3, r3, #8
 800230e:	2b00      	cmp	r3, #0
 8002310:	d102      	bne.n	8002318 <USER_SPI_read+0x44>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	025b      	lsls	r3, r3, #9
 8002316:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d111      	bne.n	8002342 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	2011      	movs	r0, #17
 8002322:	f7ff fe67 	bl	8001ff4 <send_cmd>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d129      	bne.n	8002380 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800232c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002330:	68b8      	ldr	r0, [r7, #8]
 8002332:	f7ff fe04 	bl	8001f3e <rcvr_datablock>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d021      	beq.n	8002380 <USER_SPI_read+0xac>
			count = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	e01e      	b.n	8002380 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	2012      	movs	r0, #18
 8002346:	f7ff fe55 	bl	8001ff4 <send_cmd>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d117      	bne.n	8002380 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8002350:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002354:	68b8      	ldr	r0, [r7, #8]
 8002356:	f7ff fdf2 	bl	8001f3e <rcvr_datablock>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00a      	beq.n	8002376 <USER_SPI_read+0xa2>
				buff += 512;
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002366:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	3b01      	subs	r3, #1
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1ed      	bne.n	8002350 <USER_SPI_read+0x7c>
 8002374:	e000      	b.n	8002378 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8002376:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8002378:	2100      	movs	r1, #0
 800237a:	200c      	movs	r0, #12
 800237c:	f7ff fe3a 	bl	8001ff4 <send_cmd>
		}
	}
	despiselect();
 8002380:	f7ff fdb5 	bl	8001eee <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	bf14      	ite	ne
 800238a:	2301      	movne	r3, #1
 800238c:	2300      	moveq	r3, #0
 800238e:	b2db      	uxtb	r3, r3
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000004 	.word	0x20000004
 800239c:	20000577 	.word	0x20000577

080023a0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	4603      	mov	r3, r0
 80023ae:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d102      	bne.n	80023bc <USER_SPI_write+0x1c>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <USER_SPI_write+0x20>
 80023bc:	2304      	movs	r3, #4
 80023be:	e063      	b.n	8002488 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80023c0:	4b33      	ldr	r3, [pc, #204]	@ (8002490 <USER_SPI_write+0xf0>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <USER_SPI_write+0x32>
 80023ce:	2303      	movs	r3, #3
 80023d0:	e05a      	b.n	8002488 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80023d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002490 <USER_SPI_write+0xf0>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <USER_SPI_write+0x44>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e051      	b.n	8002488 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80023e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002494 <USER_SPI_write+0xf4>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d102      	bne.n	80023f6 <USER_SPI_write+0x56>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	025b      	lsls	r3, r3, #9
 80023f4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d110      	bne.n	800241e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	2018      	movs	r0, #24
 8002400:	f7ff fdf8 	bl	8001ff4 <send_cmd>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d136      	bne.n	8002478 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800240a:	21fe      	movs	r1, #254	@ 0xfe
 800240c:	68b8      	ldr	r0, [r7, #8]
 800240e:	f7ff fdbf 	bl	8001f90 <xmit_datablock>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d02f      	beq.n	8002478 <USER_SPI_write+0xd8>
			count = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	603b      	str	r3, [r7, #0]
 800241c:	e02c      	b.n	8002478 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800241e:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <USER_SPI_write+0xf4>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	f003 0306 	and.w	r3, r3, #6
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <USER_SPI_write+0x92>
 800242a:	6839      	ldr	r1, [r7, #0]
 800242c:	2097      	movs	r0, #151	@ 0x97
 800242e:	f7ff fde1 	bl	8001ff4 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	2019      	movs	r0, #25
 8002436:	f7ff fddd 	bl	8001ff4 <send_cmd>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d11b      	bne.n	8002478 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8002440:	21fc      	movs	r1, #252	@ 0xfc
 8002442:	68b8      	ldr	r0, [r7, #8]
 8002444:	f7ff fda4 	bl	8001f90 <xmit_datablock>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00a      	beq.n	8002464 <USER_SPI_write+0xc4>
				buff += 512;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002454:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	3b01      	subs	r3, #1
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1ee      	bne.n	8002440 <USER_SPI_write+0xa0>
 8002462:	e000      	b.n	8002466 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8002464:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8002466:	21fd      	movs	r1, #253	@ 0xfd
 8002468:	2000      	movs	r0, #0
 800246a:	f7ff fd91 	bl	8001f90 <xmit_datablock>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <USER_SPI_write+0xd8>
 8002474:	2301      	movs	r3, #1
 8002476:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8002478:	f7ff fd39 	bl	8001eee <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	bf14      	ite	ne
 8002482:	2301      	movne	r3, #1
 8002484:	2300      	moveq	r3, #0
 8002486:	b2db      	uxtb	r3, r3
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000004 	.word	0x20000004
 8002494:	20000577 	.word	0x20000577

08002498 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08c      	sub	sp, #48	@ 0x30
 800249c:	af00      	add	r7, sp, #0
 800249e:	4603      	mov	r3, r0
 80024a0:	603a      	str	r2, [r7, #0]
 80024a2:	71fb      	strb	r3, [r7, #7]
 80024a4:	460b      	mov	r3, r1
 80024a6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <USER_SPI_ioctl+0x1a>
 80024ae:	2304      	movs	r3, #4
 80024b0:	e15a      	b.n	8002768 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80024b2:	4baf      	ldr	r3, [pc, #700]	@ (8002770 <USER_SPI_ioctl+0x2d8>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <USER_SPI_ioctl+0x2c>
 80024c0:	2303      	movs	r3, #3
 80024c2:	e151      	b.n	8002768 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80024ca:	79bb      	ldrb	r3, [r7, #6]
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	f200 8136 	bhi.w	800273e <USER_SPI_ioctl+0x2a6>
 80024d2:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <USER_SPI_ioctl+0x40>)
 80024d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d8:	080024ed 	.word	0x080024ed
 80024dc:	08002501 	.word	0x08002501
 80024e0:	0800273f 	.word	0x0800273f
 80024e4:	080025ad 	.word	0x080025ad
 80024e8:	080026a3 	.word	0x080026a3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80024ec:	f7ff fd0d 	bl	8001f0a <spiselect>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 8127 	beq.w	8002746 <USER_SPI_ioctl+0x2ae>
 80024f8:	2300      	movs	r3, #0
 80024fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80024fe:	e122      	b.n	8002746 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8002500:	2100      	movs	r1, #0
 8002502:	2009      	movs	r0, #9
 8002504:	f7ff fd76 	bl	8001ff4 <send_cmd>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	f040 811d 	bne.w	800274a <USER_SPI_ioctl+0x2b2>
 8002510:	f107 030c 	add.w	r3, r7, #12
 8002514:	2110      	movs	r1, #16
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fd11 	bl	8001f3e <rcvr_datablock>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 8113 	beq.w	800274a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002524:	7b3b      	ldrb	r3, [r7, #12]
 8002526:	099b      	lsrs	r3, r3, #6
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d111      	bne.n	8002552 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800252e:	7d7b      	ldrb	r3, [r7, #21]
 8002530:	461a      	mov	r2, r3
 8002532:	7d3b      	ldrb	r3, [r7, #20]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	4413      	add	r3, r2
 8002538:	461a      	mov	r2, r3
 800253a:	7cfb      	ldrb	r3, [r7, #19]
 800253c:	041b      	lsls	r3, r3, #16
 800253e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8002542:	4413      	add	r3, r2
 8002544:	3301      	adds	r3, #1
 8002546:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	029a      	lsls	r2, r3, #10
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	e028      	b.n	80025a4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002552:	7c7b      	ldrb	r3, [r7, #17]
 8002554:	f003 030f 	and.w	r3, r3, #15
 8002558:	b2da      	uxtb	r2, r3
 800255a:	7dbb      	ldrb	r3, [r7, #22]
 800255c:	09db      	lsrs	r3, r3, #7
 800255e:	b2db      	uxtb	r3, r3
 8002560:	4413      	add	r3, r2
 8002562:	b2da      	uxtb	r2, r3
 8002564:	7d7b      	ldrb	r3, [r7, #21]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	b2db      	uxtb	r3, r3
 800256a:	f003 0306 	and.w	r3, r3, #6
 800256e:	b2db      	uxtb	r3, r3
 8002570:	4413      	add	r3, r2
 8002572:	b2db      	uxtb	r3, r3
 8002574:	3302      	adds	r3, #2
 8002576:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800257a:	7d3b      	ldrb	r3, [r7, #20]
 800257c:	099b      	lsrs	r3, r3, #6
 800257e:	b2db      	uxtb	r3, r3
 8002580:	461a      	mov	r2, r3
 8002582:	7cfb      	ldrb	r3, [r7, #19]
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	441a      	add	r2, r3
 8002588:	7cbb      	ldrb	r3, [r7, #18]
 800258a:	029b      	lsls	r3, r3, #10
 800258c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002590:	4413      	add	r3, r2
 8002592:	3301      	adds	r3, #1
 8002594:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8002596:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800259a:	3b09      	subs	r3, #9
 800259c:	69fa      	ldr	r2, [r7, #28]
 800259e:	409a      	lsls	r2, r3
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80025a4:	2300      	movs	r3, #0
 80025a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80025aa:	e0ce      	b.n	800274a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80025ac:	4b71      	ldr	r3, [pc, #452]	@ (8002774 <USER_SPI_ioctl+0x2dc>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d031      	beq.n	800261c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80025b8:	2100      	movs	r1, #0
 80025ba:	208d      	movs	r0, #141	@ 0x8d
 80025bc:	f7ff fd1a 	bl	8001ff4 <send_cmd>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f040 80c3 	bne.w	800274e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80025c8:	20ff      	movs	r0, #255	@ 0xff
 80025ca:	f7ff fc27 	bl	8001e1c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	2110      	movs	r1, #16
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff fcb2 	bl	8001f3e <rcvr_datablock>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80b6 	beq.w	800274e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80025e2:	2330      	movs	r3, #48	@ 0x30
 80025e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80025e8:	e007      	b.n	80025fa <USER_SPI_ioctl+0x162>
 80025ea:	20ff      	movs	r0, #255	@ 0xff
 80025ec:	f7ff fc16 	bl	8001e1c <xchg_spi>
 80025f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80025f4:	3b01      	subs	r3, #1
 80025f6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80025fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f3      	bne.n	80025ea <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8002602:	7dbb      	ldrb	r3, [r7, #22]
 8002604:	091b      	lsrs	r3, r3, #4
 8002606:	b2db      	uxtb	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	2310      	movs	r3, #16
 800260c:	fa03 f202 	lsl.w	r2, r3, r2
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002614:	2300      	movs	r3, #0
 8002616:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800261a:	e098      	b.n	800274e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800261c:	2100      	movs	r1, #0
 800261e:	2009      	movs	r0, #9
 8002620:	f7ff fce8 	bl	8001ff4 <send_cmd>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	f040 8091 	bne.w	800274e <USER_SPI_ioctl+0x2b6>
 800262c:	f107 030c 	add.w	r3, r7, #12
 8002630:	2110      	movs	r1, #16
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff fc83 	bl	8001f3e <rcvr_datablock>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 8087 	beq.w	800274e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8002640:	4b4c      	ldr	r3, [pc, #304]	@ (8002774 <USER_SPI_ioctl+0x2dc>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d012      	beq.n	8002672 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800264c:	7dbb      	ldrb	r3, [r7, #22]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002654:	7dfa      	ldrb	r2, [r7, #23]
 8002656:	09d2      	lsrs	r2, r2, #7
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	4413      	add	r3, r2
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	7e7b      	ldrb	r3, [r7, #25]
 8002660:	099b      	lsrs	r3, r3, #6
 8002662:	b2db      	uxtb	r3, r3
 8002664:	3b01      	subs	r3, #1
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	461a      	mov	r2, r3
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	e013      	b.n	800269a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8002672:	7dbb      	ldrb	r3, [r7, #22]
 8002674:	109b      	asrs	r3, r3, #2
 8002676:	b29b      	uxth	r3, r3
 8002678:	f003 031f 	and.w	r3, r3, #31
 800267c:	3301      	adds	r3, #1
 800267e:	7dfa      	ldrb	r2, [r7, #23]
 8002680:	00d2      	lsls	r2, r2, #3
 8002682:	f002 0218 	and.w	r2, r2, #24
 8002686:	7df9      	ldrb	r1, [r7, #23]
 8002688:	0949      	lsrs	r1, r1, #5
 800268a:	b2c9      	uxtb	r1, r1
 800268c:	440a      	add	r2, r1
 800268e:	3201      	adds	r2, #1
 8002690:	fb02 f303 	mul.w	r3, r2, r3
 8002694:	461a      	mov	r2, r3
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80026a0:	e055      	b.n	800274e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80026a2:	4b34      	ldr	r3, [pc, #208]	@ (8002774 <USER_SPI_ioctl+0x2dc>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	f003 0306 	and.w	r3, r3, #6
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d051      	beq.n	8002752 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80026ae:	f107 020c 	add.w	r2, r7, #12
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	210b      	movs	r1, #11
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff feee 	bl	8002498 <USER_SPI_ioctl>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d149      	bne.n	8002756 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80026c2:	7b3b      	ldrb	r3, [r7, #12]
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d104      	bne.n	80026d6 <USER_SPI_ioctl+0x23e>
 80026cc:	7dbb      	ldrb	r3, [r7, #22]
 80026ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d041      	beq.n	800275a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	623b      	str	r3, [r7, #32]
 80026da:	6a3b      	ldr	r3, [r7, #32]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026e0:	6a3b      	ldr	r3, [r7, #32]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80026e6:	4b23      	ldr	r3, [pc, #140]	@ (8002774 <USER_SPI_ioctl+0x2dc>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d105      	bne.n	80026fe <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80026f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f4:	025b      	lsls	r3, r3, #9
 80026f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fa:	025b      	lsls	r3, r3, #9
 80026fc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80026fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002700:	2020      	movs	r0, #32
 8002702:	f7ff fc77 	bl	8001ff4 <send_cmd>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d128      	bne.n	800275e <USER_SPI_ioctl+0x2c6>
 800270c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800270e:	2021      	movs	r0, #33	@ 0x21
 8002710:	f7ff fc70 	bl	8001ff4 <send_cmd>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d121      	bne.n	800275e <USER_SPI_ioctl+0x2c6>
 800271a:	2100      	movs	r1, #0
 800271c:	2026      	movs	r0, #38	@ 0x26
 800271e:	f7ff fc69 	bl	8001ff4 <send_cmd>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d11a      	bne.n	800275e <USER_SPI_ioctl+0x2c6>
 8002728:	f247 5030 	movw	r0, #30000	@ 0x7530
 800272c:	f7ff fbbc 	bl	8001ea8 <wait_ready>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d013      	beq.n	800275e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8002736:	2300      	movs	r3, #0
 8002738:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800273c:	e00f      	b.n	800275e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800273e:	2304      	movs	r3, #4
 8002740:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002744:	e00c      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		break;
 8002746:	bf00      	nop
 8002748:	e00a      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		break;
 800274a:	bf00      	nop
 800274c:	e008      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		break;
 800274e:	bf00      	nop
 8002750:	e006      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8002752:	bf00      	nop
 8002754:	e004      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8002756:	bf00      	nop
 8002758:	e002      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800275a:	bf00      	nop
 800275c:	e000      	b.n	8002760 <USER_SPI_ioctl+0x2c8>
		break;
 800275e:	bf00      	nop
	}

	despiselect();
 8002760:	f7ff fbc5 	bl	8001eee <despiselect>

	return res;
 8002764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002768:	4618      	mov	r0, r3
 800276a:	3730      	adds	r7, #48	@ 0x30
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20000004 	.word	0x20000004
 8002774:	20000577 	.word	0x20000577

08002778 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002778:	480d      	ldr	r0, [pc, #52]	@ (80027b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800277a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800277c:	f7fe fc70 	bl	8001060 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002780:	480c      	ldr	r0, [pc, #48]	@ (80027b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002782:	490d      	ldr	r1, [pc, #52]	@ (80027b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002784:	4a0d      	ldr	r2, [pc, #52]	@ (80027bc <LoopForever+0xe>)
  movs r3, #0
 8002786:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002788:	e002      	b.n	8002790 <LoopCopyDataInit>

0800278a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800278a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800278c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800278e:	3304      	adds	r3, #4

08002790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002794:	d3f9      	bcc.n	800278a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002796:	4a0a      	ldr	r2, [pc, #40]	@ (80027c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002798:	4c0a      	ldr	r4, [pc, #40]	@ (80027c4 <LoopForever+0x16>)
  movs r3, #0
 800279a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800279c:	e001      	b.n	80027a2 <LoopFillZerobss>

0800279e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800279e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a0:	3204      	adds	r2, #4

080027a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027a4:	d3fb      	bcc.n	800279e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027a6:	f00a fa9f 	bl	800cce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027aa:	f7fe f861 	bl	8000870 <main>

080027ae <LoopForever>:

LoopForever:
    b LoopForever
 80027ae:	e7fe      	b.n	80027ae <LoopForever>
  ldr   r0, =_estack
 80027b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027b8:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80027bc:	0800ce04 	.word	0x0800ce04
  ldr r2, =_sbss
 80027c0:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80027c4:	20001f64 	.word	0x20001f64

080027c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027c8:	e7fe      	b.n	80027c8 <ADC1_2_IRQHandler>

080027ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b082      	sub	sp, #8
 80027ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027d0:	2300      	movs	r3, #0
 80027d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d4:	2003      	movs	r0, #3
 80027d6:	f000 f95b 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027da:	200f      	movs	r0, #15
 80027dc:	f000 f80e 	bl	80027fc <HAL_InitTick>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	71fb      	strb	r3, [r7, #7]
 80027ea:	e001      	b.n	80027f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027ec:	f7fe fa4c 	bl	8000c88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027f0:	79fb      	ldrb	r3, [r7, #7]

}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002808:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <HAL_InitTick+0x68>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d022      	beq.n	8002856 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002810:	4b15      	ldr	r3, [pc, #84]	@ (8002868 <HAL_InitTick+0x6c>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b13      	ldr	r3, [pc, #76]	@ (8002864 <HAL_InitTick+0x68>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800281c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	4618      	mov	r0, r3
 8002826:	f000 f966 	bl	8002af6 <HAL_SYSTICK_Config>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d10f      	bne.n	8002850 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b0f      	cmp	r3, #15
 8002834:	d809      	bhi.n	800284a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002836:	2200      	movs	r2, #0
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	f04f 30ff 	mov.w	r0, #4294967295
 800283e:	f000 f932 	bl	8002aa6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002842:	4a0a      	ldr	r2, [pc, #40]	@ (800286c <HAL_InitTick+0x70>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e007      	b.n	800285a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	73fb      	strb	r3, [r7, #15]
 800284e:	e004      	b.n	800285a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	73fb      	strb	r3, [r7, #15]
 8002854:	e001      	b.n	800285a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800285a:	7bfb      	ldrb	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	2000000c 	.word	0x2000000c
 8002868:	20000000 	.word	0x20000000
 800286c:	20000008 	.word	0x20000008

08002870 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002874:	4b05      	ldr	r3, [pc, #20]	@ (800288c <HAL_IncTick+0x1c>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <HAL_IncTick+0x20>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4413      	add	r3, r2
 800287e:	4a03      	ldr	r2, [pc, #12]	@ (800288c <HAL_IncTick+0x1c>)
 8002880:	6013      	str	r3, [r2, #0]
}
 8002882:	bf00      	nop
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	20000580 	.word	0x20000580
 8002890:	2000000c 	.word	0x2000000c

08002894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return uwTick;
 8002898:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <HAL_GetTick+0x14>)
 800289a:	681b      	ldr	r3, [r3, #0]
}
 800289c:	4618      	mov	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000580 	.word	0x20000580

080028ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b4:	f7ff ffee 	bl	8002894 <HAL_GetTick>
 80028b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c4:	d004      	beq.n	80028d0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80028c6:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <HAL_Delay+0x40>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	4413      	add	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028d0:	bf00      	nop
 80028d2:	f7ff ffdf 	bl	8002894 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d8f7      	bhi.n	80028d2 <HAL_Delay+0x26>
  {
  }
}
 80028e2:	bf00      	nop
 80028e4:	bf00      	nop
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	2000000c 	.word	0x2000000c

080028f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800290c:	4013      	ands	r3, r2
 800290e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800291c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002922:	4a04      	ldr	r2, [pc, #16]	@ (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	60d3      	str	r3, [r2, #12]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800293c:	4b04      	ldr	r3, [pc, #16]	@ (8002950 <__NVIC_GetPriorityGrouping+0x18>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	f003 0307 	and.w	r3, r3, #7
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db0b      	blt.n	800297e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	4907      	ldr	r1, [pc, #28]	@ (800298c <__NVIC_EnableIRQ+0x38>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	095b      	lsrs	r3, r3, #5
 8002974:	2001      	movs	r0, #1
 8002976:	fa00 f202 	lsl.w	r2, r0, r2
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000e100 	.word	0xe000e100

08002990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	6039      	str	r1, [r7, #0]
 800299a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	db0a      	blt.n	80029ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	490c      	ldr	r1, [pc, #48]	@ (80029dc <__NVIC_SetPriority+0x4c>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	0112      	lsls	r2, r2, #4
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	440b      	add	r3, r1
 80029b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b8:	e00a      	b.n	80029d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4908      	ldr	r1, [pc, #32]	@ (80029e0 <__NVIC_SetPriority+0x50>)
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	3b04      	subs	r3, #4
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	440b      	add	r3, r1
 80029ce:	761a      	strb	r2, [r3, #24]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000e100 	.word	0xe000e100
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b089      	sub	sp, #36	@ 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f1c3 0307 	rsb	r3, r3, #7
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	bf28      	it	cs
 8002a02:	2304      	movcs	r3, #4
 8002a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d902      	bls.n	8002a14 <NVIC_EncodePriority+0x30>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3b03      	subs	r3, #3
 8002a12:	e000      	b.n	8002a16 <NVIC_EncodePriority+0x32>
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43da      	mvns	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	401a      	ands	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	fa01 f303 	lsl.w	r3, r1, r3
 8002a36:	43d9      	mvns	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a3c:	4313      	orrs	r3, r2
         );
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3724      	adds	r7, #36	@ 0x24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a5c:	d301      	bcc.n	8002a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00f      	b.n	8002a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a62:	4a0a      	ldr	r2, [pc, #40]	@ (8002a8c <SysTick_Config+0x40>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6a:	210f      	movs	r1, #15
 8002a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a70:	f7ff ff8e 	bl	8002990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <SysTick_Config+0x40>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7a:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <SysTick_Config+0x40>)
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	e000e010 	.word	0xe000e010

08002a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ff29 	bl	80028f0 <__NVIC_SetPriorityGrouping>
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b086      	sub	sp, #24
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	4603      	mov	r3, r0
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab4:	f7ff ff40 	bl	8002938 <__NVIC_GetPriorityGrouping>
 8002ab8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	6978      	ldr	r0, [r7, #20]
 8002ac0:	f7ff ff90 	bl	80029e4 <NVIC_EncodePriority>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aca:	4611      	mov	r1, r2
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff ff5f 	bl	8002990 <__NVIC_SetPriority>
}
 8002ad2:	bf00      	nop
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff ff33 	bl	8002954 <__NVIC_EnableIRQ>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b082      	sub	sp, #8
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ffa4 	bl	8002a4c <SysTick_Config>
 8002b04:	4603      	mov	r3, r0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e014      	b.n	8002b4a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	791b      	ldrb	r3, [r3, #4]
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d105      	bne.n	8002b36 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7fe f8cd 	bl	8000cd0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2202      	movs	r2, #2
 8002b3a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2201      	movs	r2, #1
 8002b46:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e056      	b.n	8002c16 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	795b      	ldrb	r3, [r3, #5]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_DAC_Start+0x20>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e050      	b.n	8002c16 <HAL_DAC_Start+0xc2>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6819      	ldr	r1, [r3, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	f003 0310 	and.w	r3, r3, #16
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b98:	4b22      	ldr	r3, [pc, #136]	@ (8002c24 <HAL_DAC_Start+0xd0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	099b      	lsrs	r3, r3, #6
 8002b9e:	4a22      	ldr	r2, [pc, #136]	@ (8002c28 <HAL_DAC_Start+0xd4>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002baa:	e002      	b.n	8002bb2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1f9      	bne.n	8002bac <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10f      	bne.n	8002bde <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d11d      	bne.n	8002c08 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	e014      	b.n	8002c08 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2102      	movs	r1, #2
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d107      	bne.n	8002c08 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0202 	orr.w	r2, r2, #2
 8002c06:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000000 	.word	0x20000000
 8002c28:	053e2d63 	.word	0x053e2d63

08002c2c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e018      	b.n	8002c7a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d105      	bne.n	8002c66 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4413      	add	r3, r2
 8002c60:	3308      	adds	r3, #8
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	e004      	b.n	8002c70 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	3314      	adds	r3, #20
 8002c6e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	461a      	mov	r2, r3
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	371c      	adds	r7, #28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
	...

08002c88 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	@ 0x28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d002      	beq.n	8002ca4 <HAL_DAC_ConfigChannel+0x1c>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e1a1      	b.n	8002fec <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	795b      	ldrb	r3, [r3, #5]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d101      	bne.n	8002cba <HAL_DAC_ConfigChannel+0x32>
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	e198      	b.n	8002fec <HAL_DAC_ConfigChannel+0x364>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d17a      	bne.n	8002dc4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002cce:	f7ff fde1 	bl	8002894 <HAL_GetTick>
 8002cd2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d13d      	bne.n	8002d56 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002cda:	e018      	b.n	8002d0e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002cdc:	f7ff fdda 	bl	8002894 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d911      	bls.n	8002d0e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	f043 0208 	orr.w	r2, r3, #8
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2203      	movs	r2, #3
 8002d08:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e16e      	b.n	8002fec <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1df      	bne.n	8002cdc <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68ba      	ldr	r2, [r7, #8]
 8002d22:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d24:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d26:	e020      	b.n	8002d6a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002d28:	f7ff fdb4 	bl	8002894 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d90f      	bls.n	8002d56 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	da0a      	bge.n	8002d56 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	f043 0208 	orr.w	r2, r3, #8
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2203      	movs	r2, #3
 8002d50:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e14a      	b.n	8002fec <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	dbe3      	blt.n	8002d28 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d68:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f003 0310 	and.w	r3, r3, #16
 8002d76:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	ea02 0103 	and.w	r1, r2, r3
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f003 0310 	and.w	r3, r3, #16
 8002d8e:	409a      	lsls	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	21ff      	movs	r1, #255	@ 0xff
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	43db      	mvns	r3, r3
 8002dac:	ea02 0103 	and.w	r1, r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	409a      	lsls	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d11d      	bne.n	8002e08 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f003 0310 	and.w	r3, r3, #16
 8002dda:	221f      	movs	r2, #31
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	43db      	mvns	r3, r3
 8002de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de4:	4013      	ands	r3, r2
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e06:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2207      	movs	r2, #7
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e20:	4013      	ands	r3, r2
 8002e22:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d102      	bne.n	8002e32 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	623b      	str	r3, [r7, #32]
 8002e30:	e00f      	b.n	8002e52 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d102      	bne.n	8002e40 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	623b      	str	r3, [r7, #32]
 8002e3e:	e008      	b.n	8002e52 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d102      	bne.n	8002e4e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	623b      	str	r3, [r7, #32]
 8002e4c:	e001      	b.n	8002e52 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	689a      	ldr	r2, [r3, #8]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	6a3a      	ldr	r2, [r7, #32]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e74:	4013      	ands	r3, r2
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	791b      	ldrb	r3, [r3, #4]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d102      	bne.n	8002e86 <HAL_DAC_ConfigChannel+0x1fe>
 8002e80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e84:	e000      	b.n	8002e88 <HAL_DAC_ConfigChannel+0x200>
 8002e86:	2300      	movs	r3, #0
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f003 0310 	and.w	r3, r3, #16
 8002e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	795b      	ldrb	r3, [r3, #5]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d102      	bne.n	8002eb2 <HAL_DAC_ConfigChannel+0x22a>
 8002eac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002eb0:	e000      	b.n	8002eb4 <HAL_DAC_ConfigChannel+0x22c>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d114      	bne.n	8002ef4 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002eca:	f002 ffed 	bl	8005ea8 <HAL_RCC_GetHCLKFreq>
 8002ece:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	4a48      	ldr	r2, [pc, #288]	@ (8002ff4 <HAL_DAC_ConfigChannel+0x36c>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d904      	bls.n	8002ee2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ede:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ee0:	e00f      	b.n	8002f02 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4a44      	ldr	r2, [pc, #272]	@ (8002ff8 <HAL_DAC_ConfigChannel+0x370>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d90a      	bls.n	8002f00 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef2:	e006      	b.n	8002f02 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002efa:	4313      	orrs	r3, r2
 8002efc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002efe:	e000      	b.n	8002f02 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002f00:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f003 0310 	and.w	r3, r3, #16
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f10:	4313      	orrs	r3, r2
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6819      	ldr	r1, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f003 0310 	and.w	r3, r3, #16
 8002f28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43da      	mvns	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	400a      	ands	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f003 0310 	and.w	r3, r3, #16
 8002f48:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f54:	4013      	ands	r3, r2
 8002f56:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f76:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6819      	ldr	r1, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f003 0310 	and.w	r3, r3, #16
 8002f84:	22c0      	movs	r2, #192	@ 0xc0
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43da      	mvns	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	400a      	ands	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	089b      	lsrs	r3, r3, #2
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	089b      	lsrs	r3, r3, #2
 8002fa6:	021b      	lsls	r3, r3, #8
 8002fa8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	ea02 0103 	and.w	r1, r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002fea:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3728      	adds	r7, #40	@ 0x28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	09896800 	.word	0x09896800
 8002ff8:	04c4b400 	.word	0x04c4b400

08002ffc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e08d      	b.n	800312a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	4b47      	ldr	r3, [pc, #284]	@ (8003134 <HAL_DMA_Init+0x138>)
 8003016:	429a      	cmp	r2, r3
 8003018:	d80f      	bhi.n	800303a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	4b45      	ldr	r3, [pc, #276]	@ (8003138 <HAL_DMA_Init+0x13c>)
 8003022:	4413      	add	r3, r2
 8003024:	4a45      	ldr	r2, [pc, #276]	@ (800313c <HAL_DMA_Init+0x140>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	091b      	lsrs	r3, r3, #4
 800302c:	009a      	lsls	r2, r3, #2
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a42      	ldr	r2, [pc, #264]	@ (8003140 <HAL_DMA_Init+0x144>)
 8003036:	641a      	str	r2, [r3, #64]	@ 0x40
 8003038:	e00e      	b.n	8003058 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	461a      	mov	r2, r3
 8003040:	4b40      	ldr	r3, [pc, #256]	@ (8003144 <HAL_DMA_Init+0x148>)
 8003042:	4413      	add	r3, r2
 8003044:	4a3d      	ldr	r2, [pc, #244]	@ (800313c <HAL_DMA_Init+0x140>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	091b      	lsrs	r3, r3, #4
 800304c:	009a      	lsls	r2, r3, #2
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a3c      	ldr	r2, [pc, #240]	@ (8003148 <HAL_DMA_Init+0x14c>)
 8003056:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800306e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003072:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800307c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003088:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003094:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800309c:	68fa      	ldr	r2, [r7, #12]
 800309e:	4313      	orrs	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 fa82 	bl	80035b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030b8:	d102      	bne.n	80030c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d010      	beq.n	8003100 <HAL_DMA_Init+0x104>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d80c      	bhi.n	8003100 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 faa2 	bl	8003630 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030fc:	605a      	str	r2, [r3, #4]
 80030fe:	e008      	b.n	8003112 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40020407 	.word	0x40020407
 8003138:	bffdfff8 	.word	0xbffdfff8
 800313c:	cccccccd 	.word	0xcccccccd
 8003140:	40020000 	.word	0x40020000
 8003144:	bffdfbf8 	.word	0xbffdfbf8
 8003148:	40020400 	.word	0x40020400

0800314c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800315a:	2300      	movs	r3, #0
 800315c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <HAL_DMA_Start_IT+0x20>
 8003168:	2302      	movs	r3, #2
 800316a:	e066      	b.n	800323a <HAL_DMA_Start_IT+0xee>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d155      	bne.n	800322c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0201 	bic.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f9c7 	bl	8003538 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d008      	beq.n	80031c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 020e 	orr.w	r2, r2, #14
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	e00f      	b.n	80031e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0204 	bic.w	r2, r2, #4
 80031d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f042 020a 	orr.w	r2, r2, #10
 80031e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d007      	beq.n	8003202 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003200:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003214:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003218:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e005      	b.n	8003238 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003234:	2302      	movs	r3, #2
 8003236:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003238:	7dfb      	ldrb	r3, [r7, #23]
}
 800323a:	4618      	mov	r0, r3
 800323c:	3718      	adds	r7, #24
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003242:	b480      	push	{r7}
 8003244:	b085      	sub	sp, #20
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d005      	beq.n	8003266 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2204      	movs	r2, #4
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
 8003264:	e037      	b.n	80032d6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 020e 	bic.w	r2, r2, #14
 8003274:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003280:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003284:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	f003 021f 	and.w	r2, r3, #31
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	2101      	movs	r1, #1
 80032a4:	fa01 f202 	lsl.w	r2, r1, r2
 80032a8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032b2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00c      	beq.n	80032d6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032ca:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032d4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d00d      	beq.n	8003328 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2204      	movs	r2, #4
 8003310:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
 8003326:	e047      	b.n	80033b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 020e 	bic.w	r2, r2, #14
 8003336:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0201 	bic.w	r2, r2, #1
 8003346:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003352:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003356:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335c:	f003 021f 	and.w	r2, r3, #31
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	2101      	movs	r1, #1
 8003366:	fa01 f202 	lsl.w	r2, r1, r2
 800336a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003374:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00c      	beq.n	8003398 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003388:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800338c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003396:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	4798      	blx	r3
    }
  }
  return status;
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b084      	sub	sp, #16
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	f003 031f 	and.w	r3, r3, #31
 80033e2:	2204      	movs	r2, #4
 80033e4:	409a      	lsls	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4013      	ands	r3, r2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d026      	beq.n	800343c <HAL_DMA_IRQHandler+0x7a>
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d021      	beq.n	800343c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b00      	cmp	r3, #0
 8003404:	d107      	bne.n	8003416 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0204 	bic.w	r2, r2, #4
 8003414:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341a:	f003 021f 	and.w	r2, r3, #31
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	2104      	movs	r1, #4
 8003424:	fa01 f202 	lsl.w	r2, r1, r2
 8003428:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	2b00      	cmp	r3, #0
 8003430:	d071      	beq.n	8003516 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800343a:	e06c      	b.n	8003516 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	2202      	movs	r2, #2
 8003446:	409a      	lsls	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4013      	ands	r3, r2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d02e      	beq.n	80034ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d029      	beq.n	80034ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0320 	and.w	r3, r3, #32
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10b      	bne.n	8003480 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 020a 	bic.w	r2, r2, #10
 8003476:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003484:	f003 021f 	and.w	r2, r3, #31
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348c:	2102      	movs	r1, #2
 800348e:	fa01 f202 	lsl.w	r2, r1, r2
 8003492:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d038      	beq.n	8003516 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80034ac:	e033      	b.n	8003516 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	f003 031f 	and.w	r3, r3, #31
 80034b6:	2208      	movs	r2, #8
 80034b8:	409a      	lsls	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4013      	ands	r3, r2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d02a      	beq.n	8003518 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d025      	beq.n	8003518 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 020e 	bic.w	r2, r2, #14
 80034da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e0:	f003 021f 	and.w	r2, r3, #31
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	2101      	movs	r1, #1
 80034ea:	fa01 f202 	lsl.w	r2, r1, r2
 80034ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003516:	bf00      	nop
 8003518:	bf00      	nop
}
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800352c:	4618      	mov	r0, r3
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800354e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003554:	2b00      	cmp	r3, #0
 8003556:	d004      	beq.n	8003562 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003560:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	f003 021f 	and.w	r2, r3, #31
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	2101      	movs	r1, #1
 8003570:	fa01 f202 	lsl.w	r2, r1, r2
 8003574:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b10      	cmp	r3, #16
 8003584:	d108      	bne.n	8003598 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003596:	e007      	b.n	80035a8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	60da      	str	r2, [r3, #12]
}
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	461a      	mov	r2, r3
 80035c2:	4b16      	ldr	r3, [pc, #88]	@ (800361c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d802      	bhi.n	80035ce <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80035c8:	4b15      	ldr	r3, [pc, #84]	@ (8003620 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	e001      	b.n	80035d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80035ce:	4b15      	ldr	r3, [pc, #84]	@ (8003624 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80035d0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	3b08      	subs	r3, #8
 80035de:	4a12      	ldr	r2, [pc, #72]	@ (8003628 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80035e0:	fba2 2303 	umull	r2, r3, r2, r3
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ec:	089b      	lsrs	r3, r3, #2
 80035ee:	009a      	lsls	r2, r3, #2
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4413      	add	r3, r2
 80035f4:	461a      	mov	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a0b      	ldr	r2, [pc, #44]	@ (800362c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80035fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2201      	movs	r2, #1
 8003608:	409a      	lsls	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800360e:	bf00      	nop
 8003610:	371c      	adds	r7, #28
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40020407 	.word	0x40020407
 8003620:	40020800 	.word	0x40020800
 8003624:	40020820 	.word	0x40020820
 8003628:	cccccccd 	.word	0xcccccccd
 800362c:	40020880 	.word	0x40020880

08003630 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003644:	4413      	add	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	461a      	mov	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a08      	ldr	r2, [pc, #32]	@ (8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003652:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	3b01      	subs	r3, #1
 8003658:	f003 031f 	and.w	r3, r3, #31
 800365c:	2201      	movs	r2, #1
 800365e:	409a      	lsls	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003664:	bf00      	nop
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	1000823f 	.word	0x1000823f
 8003674:	40020940 	.word	0x40020940

08003678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003678:	b480      	push	{r7}
 800367a:	b087      	sub	sp, #28
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003686:	e15a      	b.n	800393e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	2101      	movs	r1, #1
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	fa01 f303 	lsl.w	r3, r1, r3
 8003694:	4013      	ands	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f000 814c 	beq.w	8003938 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 0303 	and.w	r3, r3, #3
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d005      	beq.n	80036b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d130      	bne.n	800371a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	2203      	movs	r2, #3
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4013      	ands	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	68da      	ldr	r2, [r3, #12]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036ee:	2201      	movs	r2, #1
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43db      	mvns	r3, r3
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4013      	ands	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	f003 0201 	and.w	r2, r3, #1
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	2b03      	cmp	r3, #3
 8003724:	d017      	beq.n	8003756 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	2203      	movs	r2, #3
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43db      	mvns	r3, r3
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	4013      	ands	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d123      	bne.n	80037aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	08da      	lsrs	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3208      	adds	r2, #8
 800376a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800376e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	220f      	movs	r2, #15
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43db      	mvns	r3, r3
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	4013      	ands	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	08da      	lsrs	r2, r3, #3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3208      	adds	r2, #8
 80037a4:	6939      	ldr	r1, [r7, #16]
 80037a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	2203      	movs	r2, #3
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	4013      	ands	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f003 0203 	and.w	r2, r3, #3
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	fa02 f303 	lsl.w	r3, r2, r3
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 80a6 	beq.w	8003938 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ec:	4b5b      	ldr	r3, [pc, #364]	@ (800395c <HAL_GPIO_Init+0x2e4>)
 80037ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f0:	4a5a      	ldr	r2, [pc, #360]	@ (800395c <HAL_GPIO_Init+0x2e4>)
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80037f8:	4b58      	ldr	r3, [pc, #352]	@ (800395c <HAL_GPIO_Init+0x2e4>)
 80037fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003804:	4a56      	ldr	r2, [pc, #344]	@ (8003960 <HAL_GPIO_Init+0x2e8>)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	089b      	lsrs	r3, r3, #2
 800380a:	3302      	adds	r3, #2
 800380c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003810:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f003 0303 	and.w	r3, r3, #3
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	220f      	movs	r2, #15
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4013      	ands	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800382e:	d01f      	beq.n	8003870 <HAL_GPIO_Init+0x1f8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a4c      	ldr	r2, [pc, #304]	@ (8003964 <HAL_GPIO_Init+0x2ec>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d019      	beq.n	800386c <HAL_GPIO_Init+0x1f4>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a4b      	ldr	r2, [pc, #300]	@ (8003968 <HAL_GPIO_Init+0x2f0>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d013      	beq.n	8003868 <HAL_GPIO_Init+0x1f0>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a4a      	ldr	r2, [pc, #296]	@ (800396c <HAL_GPIO_Init+0x2f4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00d      	beq.n	8003864 <HAL_GPIO_Init+0x1ec>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a49      	ldr	r2, [pc, #292]	@ (8003970 <HAL_GPIO_Init+0x2f8>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <HAL_GPIO_Init+0x1e8>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a48      	ldr	r2, [pc, #288]	@ (8003974 <HAL_GPIO_Init+0x2fc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d101      	bne.n	800385c <HAL_GPIO_Init+0x1e4>
 8003858:	2305      	movs	r3, #5
 800385a:	e00a      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 800385c:	2306      	movs	r3, #6
 800385e:	e008      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 8003860:	2304      	movs	r3, #4
 8003862:	e006      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 8003864:	2303      	movs	r3, #3
 8003866:	e004      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 8003868:	2302      	movs	r3, #2
 800386a:	e002      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 800386c:	2301      	movs	r3, #1
 800386e:	e000      	b.n	8003872 <HAL_GPIO_Init+0x1fa>
 8003870:	2300      	movs	r3, #0
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	f002 0203 	and.w	r2, r2, #3
 8003878:	0092      	lsls	r2, r2, #2
 800387a:	4093      	lsls	r3, r2
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4313      	orrs	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003882:	4937      	ldr	r1, [pc, #220]	@ (8003960 <HAL_GPIO_Init+0x2e8>)
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	089b      	lsrs	r3, r3, #2
 8003888:	3302      	adds	r3, #2
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003890:	4b39      	ldr	r3, [pc, #228]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	43db      	mvns	r3, r3
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	4013      	ands	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80038ac:	693a      	ldr	r2, [r7, #16]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038b4:	4a30      	ldr	r2, [pc, #192]	@ (8003978 <HAL_GPIO_Init+0x300>)
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003978 <HAL_GPIO_Init+0x300>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	43db      	mvns	r3, r3
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4013      	ands	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038de:	4a26      	ldr	r2, [pc, #152]	@ (8003978 <HAL_GPIO_Init+0x300>)
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80038e4:	4b24      	ldr	r3, [pc, #144]	@ (8003978 <HAL_GPIO_Init+0x300>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	43db      	mvns	r3, r3
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	4013      	ands	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003908:	4a1b      	ldr	r2, [pc, #108]	@ (8003978 <HAL_GPIO_Init+0x300>)
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800390e:	4b1a      	ldr	r3, [pc, #104]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	43db      	mvns	r3, r3
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4013      	ands	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003932:	4a11      	ldr	r2, [pc, #68]	@ (8003978 <HAL_GPIO_Init+0x300>)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	3301      	adds	r3, #1
 800393c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	f47f ae9d 	bne.w	8003688 <HAL_GPIO_Init+0x10>
  }
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	371c      	adds	r7, #28
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	40021000 	.word	0x40021000
 8003960:	40010000 	.word	0x40010000
 8003964:	48000400 	.word	0x48000400
 8003968:	48000800 	.word	0x48000800
 800396c:	48000c00 	.word	0x48000c00
 8003970:	48001000 	.word	0x48001000
 8003974:	48001400 	.word	0x48001400
 8003978:	40010400 	.word	0x40010400

0800397c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691a      	ldr	r2, [r3, #16]
 800398c:	887b      	ldrh	r3, [r7, #2]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003994:	2301      	movs	r3, #1
 8003996:	73fb      	strb	r3, [r7, #15]
 8003998:	e001      	b.n	800399e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800399a:	2300      	movs	r3, #0
 800399c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800399e:	7bfb      	ldrb	r3, [r7, #15]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	807b      	strh	r3, [r7, #2]
 80039b8:	4613      	mov	r3, r2
 80039ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039bc:	787b      	ldrb	r3, [r7, #1]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039c2:	887a      	ldrh	r2, [r7, #2]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039c8:	e002      	b.n	80039d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039ca:	887a      	ldrh	r2, [r7, #2]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e0c0      	b.n	8003b70 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f008 fe64 	bl	800c6d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2203      	movs	r2, #3
 8003a0c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f005 f91c 	bl	8008c52 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	73fb      	strb	r3, [r7, #15]
 8003a1e:	e03e      	b.n	8003a9e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	440b      	add	r3, r1
 8003a2e:	3311      	adds	r3, #17
 8003a30:	2201      	movs	r2, #1
 8003a32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a34:	7bfa      	ldrb	r2, [r7, #15]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4413      	add	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	440b      	add	r3, r1
 8003a42:	3310      	adds	r3, #16
 8003a44:	7bfa      	ldrb	r2, [r7, #15]
 8003a46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	440b      	add	r3, r1
 8003a56:	3313      	adds	r3, #19
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a5c:	7bfa      	ldrb	r2, [r7, #15]
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4613      	mov	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4413      	add	r3, r2
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	440b      	add	r3, r1
 8003a6a:	3320      	adds	r3, #32
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a70:	7bfa      	ldrb	r2, [r7, #15]
 8003a72:	6879      	ldr	r1, [r7, #4]
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	440b      	add	r3, r1
 8003a7e:	3324      	adds	r3, #36	@ 0x24
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	4413      	add	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	440b      	add	r3, r1
 8003a94:	2200      	movs	r2, #0
 8003a96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	73fb      	strb	r3, [r7, #15]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	791b      	ldrb	r3, [r3, #4]
 8003aa2:	7bfa      	ldrb	r2, [r7, #15]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d3bb      	bcc.n	8003a20 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	73fb      	strb	r3, [r7, #15]
 8003aac:	e044      	b.n	8003b38 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aae:	7bfa      	ldrb	r2, [r7, #15]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4413      	add	r3, r2
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	440b      	add	r3, r1
 8003abc:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ac4:	7bfa      	ldrb	r2, [r7, #15]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	440b      	add	r3, r1
 8003ad2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ad6:	7bfa      	ldrb	r2, [r7, #15]
 8003ad8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ada:	7bfa      	ldrb	r2, [r7, #15]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4413      	add	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	440b      	add	r3, r1
 8003ae8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003af0:	7bfa      	ldrb	r2, [r7, #15]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	440b      	add	r3, r1
 8003afe:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003b02:	2200      	movs	r2, #0
 8003b04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b06:	7bfa      	ldrb	r2, [r7, #15]
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	440b      	add	r3, r1
 8003b14:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b1c:	7bfa      	ldrb	r2, [r7, #15]
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	4613      	mov	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	440b      	add	r3, r1
 8003b2a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b32:	7bfb      	ldrb	r3, [r7, #15]
 8003b34:	3301      	adds	r3, #1
 8003b36:	73fb      	strb	r3, [r7, #15]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	791b      	ldrb	r3, [r3, #4]
 8003b3c:	7bfa      	ldrb	r2, [r7, #15]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d3b5      	bcc.n	8003aae <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6818      	ldr	r0, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	3304      	adds	r3, #4
 8003b4a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003b4e:	f005 f89b 	bl	8008c88 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	7a9b      	ldrb	r3, [r3, #10]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d102      	bne.n	8003b6e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f001 fc0e 	bl	800538a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d101      	bne.n	8003b8e <HAL_PCD_Start+0x16>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	e012      	b.n	8003bb4 <HAL_PCD_Start+0x3c>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f005 f842 	bl	8008c24 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f006 fe1f 	bl	800a7e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f006 fe24 	bl	800a816 <USB_ReadInterrupts>
 8003bce:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fb06 	bl	80041ec <PCD_EP_ISR_Handler>

    return;
 8003be0:	e110      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d013      	beq.n	8003c14 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bfe:	b292      	uxth	r2, r2
 8003c00:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f008 fdf4 	bl	800c7f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f8fc 	bl	8003e0a <HAL_PCD_SetAddress>

    return;
 8003c12:	e0f7      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00c      	beq.n	8003c38 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c30:	b292      	uxth	r2, r2
 8003c32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003c36:	e0e5      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00c      	beq.n	8003c5c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c54:	b292      	uxth	r2, r2
 8003c56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003c5a:	e0d3      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d034      	beq.n	8003cd0 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0204 	bic.w	r2, r2, #4
 8003c78:	b292      	uxth	r2, r2
 8003c7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0208 	bic.w	r2, r2, #8
 8003c90:	b292      	uxth	r2, r2
 8003c92:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d107      	bne.n	8003cb0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ca8:	2100      	movs	r1, #0
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f008 ff94 	bl	800cbd8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f008 fdd7 	bl	800c864 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cc8:	b292      	uxth	r2, r2
 8003cca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003cce:	e099      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d027      	beq.n	8003d2a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 0208 	orr.w	r2, r2, #8
 8003cec:	b292      	uxth	r2, r2
 8003cee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d04:	b292      	uxth	r2, r2
 8003d06:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0204 	orr.w	r2, r2, #4
 8003d1c:	b292      	uxth	r2, r2
 8003d1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f008 fd84 	bl	800c830 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003d28:	e06c      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d040      	beq.n	8003db6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d46:	b292      	uxth	r2, r2
 8003d48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d12b      	bne.n	8003dae <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0204 	orr.w	r2, r2, #4
 8003d68:	b292      	uxth	r2, r2
 8003d6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0208 	orr.w	r2, r2, #8
 8003d80:	b292      	uxth	r2, r2
 8003d82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	089b      	lsrs	r3, r3, #2
 8003d9a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003da4:	2101      	movs	r1, #1
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f008 ff16 	bl	800cbd8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003dac:	e02a      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f008 fd3e 	bl	800c830 <HAL_PCD_SuspendCallback>
    return;
 8003db4:	e026      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00f      	beq.n	8003de0 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003dd2:	b292      	uxth	r2, r2
 8003dd4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f008 fcfc 	bl	800c7d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003dde:	e011      	b.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00c      	beq.n	8003e04 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dfc:	b292      	uxth	r2, r2
 8003dfe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003e02:	bf00      	nop
  }
}
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b082      	sub	sp, #8
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
 8003e12:	460b      	mov	r3, r1
 8003e14:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d101      	bne.n	8003e24 <HAL_PCD_SetAddress+0x1a>
 8003e20:	2302      	movs	r3, #2
 8003e22:	e012      	b.n	8003e4a <HAL_PCD_SetAddress+0x40>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	4611      	mov	r1, r2
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f006 fcc0 	bl	800a7c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	4608      	mov	r0, r1
 8003e5c:	4611      	mov	r1, r2
 8003e5e:	461a      	mov	r2, r3
 8003e60:	4603      	mov	r3, r0
 8003e62:	70fb      	strb	r3, [r7, #3]
 8003e64:	460b      	mov	r3, r1
 8003e66:	803b      	strh	r3, [r7, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	da0e      	bge.n	8003e96 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	f003 0207 	and.w	r2, r3, #7
 8003e7e:	4613      	mov	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	3310      	adds	r3, #16
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2201      	movs	r2, #1
 8003e92:	705a      	strb	r2, [r3, #1]
 8003e94:	e00e      	b.n	8003eb4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e96:	78fb      	ldrb	r3, [r7, #3]
 8003e98:	f003 0207 	and.w	r2, r3, #7
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	4413      	add	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003ec0:	883b      	ldrh	r3, [r7, #0]
 8003ec2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	78ba      	ldrb	r2, [r7, #2]
 8003ece:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ed0:	78bb      	ldrb	r3, [r7, #2]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d102      	bne.n	8003edc <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_PCD_EP_Open+0x98>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e00e      	b.n	8003f08 <HAL_PCD_EP_Open+0xb6>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68f9      	ldr	r1, [r7, #12]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f004 fee3 	bl	8008cc4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003f06:	7afb      	ldrb	r3, [r7, #11]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	da0e      	bge.n	8003f42 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	f003 0207 	and.w	r2, r3, #7
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	3310      	adds	r3, #16
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	4413      	add	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	705a      	strb	r2, [r3, #1]
 8003f40:	e00e      	b.n	8003f60 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f42:	78fb      	ldrb	r3, [r7, #3]
 8003f44:	f003 0207 	and.w	r2, r3, #7
 8003f48:	4613      	mov	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	4413      	add	r3, r2
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	4413      	add	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f60:	78fb      	ldrb	r3, [r7, #3]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_PCD_EP_Close+0x6a>
 8003f76:	2302      	movs	r3, #2
 8003f78:	e00e      	b.n	8003f98 <HAL_PCD_EP_Close+0x88>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68f9      	ldr	r1, [r7, #12]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f005 fb83 	bl	8009694 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	460b      	mov	r3, r1
 8003fae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fb0:	7afb      	ldrb	r3, [r7, #11]
 8003fb2:	f003 0207 	and.w	r2, r3, #7
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	4413      	add	r3, r2
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fe0:	7afb      	ldrb	r3, [r7, #11]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6979      	ldr	r1, [r7, #20]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f005 fd3b 	bl	8009a6e <USB_EPStartXfer>

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	460b      	mov	r3, r1
 800400c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800400e:	78fb      	ldrb	r3, [r7, #3]
 8004010:	f003 0207 	and.w	r2, r3, #7
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	440b      	add	r3, r1
 8004020:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8004024:	681b      	ldr	r3, [r3, #0]
}
 8004026:	4618      	mov	r0, r3
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b086      	sub	sp, #24
 8004036:	af00      	add	r7, sp, #0
 8004038:	60f8      	str	r0, [r7, #12]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	603b      	str	r3, [r7, #0]
 800403e:	460b      	mov	r3, r1
 8004040:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004042:	7afb      	ldrb	r3, [r7, #11]
 8004044:	f003 0207 	and.w	r2, r3, #7
 8004048:	4613      	mov	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	00db      	lsls	r3, r3, #3
 8004050:	3310      	adds	r3, #16
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4413      	add	r3, r2
 8004056:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	683a      	ldr	r2, [r7, #0]
 8004070:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2200      	movs	r2, #0
 8004076:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2201      	movs	r2, #1
 800407c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800407e:	7afb      	ldrb	r3, [r7, #11]
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	b2da      	uxtb	r2, r3
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6979      	ldr	r1, [r7, #20]
 8004090:	4618      	mov	r0, r3
 8004092:	f005 fcec 	bl	8009a6e <USB_EPStartXfer>

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	7912      	ldrb	r2, [r2, #4]
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d901      	bls.n	80040be <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e03e      	b.n	800413c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	da0e      	bge.n	80040e4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	f003 0207 	and.w	r2, r3, #7
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	3310      	adds	r3, #16
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	4413      	add	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2201      	movs	r2, #1
 80040e0:	705a      	strb	r2, [r3, #1]
 80040e2:	e00c      	b.n	80040fe <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80040e4:	78fa      	ldrb	r2, [r7, #3]
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	4413      	add	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2201      	movs	r2, #1
 8004102:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004104:	78fb      	ldrb	r3, [r7, #3]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	b2da      	uxtb	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004116:	2b01      	cmp	r3, #1
 8004118:	d101      	bne.n	800411e <HAL_PCD_EP_SetStall+0x7e>
 800411a:	2302      	movs	r3, #2
 800411c:	e00e      	b.n	800413c <HAL_PCD_EP_SetStall+0x9c>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68f9      	ldr	r1, [r7, #12]
 800412c:	4618      	mov	r0, r3
 800412e:	f006 fa4d 	bl	800a5cc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004150:	78fb      	ldrb	r3, [r7, #3]
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	7912      	ldrb	r2, [r2, #4]
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e040      	b.n	80041e4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004162:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004166:	2b00      	cmp	r3, #0
 8004168:	da0e      	bge.n	8004188 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	f003 0207 	and.w	r2, r3, #7
 8004170:	4613      	mov	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	3310      	adds	r3, #16
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	4413      	add	r3, r2
 800417e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	705a      	strb	r2, [r3, #1]
 8004186:	e00e      	b.n	80041a6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004188:	78fb      	ldrb	r3, [r7, #3]
 800418a:	f003 0207 	and.w	r2, r3, #7
 800418e:	4613      	mov	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4413      	add	r3, r2
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ac:	78fb      	ldrb	r3, [r7, #3]
 80041ae:	f003 0307 	and.w	r3, r3, #7
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_PCD_EP_ClrStall+0x82>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e00e      	b.n	80041e4 <HAL_PCD_EP_ClrStall+0xa0>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68f9      	ldr	r1, [r7, #12]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f006 fa4a 	bl	800a66e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b092      	sub	sp, #72	@ 0x48
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80041f4:	e333      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80041fe:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004200:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004202:	b2db      	uxtb	r3, r3
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800420c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004210:	2b00      	cmp	r3, #0
 8004212:	f040 8108 	bne.w	8004426 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004216:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	d14c      	bne.n	80042ba <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	b29b      	uxth	r3, r3
 8004228:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800422c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004230:	813b      	strh	r3, [r7, #8]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	893b      	ldrh	r3, [r7, #8]
 8004238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800423c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004240:	b29b      	uxth	r3, r3
 8004242:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3310      	adds	r3, #16
 8004248:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004252:	b29b      	uxth	r3, r3
 8004254:	461a      	mov	r2, r3
 8004256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	4413      	add	r3, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6812      	ldr	r2, [r2, #0]
 8004262:	4413      	add	r3, r2
 8004264:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004268:	881b      	ldrh	r3, [r3, #0]
 800426a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800426e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004270:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004274:	695a      	ldr	r2, [r3, #20]
 8004276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	441a      	add	r2, r3
 800427c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800427e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004280:	2100      	movs	r1, #0
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f008 fa8d 	bl	800c7a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	7b1b      	ldrb	r3, [r3, #12]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 82e5 	beq.w	800485e <PCD_EP_ISR_Handler+0x672>
 8004294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	2b00      	cmp	r3, #0
 800429a:	f040 82e0 	bne.w	800485e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	7b1b      	ldrb	r3, [r3, #12]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	731a      	strb	r2, [r3, #12]
 80042b8:	e2d1      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80042c0:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	881b      	ldrh	r3, [r3, #0]
 80042c8:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80042ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80042cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d032      	beq.n	800433a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042dc:	b29b      	uxth	r3, r3
 80042de:	461a      	mov	r2, r3
 80042e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	4413      	add	r3, r2
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	6812      	ldr	r2, [r2, #0]
 80042ec:	4413      	add	r3, r2
 80042ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042f2:	881b      	ldrh	r3, [r3, #0]
 80042f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80042f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042fa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6818      	ldr	r0, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8004306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004308:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800430a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800430c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800430e:	b29b      	uxth	r3, r3
 8004310:	f006 fad4 	bl	800a8bc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29a      	uxth	r2, r3
 800431c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004320:	4013      	ands	r3, r2
 8004322:	817b      	strh	r3, [r7, #10]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	897a      	ldrh	r2, [r7, #10]
 800432a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800432e:	b292      	uxth	r2, r2
 8004330:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f008 fa08 	bl	800c748 <HAL_PCD_SetupStageCallback>
 8004338:	e291      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800433a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800433e:	2b00      	cmp	r3, #0
 8004340:	f280 828d 	bge.w	800485e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	881b      	ldrh	r3, [r3, #0]
 800434a:	b29a      	uxth	r2, r3
 800434c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004350:	4013      	ands	r3, r2
 8004352:	81fb      	strh	r3, [r7, #14]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	89fa      	ldrh	r2, [r7, #14]
 800435a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800435e:	b292      	uxth	r2, r2
 8004360:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800436a:	b29b      	uxth	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4413      	add	r3, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	4413      	add	r3, r2
 800437c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004388:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800438a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d019      	beq.n	80043c6 <PCD_EP_ISR_Handler+0x1da>
 8004392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d015      	beq.n	80043c6 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a0:	6959      	ldr	r1, [r3, #20]
 80043a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80043a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	f006 fa86 	bl	800a8bc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80043b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043b2:	695a      	ldr	r2, [r3, #20]
 80043b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	441a      	add	r2, r3
 80043ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043bc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80043be:	2100      	movs	r1, #0
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f008 f9d3 	bl	800c76c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	881b      	ldrh	r3, [r3, #0]
 80043cc:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80043ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80043d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f040 8242 	bne.w	800485e <PCD_EP_ISR_Handler+0x672>
 80043da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80043dc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80043e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043e4:	f000 823b 	beq.w	800485e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	881b      	ldrh	r3, [r3, #0]
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043f8:	81bb      	strh	r3, [r7, #12]
 80043fa:	89bb      	ldrh	r3, [r7, #12]
 80043fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004400:	81bb      	strh	r3, [r7, #12]
 8004402:	89bb      	ldrh	r3, [r7, #12]
 8004404:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004408:	81bb      	strh	r3, [r7, #12]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	89bb      	ldrh	r3, [r7, #12]
 8004410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800441c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004420:	b29b      	uxth	r3, r3
 8004422:	8013      	strh	r3, [r2, #0]
 8004424:	e21b      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	461a      	mov	r2, r3
 800442c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004438:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800443c:	2b00      	cmp	r3, #0
 800443e:	f280 80f1 	bge.w	8004624 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	461a      	mov	r2, r3
 8004448:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	b29a      	uxth	r2, r3
 8004454:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004458:	4013      	ands	r3, r2
 800445a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800446c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004470:	b292      	uxth	r2, r2
 8004472:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004474:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8004478:	4613      	mov	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	4413      	add	r3, r2
 8004488:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800448a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800448c:	7b1b      	ldrb	r3, [r3, #12]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d123      	bne.n	80044da <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800449a:	b29b      	uxth	r3, r3
 800449c:	461a      	mov	r2, r3
 800449e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	4413      	add	r3, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6812      	ldr	r2, [r2, #0]
 80044aa:	4413      	add	r3, r2
 80044ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044b6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80044ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 808b 	beq.w	80045da <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ca:	6959      	ldr	r1, [r3, #20]
 80044cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ce:	88da      	ldrh	r2, [r3, #6]
 80044d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044d4:	f006 f9f2 	bl	800a8bc <USB_ReadPMA>
 80044d8:	e07f      	b.n	80045da <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80044da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044dc:	78db      	ldrb	r3, [r3, #3]
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d109      	bne.n	80044f6 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80044e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044e4:	461a      	mov	r2, r3
 80044e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f9c6 	bl	800487a <HAL_PCD_EP_DB_Receive>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80044f4:	e071      	b.n	80045da <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	b29b      	uxth	r3, r3
 8004508:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800450c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004510:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	441a      	add	r2, r3
 8004520:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800452a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800452e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004532:	b29b      	uxth	r3, r3
 8004534:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	461a      	mov	r2, r3
 800453c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	881b      	ldrh	r3, [r3, #0]
 8004546:	b29b      	uxth	r3, r3
 8004548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d022      	beq.n	8004596 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004558:	b29b      	uxth	r3, r3
 800455a:	461a      	mov	r2, r3
 800455c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4413      	add	r3, r2
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	4413      	add	r3, r2
 800456a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004574:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8004578:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800457c:	2b00      	cmp	r3, #0
 800457e:	d02c      	beq.n	80045da <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004586:	6959      	ldr	r1, [r3, #20]
 8004588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800458a:	891a      	ldrh	r2, [r3, #8]
 800458c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004590:	f006 f994 	bl	800a8bc <USB_ReadPMA>
 8004594:	e021      	b.n	80045da <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800459e:	b29b      	uxth	r3, r3
 80045a0:	461a      	mov	r2, r3
 80045a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	4413      	add	r3, r2
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6812      	ldr	r2, [r2, #0]
 80045ae:	4413      	add	r3, r2
 80045b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80045be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d009      	beq.n	80045da <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045cc:	6959      	ldr	r1, [r3, #20]
 80045ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045d0:	895a      	ldrh	r2, [r3, #10]
 80045d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045d6:	f006 f971 	bl	800a8bc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80045da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045dc:	69da      	ldr	r2, [r3, #28]
 80045de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045e2:	441a      	add	r2, r3
 80045e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045e6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80045e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045f0:	441a      	add	r2, r3
 80045f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80045f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <PCD_EP_ISR_Handler+0x41e>
 80045fe:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	429a      	cmp	r2, r3
 8004608:	d206      	bcs.n	8004618 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800460a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f008 f8ab 	bl	800c76c <HAL_PCD_DataOutStageCallback>
 8004616:	e005      	b.n	8004624 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800461e:	4618      	mov	r0, r3
 8004620:	f005 fa25 	bl	8009a6e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004624:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 8117 	beq.w	800485e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8004630:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8004634:	4613      	mov	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	3310      	adds	r3, #16
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	4413      	add	r3, r2
 8004642:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	461a      	mov	r2, r3
 800464a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4413      	add	r3, r2
 8004652:	881b      	ldrh	r3, [r3, #0]
 8004654:	b29b      	uxth	r3, r3
 8004656:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800465a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800465e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	441a      	add	r2, r3
 800466e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004670:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004674:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004678:	b29b      	uxth	r3, r3
 800467a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800467c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800467e:	78db      	ldrb	r3, [r3, #3]
 8004680:	2b01      	cmp	r3, #1
 8004682:	f040 80a1 	bne.w	80047c8 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8004686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004688:	2200      	movs	r2, #0
 800468a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800468c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800468e:	7b1b      	ldrb	r3, [r3, #12]
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 8092 	beq.w	80047ba <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004696:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469c:	2b00      	cmp	r3, #0
 800469e:	d046      	beq.n	800472e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a2:	785b      	ldrb	r3, [r3, #1]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d126      	bne.n	80046f6 <PCD_EP_ISR_Handler+0x50a>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	461a      	mov	r2, r3
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	4413      	add	r3, r2
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	00da      	lsls	r2, r3, #3
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	4413      	add	r3, r2
 80046ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046da:	b29a      	uxth	r2, r3
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	801a      	strh	r2, [r3, #0]
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	881b      	ldrh	r3, [r3, #0]
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	801a      	strh	r2, [r3, #0]
 80046f4:	e061      	b.n	80047ba <PCD_EP_ISR_Handler+0x5ce>
 80046f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046f8:	785b      	ldrb	r3, [r3, #1]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d15d      	bne.n	80047ba <PCD_EP_ISR_Handler+0x5ce>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800470c:	b29b      	uxth	r3, r3
 800470e:	461a      	mov	r2, r3
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	4413      	add	r3, r2
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	00da      	lsls	r2, r3, #3
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	4413      	add	r3, r2
 8004720:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004724:	61bb      	str	r3, [r7, #24]
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	2200      	movs	r2, #0
 800472a:	801a      	strh	r2, [r3, #0]
 800472c:	e045      	b.n	80047ba <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004734:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004736:	785b      	ldrb	r3, [r3, #1]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d126      	bne.n	800478a <PCD_EP_ISR_Handler+0x59e>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800474a:	b29b      	uxth	r3, r3
 800474c:	461a      	mov	r2, r3
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	4413      	add	r3, r2
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
 8004754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	00da      	lsls	r2, r3, #3
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	4413      	add	r3, r2
 800475e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004762:	623b      	str	r3, [r7, #32]
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	881b      	ldrh	r3, [r3, #0]
 8004768:	b29b      	uxth	r3, r3
 800476a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800476e:	b29a      	uxth	r2, r3
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	801a      	strh	r2, [r3, #0]
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	881b      	ldrh	r3, [r3, #0]
 8004778:	b29b      	uxth	r3, r3
 800477a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800477e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004782:	b29a      	uxth	r2, r3
 8004784:	6a3b      	ldr	r3, [r7, #32]
 8004786:	801a      	strh	r2, [r3, #0]
 8004788:	e017      	b.n	80047ba <PCD_EP_ISR_Handler+0x5ce>
 800478a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800478c:	785b      	ldrb	r3, [r3, #1]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d113      	bne.n	80047ba <PCD_EP_ISR_Handler+0x5ce>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800479a:	b29b      	uxth	r3, r3
 800479c:	461a      	mov	r2, r3
 800479e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a0:	4413      	add	r3, r2
 80047a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	00da      	lsls	r2, r3, #3
 80047aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ac:	4413      	add	r3, r2
 80047ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80047b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b6:	2200      	movs	r2, #0
 80047b8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	4619      	mov	r1, r3
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f007 ffee 	bl	800c7a2 <HAL_PCD_DataInStageCallback>
 80047c6:	e04a      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80047c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80047ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d13f      	bne.n	8004852 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047da:	b29b      	uxth	r3, r3
 80047dc:	461a      	mov	r2, r3
 80047de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	4413      	add	r3, r2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6812      	ldr	r2, [r2, #0]
 80047ea:	4413      	add	r3, r2
 80047ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047f6:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80047f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047fa:	699a      	ldr	r2, [r3, #24]
 80047fc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80047fe:	429a      	cmp	r2, r3
 8004800:	d906      	bls.n	8004810 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8004802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004808:	1ad2      	subs	r2, r2, r3
 800480a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800480c:	619a      	str	r2, [r3, #24]
 800480e:	e002      	b.n	8004816 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8004810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004812:	2200      	movs	r2, #0
 8004814:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800481e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	4619      	mov	r1, r3
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f007 ffbc 	bl	800c7a2 <HAL_PCD_DataInStageCallback>
 800482a:	e018      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800482c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800482e:	695a      	ldr	r2, [r3, #20]
 8004830:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004832:	441a      	add	r2, r3
 8004834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004836:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800483e:	441a      	add	r2, r3
 8004840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004842:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800484a:	4618      	mov	r0, r3
 800484c:	f005 f90f 	bl	8009a6e <USB_EPStartXfer>
 8004850:	e005      	b.n	800485e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004852:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004854:	461a      	mov	r2, r3
 8004856:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f917 	bl	8004a8c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004866:	b29b      	uxth	r3, r3
 8004868:	b21b      	sxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	f6ff acc3 	blt.w	80041f6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3748      	adds	r7, #72	@ 0x48
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b088      	sub	sp, #32
 800487e:	af00      	add	r7, sp, #0
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	4613      	mov	r3, r2
 8004886:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004888:	88fb      	ldrh	r3, [r7, #6]
 800488a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d07c      	beq.n	800498c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800489a:	b29b      	uxth	r3, r3
 800489c:	461a      	mov	r2, r3
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	4413      	add	r3, r2
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	6812      	ldr	r2, [r2, #0]
 80048aa:	4413      	add	r3, r2
 80048ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80048b0:	881b      	ldrh	r3, [r3, #0]
 80048b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048b6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	699a      	ldr	r2, [r3, #24]
 80048bc:	8b7b      	ldrh	r3, [r7, #26]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d306      	bcc.n	80048d0 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	8b7b      	ldrh	r3, [r7, #26]
 80048c8:	1ad2      	subs	r2, r2, r3
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	619a      	str	r2, [r3, #24]
 80048ce:	e002      	b.n	80048d6 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2200      	movs	r2, #0
 80048d4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d123      	bne.n	8004926 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	461a      	mov	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	781b      	ldrb	r3, [r3, #0]
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048f8:	833b      	strh	r3, [r7, #24]
 80048fa:	8b3b      	ldrh	r3, [r7, #24]
 80048fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004900:	833b      	strh	r3, [r7, #24]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	441a      	add	r2, r3
 8004910:	8b3b      	ldrh	r3, [r7, #24]
 8004912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800491a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800491e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004922:	b29b      	uxth	r3, r3
 8004924:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01f      	beq.n	8004970 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	461a      	mov	r2, r3
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	b29b      	uxth	r3, r3
 8004942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800494a:	82fb      	strh	r3, [r7, #22]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	461a      	mov	r2, r3
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	441a      	add	r2, r3
 800495a:	8afb      	ldrh	r3, [r7, #22]
 800495c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004968:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800496c:	b29b      	uxth	r3, r3
 800496e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004970:	8b7b      	ldrh	r3, [r7, #26]
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 8085 	beq.w	8004a82 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	6959      	ldr	r1, [r3, #20]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	891a      	ldrh	r2, [r3, #8]
 8004984:	8b7b      	ldrh	r3, [r7, #26]
 8004986:	f005 ff99 	bl	800a8bc <USB_ReadPMA>
 800498a:	e07a      	b.n	8004a82 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004994:	b29b      	uxth	r3, r3
 8004996:	461a      	mov	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	4413      	add	r3, r2
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	6812      	ldr	r2, [r2, #0]
 80049a4:	4413      	add	r3, r2
 80049a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049b0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	699a      	ldr	r2, [r3, #24]
 80049b6:	8b7b      	ldrh	r3, [r7, #26]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d306      	bcc.n	80049ca <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	699a      	ldr	r2, [r3, #24]
 80049c0:	8b7b      	ldrh	r3, [r7, #26]
 80049c2:	1ad2      	subs	r2, r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	619a      	str	r2, [r3, #24]
 80049c8:	e002      	b.n	80049d0 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2200      	movs	r2, #0
 80049ce:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d123      	bne.n	8004a20 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	881b      	ldrh	r3, [r3, #0]
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f2:	83fb      	strh	r3, [r7, #30]
 80049f4:	8bfb      	ldrh	r3, [r7, #30]
 80049f6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80049fa:	83fb      	strh	r3, [r7, #30]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	461a      	mov	r2, r3
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	441a      	add	r2, r3
 8004a0a:	8bfb      	ldrh	r3, [r7, #30]
 8004a0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004a20:	88fb      	ldrh	r3, [r7, #6]
 8004a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d11f      	bne.n	8004a6a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	881b      	ldrh	r3, [r3, #0]
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a44:	83bb      	strh	r3, [r7, #28]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	441a      	add	r2, r3
 8004a54:	8bbb      	ldrh	r3, [r7, #28]
 8004a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004a6a:	8b7b      	ldrh	r3, [r7, #26]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d008      	beq.n	8004a82 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	6959      	ldr	r1, [r3, #20]
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	895a      	ldrh	r2, [r3, #10]
 8004a7c:	8b7b      	ldrh	r3, [r7, #26]
 8004a7e:	f005 ff1d 	bl	800a8bc <USB_ReadPMA>
    }
  }

  return count;
 8004a82:	8b7b      	ldrh	r3, [r7, #26]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3720      	adds	r7, #32
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b0a6      	sub	sp, #152	@ 0x98
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	4613      	mov	r3, r2
 8004a98:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004a9a:	88fb      	ldrh	r3, [r7, #6]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 81f7 	beq.w	8004e94 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	4413      	add	r3, r2
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	6812      	ldr	r2, [r2, #0]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004ac4:	881b      	ldrh	r3, [r3, #0]
 8004ac6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aca:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d907      	bls.n	8004aea <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	699a      	ldr	r2, [r3, #24]
 8004ade:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ae2:	1ad2      	subs	r2, r2, r3
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	619a      	str	r2, [r3, #24]
 8004ae8:	e002      	b.n	8004af0 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2200      	movs	r2, #0
 8004aee:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f040 80e1 	bne.w	8004cbc <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	785b      	ldrb	r3, [r3, #1]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d126      	bne.n	8004b50 <HAL_PCD_EP_DB_Transmit+0xc4>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	461a      	mov	r2, r3
 8004b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b16:	4413      	add	r3, r2
 8004b18:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	00da      	lsls	r2, r3, #3
 8004b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b22:	4413      	add	r3, r2
 8004b24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2c:	881b      	ldrh	r3, [r3, #0]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b38:	801a      	strh	r2, [r3, #0]
 8004b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	e01a      	b.n	8004b86 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	785b      	ldrb	r3, [r3, #1]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d116      	bne.n	8004b86 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	461a      	mov	r2, r3
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6c:	4413      	add	r3, r2
 8004b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	00da      	lsls	r2, r3, #3
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	4413      	add	r3, r2
 8004b7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b82:	2200      	movs	r2, #0
 8004b84:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	785b      	ldrb	r3, [r3, #1]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d126      	bne.n	8004be2 <HAL_PCD_EP_DB_Transmit+0x156>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	623b      	str	r3, [r7, #32]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	4413      	add	r3, r2
 8004baa:	623b      	str	r3, [r7, #32]
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	00da      	lsls	r2, r3, #3
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004bba:	61fb      	str	r3, [r7, #28]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	881b      	ldrh	r3, [r3, #0]
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	801a      	strh	r2, [r3, #0]
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	881b      	ldrh	r3, [r3, #0]
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	801a      	strh	r2, [r3, #0]
 8004be0:	e017      	b.n	8004c12 <HAL_PCD_EP_DB_Transmit+0x186>
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	785b      	ldrb	r3, [r3, #1]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d113      	bne.n	8004c12 <HAL_PCD_EP_DB_Transmit+0x186>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf8:	4413      	add	r3, r2
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	00da      	lsls	r2, r3, #3
 8004c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c04:	4413      	add	r3, r2
 8004c06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0e:	2200      	movs	r2, #0
 8004c10:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	78db      	ldrb	r3, [r3, #3]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d123      	bne.n	8004c62 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4413      	add	r3, r2
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c34:	837b      	strh	r3, [r7, #26]
 8004c36:	8b7b      	ldrh	r3, [r7, #26]
 8004c38:	f083 0320 	eor.w	r3, r3, #32
 8004c3c:	837b      	strh	r3, [r7, #26]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	441a      	add	r2, r3
 8004c4c:	8b7b      	ldrh	r3, [r7, #26]
 8004c4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	4619      	mov	r1, r3
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f007 fd9a 	bl	800c7a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004c6e:	88fb      	ldrh	r3, [r7, #6]
 8004c70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01f      	beq.n	8004cb8 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	881b      	ldrh	r3, [r3, #0]
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c92:	833b      	strh	r3, [r7, #24]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	441a      	add	r2, r3
 8004ca2:	8b3b      	ldrh	r3, [r7, #24]
 8004ca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	e31f      	b.n	80052fc <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004cbc:	88fb      	ldrh	r3, [r7, #6]
 8004cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d021      	beq.n	8004d0a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	881b      	ldrh	r3, [r3, #0]
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	461a      	mov	r2, r3
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	441a      	add	r2, r3
 8004cf2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004cf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	f040 82ca 	bne.w	80052aa <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	695a      	ldr	r2, [r3, #20]
 8004d1a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d1e:	441a      	add	r2, r3
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	69da      	ldr	r2, [r3, #28]
 8004d28:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d2c:	441a      	add	r2, r3
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	6a1a      	ldr	r2, [r3, #32]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d309      	bcc.n	8004d52 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	6a1a      	ldr	r2, [r3, #32]
 8004d48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d4a:	1ad2      	subs	r2, r2, r3
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	621a      	str	r2, [r3, #32]
 8004d50:	e015      	b.n	8004d7e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	6a1b      	ldr	r3, [r3, #32]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d107      	bne.n	8004d6a <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004d5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004d68:	e009      	b.n	8004d7e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	785b      	ldrb	r3, [r3, #1]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d15f      	bne.n	8004e46 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	461a      	mov	r2, r3
 8004d98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d9a:	4413      	add	r3, r2
 8004d9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	00da      	lsls	r2, r3, #3
 8004da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da6:	4413      	add	r3, r2
 8004da8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db0:	881b      	ldrh	r3, [r3, #0]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dbc:	801a      	strh	r2, [r3, #0]
 8004dbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <HAL_PCD_EP_DB_Transmit+0x34e>
 8004dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc6:	881b      	ldrh	r3, [r3, #0]
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dd6:	801a      	strh	r2, [r3, #0]
 8004dd8:	e051      	b.n	8004e7e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004dda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ddc:	2b3e      	cmp	r3, #62	@ 0x3e
 8004dde:	d816      	bhi.n	8004e0e <HAL_PCD_EP_DB_Transmit+0x382>
 8004de0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004de2:	085b      	lsrs	r3, r3, #1
 8004de4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004de6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004df0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004df2:	3301      	adds	r3, #1
 8004df4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004df8:	881b      	ldrh	r3, [r3, #0]
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	029b      	lsls	r3, r3, #10
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	4313      	orrs	r3, r2
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e0a:	801a      	strh	r2, [r3, #0]
 8004e0c:	e037      	b.n	8004e7e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004e0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e10:	095b      	lsrs	r3, r3, #5
 8004e12:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e16:	f003 031f 	and.w	r3, r3, #31
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d102      	bne.n	8004e24 <HAL_PCD_EP_DB_Transmit+0x398>
 8004e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e20:	3b01      	subs	r3, #1
 8004e22:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e26:	881b      	ldrh	r3, [r3, #0]
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	029b      	lsls	r3, r3, #10
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e42:	801a      	strh	r2, [r3, #0]
 8004e44:	e01b      	b.n	8004e7e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	785b      	ldrb	r3, [r3, #1]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d117      	bne.n	8004e7e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	461a      	mov	r2, r3
 8004e60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e62:	4413      	add	r3, r2
 8004e64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	00da      	lsls	r2, r3, #3
 8004e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e6e:	4413      	add	r3, r2
 8004e70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e7c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6818      	ldr	r0, [r3, #0]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	6959      	ldr	r1, [r3, #20]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	891a      	ldrh	r2, [r3, #8]
 8004e8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	f005 fcd2 	bl	800a836 <USB_WritePMA>
 8004e92:	e20a      	b.n	80052aa <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4413      	add	r3, r2
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	6812      	ldr	r2, [r2, #0]
 8004eac:	4413      	add	r3, r2
 8004eae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004eb8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	699a      	ldr	r2, [r3, #24]
 8004ec0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d307      	bcc.n	8004ed8 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	699a      	ldr	r2, [r3, #24]
 8004ecc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ed0:	1ad2      	subs	r2, r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	619a      	str	r2, [r3, #24]
 8004ed6:	e002      	b.n	8004ede <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2200      	movs	r2, #0
 8004edc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f040 80f6 	bne.w	80050d4 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	785b      	ldrb	r3, [r3, #1]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d126      	bne.n	8004f3e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	461a      	mov	r2, r3
 8004f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f04:	4413      	add	r3, r2
 8004f06:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	00da      	lsls	r2, r3, #3
 8004f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f10:	4413      	add	r3, r2
 8004f12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004f16:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f1a:	881b      	ldrh	r3, [r3, #0]
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f26:	801a      	strh	r2, [r3, #0]
 8004f28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f3a:	801a      	strh	r2, [r3, #0]
 8004f3c:	e01a      	b.n	8004f74 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	785b      	ldrb	r3, [r3, #1]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d116      	bne.n	8004f74 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	461a      	mov	r2, r3
 8004f58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f5a:	4413      	add	r3, r2
 8004f5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	00da      	lsls	r2, r3, #3
 8004f64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f66:	4413      	add	r3, r2
 8004f68:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004f6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f70:	2200      	movs	r2, #0
 8004f72:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	785b      	ldrb	r3, [r3, #1]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d12f      	bne.n	8004fe4 <HAL_PCD_EP_DB_Transmit+0x558>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f9c:	4413      	add	r3, r2
 8004f9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	00da      	lsls	r2, r3, #3
 8004fa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fac:	4413      	add	r3, r2
 8004fae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004fb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fba:	881b      	ldrh	r3, [r3, #0]
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fc8:	801a      	strh	r2, [r3, #0]
 8004fca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fce:	881b      	ldrh	r3, [r3, #0]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fe0:	801a      	strh	r2, [r3, #0]
 8004fe2:	e01c      	b.n	800501e <HAL_PCD_EP_DB_Transmit+0x592>
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	785b      	ldrb	r3, [r3, #1]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d118      	bne.n	800501e <HAL_PCD_EP_DB_Transmit+0x592>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	00da      	lsls	r2, r3, #3
 8005008:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800500c:	4413      	add	r3, r2
 800500e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005012:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005016:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800501a:	2200      	movs	r2, #0
 800501c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	78db      	ldrb	r3, [r3, #3]
 8005022:	2b02      	cmp	r3, #2
 8005024:	d127      	bne.n	8005076 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	461a      	mov	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800503c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005040:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005044:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005048:	f083 0320 	eor.w	r3, r3, #32
 800504c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005062:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005066:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800506a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800506e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005072:	b29b      	uxth	r3, r3
 8005074:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	4619      	mov	r1, r3
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f007 fb90 	bl	800c7a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d121      	bne.n	80050d0 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	461a      	mov	r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	881b      	ldrh	r3, [r3, #0]
 800509c:	b29b      	uxth	r3, r3
 800509e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050a6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	461a      	mov	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	441a      	add	r2, r3
 80050b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80050bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80050d0:	2300      	movs	r3, #0
 80050d2:	e113      	b.n	80052fc <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d121      	bne.n	8005122 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	461a      	mov	r2, r3
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800510e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005112:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005116:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800511a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800511e:	b29b      	uxth	r3, r3
 8005120:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005128:	2b01      	cmp	r3, #1
 800512a:	f040 80be 	bne.w	80052aa <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	695a      	ldr	r2, [r3, #20]
 8005132:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005136:	441a      	add	r2, r3
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	69da      	ldr	r2, [r3, #28]
 8005140:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005144:	441a      	add	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	6a1a      	ldr	r2, [r3, #32]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	429a      	cmp	r2, r3
 8005154:	d309      	bcc.n	800516a <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	6a1a      	ldr	r2, [r3, #32]
 8005160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005162:	1ad2      	subs	r2, r2, r3
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	621a      	str	r2, [r3, #32]
 8005168:	e015      	b.n	8005196 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d107      	bne.n	8005182 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8005172:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005176:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005180:	e009      	b.n	8005196 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2200      	movs	r2, #0
 800518c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	785b      	ldrb	r3, [r3, #1]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d15f      	bne.n	8005264 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	461a      	mov	r2, r3
 80051b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051b8:	4413      	add	r3, r2
 80051ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	00da      	lsls	r2, r3, #3
 80051c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051c4:	4413      	add	r3, r2
 80051c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80051ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80051cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051da:	801a      	strh	r2, [r3, #0]
 80051dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10a      	bne.n	80051f8 <HAL_PCD_EP_DB_Transmit+0x76c>
 80051e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051f4:	801a      	strh	r2, [r3, #0]
 80051f6:	e04e      	b.n	8005296 <HAL_PCD_EP_DB_Transmit+0x80a>
 80051f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80051fc:	d816      	bhi.n	800522c <HAL_PCD_EP_DB_Transmit+0x7a0>
 80051fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005200:	085b      	lsrs	r3, r3, #1
 8005202:	663b      	str	r3, [r7, #96]	@ 0x60
 8005204:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <HAL_PCD_EP_DB_Transmit+0x788>
 800520e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005210:	3301      	adds	r3, #1
 8005212:	663b      	str	r3, [r7, #96]	@ 0x60
 8005214:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005216:	881b      	ldrh	r3, [r3, #0]
 8005218:	b29a      	uxth	r2, r3
 800521a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800521c:	b29b      	uxth	r3, r3
 800521e:	029b      	lsls	r3, r3, #10
 8005220:	b29b      	uxth	r3, r3
 8005222:	4313      	orrs	r3, r2
 8005224:	b29a      	uxth	r2, r3
 8005226:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005228:	801a      	strh	r2, [r3, #0]
 800522a:	e034      	b.n	8005296 <HAL_PCD_EP_DB_Transmit+0x80a>
 800522c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	663b      	str	r3, [r7, #96]	@ 0x60
 8005232:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005234:	f003 031f 	and.w	r3, r3, #31
 8005238:	2b00      	cmp	r3, #0
 800523a:	d102      	bne.n	8005242 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800523c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800523e:	3b01      	subs	r3, #1
 8005240:	663b      	str	r3, [r7, #96]	@ 0x60
 8005242:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005244:	881b      	ldrh	r3, [r3, #0]
 8005246:	b29a      	uxth	r2, r3
 8005248:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800524a:	b29b      	uxth	r3, r3
 800524c:	029b      	lsls	r3, r3, #10
 800524e:	b29b      	uxth	r3, r3
 8005250:	4313      	orrs	r3, r2
 8005252:	b29b      	uxth	r3, r3
 8005254:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005258:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800525c:	b29a      	uxth	r2, r3
 800525e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005260:	801a      	strh	r2, [r3, #0]
 8005262:	e018      	b.n	8005296 <HAL_PCD_EP_DB_Transmit+0x80a>
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	785b      	ldrb	r3, [r3, #1]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d114      	bne.n	8005296 <HAL_PCD_EP_DB_Transmit+0x80a>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005274:	b29b      	uxth	r3, r3
 8005276:	461a      	mov	r2, r3
 8005278:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800527a:	4413      	add	r3, r2
 800527c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	00da      	lsls	r2, r3, #3
 8005284:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005286:	4413      	add	r3, r2
 8005288:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800528c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800528e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005290:	b29a      	uxth	r2, r3
 8005292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005294:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6818      	ldr	r0, [r3, #0]
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	6959      	ldr	r1, [r3, #20]
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	895a      	ldrh	r2, [r3, #10]
 80052a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	f005 fac6 	bl	800a836 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	881b      	ldrh	r3, [r3, #0]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052c4:	82fb      	strh	r3, [r7, #22]
 80052c6:	8afb      	ldrh	r3, [r7, #22]
 80052c8:	f083 0310 	eor.w	r3, r3, #16
 80052cc:	82fb      	strh	r3, [r7, #22]
 80052ce:	8afb      	ldrh	r3, [r7, #22]
 80052d0:	f083 0320 	eor.w	r3, r3, #32
 80052d4:	82fb      	strh	r3, [r7, #22]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	441a      	add	r2, r3
 80052e4:	8afb      	ldrh	r3, [r7, #22]
 80052e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3798      	adds	r7, #152	@ 0x98
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	607b      	str	r3, [r7, #4]
 800530e:	460b      	mov	r3, r1
 8005310:	817b      	strh	r3, [r7, #10]
 8005312:	4613      	mov	r3, r2
 8005314:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005316:	897b      	ldrh	r3, [r7, #10]
 8005318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00b      	beq.n	800533a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005322:	897b      	ldrh	r3, [r7, #10]
 8005324:	f003 0207 	and.w	r2, r3, #7
 8005328:	4613      	mov	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4413      	add	r3, r2
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	3310      	adds	r3, #16
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	4413      	add	r3, r2
 8005336:	617b      	str	r3, [r7, #20]
 8005338:	e009      	b.n	800534e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800533a:	897a      	ldrh	r2, [r7, #10]
 800533c:	4613      	mov	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	00db      	lsls	r3, r3, #3
 8005344:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4413      	add	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800534e:	893b      	ldrh	r3, [r7, #8]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d107      	bne.n	8005364 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	2200      	movs	r2, #0
 8005358:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	b29a      	uxth	r2, r3
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	80da      	strh	r2, [r3, #6]
 8005362:	e00b      	b.n	800537c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	2201      	movs	r2, #1
 8005368:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	b29a      	uxth	r2, r3
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	0c1b      	lsrs	r3, r3, #16
 8005376:	b29a      	uxth	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800538a:	b480      	push	{r7}
 800538c:	b085      	sub	sp, #20
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	f043 0301 	orr.w	r3, r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	f043 0302 	orr.w	r3, r3, #2
 80053c8:	b29a      	uxth	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
	...

080053e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d141      	bne.n	8005472 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053ee:	4b4b      	ldr	r3, [pc, #300]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053fa:	d131      	bne.n	8005460 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053fc:	4b47      	ldr	r3, [pc, #284]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005402:	4a46      	ldr	r2, [pc, #280]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800540c:	4b43      	ldr	r3, [pc, #268]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005414:	4a41      	ldr	r2, [pc, #260]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005416:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800541a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800541c:	4b40      	ldr	r3, [pc, #256]	@ (8005520 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2232      	movs	r2, #50	@ 0x32
 8005422:	fb02 f303 	mul.w	r3, r2, r3
 8005426:	4a3f      	ldr	r2, [pc, #252]	@ (8005524 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005428:	fba2 2303 	umull	r2, r3, r2, r3
 800542c:	0c9b      	lsrs	r3, r3, #18
 800542e:	3301      	adds	r3, #1
 8005430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005432:	e002      	b.n	800543a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	3b01      	subs	r3, #1
 8005438:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800543a:	4b38      	ldr	r3, [pc, #224]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005446:	d102      	bne.n	800544e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1f2      	bne.n	8005434 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800544e:	4b33      	ldr	r3, [pc, #204]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800545a:	d158      	bne.n	800550e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e057      	b.n	8005510 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005460:	4b2e      	ldr	r3, [pc, #184]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005466:	4a2d      	ldr	r2, [pc, #180]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800546c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005470:	e04d      	b.n	800550e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005478:	d141      	bne.n	80054fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800547a:	4b28      	ldr	r3, [pc, #160]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005486:	d131      	bne.n	80054ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005488:	4b24      	ldr	r3, [pc, #144]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800548a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800548e:	4a23      	ldr	r2, [pc, #140]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005494:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005498:	4b20      	ldr	r3, [pc, #128]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054a0:	4a1e      	ldr	r2, [pc, #120]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005520 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2232      	movs	r2, #50	@ 0x32
 80054ae:	fb02 f303 	mul.w	r3, r2, r3
 80054b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005524 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80054b4:	fba2 2303 	umull	r2, r3, r2, r3
 80054b8:	0c9b      	lsrs	r3, r3, #18
 80054ba:	3301      	adds	r3, #1
 80054bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054be:	e002      	b.n	80054c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054c6:	4b15      	ldr	r3, [pc, #84]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054d2:	d102      	bne.n	80054da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1f2      	bne.n	80054c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054da:	4b10      	ldr	r3, [pc, #64]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e6:	d112      	bne.n	800550e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e011      	b.n	8005510 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054ec:	4b0b      	ldr	r3, [pc, #44]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054f2:	4a0a      	ldr	r2, [pc, #40]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054fc:	e007      	b.n	800550e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054fe:	4b07      	ldr	r3, [pc, #28]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005506:	4a05      	ldr	r2, [pc, #20]	@ (800551c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005508:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800550c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	40007000 	.word	0x40007000
 8005520:	20000000 	.word	0x20000000
 8005524:	431bde83 	.word	0x431bde83

08005528 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005528:	b480      	push	{r7}
 800552a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	4a04      	ldr	r2, [pc, #16]	@ (8005544 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005536:	6093      	str	r3, [r2, #8]
}
 8005538:	bf00      	nop
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	40007000 	.word	0x40007000

08005548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e2fe      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d075      	beq.n	8005652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005566:	4b97      	ldr	r3, [pc, #604]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 030c 	and.w	r3, r3, #12
 800556e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005570:	4b94      	ldr	r3, [pc, #592]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	2b0c      	cmp	r3, #12
 800557e:	d102      	bne.n	8005586 <HAL_RCC_OscConfig+0x3e>
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2b03      	cmp	r3, #3
 8005584:	d002      	beq.n	800558c <HAL_RCC_OscConfig+0x44>
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	2b08      	cmp	r3, #8
 800558a:	d10b      	bne.n	80055a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800558c:	4b8d      	ldr	r3, [pc, #564]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d05b      	beq.n	8005650 <HAL_RCC_OscConfig+0x108>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d157      	bne.n	8005650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e2d9      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ac:	d106      	bne.n	80055bc <HAL_RCC_OscConfig+0x74>
 80055ae:	4b85      	ldr	r3, [pc, #532]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a84      	ldr	r2, [pc, #528]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	e01d      	b.n	80055f8 <HAL_RCC_OscConfig+0xb0>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055c4:	d10c      	bne.n	80055e0 <HAL_RCC_OscConfig+0x98>
 80055c6:	4b7f      	ldr	r3, [pc, #508]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a7e      	ldr	r2, [pc, #504]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	4b7c      	ldr	r3, [pc, #496]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a7b      	ldr	r2, [pc, #492]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	e00b      	b.n	80055f8 <HAL_RCC_OscConfig+0xb0>
 80055e0:	4b78      	ldr	r3, [pc, #480]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a77      	ldr	r2, [pc, #476]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	4b75      	ldr	r3, [pc, #468]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a74      	ldr	r2, [pc, #464]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80055f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d013      	beq.n	8005628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005600:	f7fd f948 	bl	8002894 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005608:	f7fd f944 	bl	8002894 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b64      	cmp	r3, #100	@ 0x64
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e29e      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800561a:	4b6a      	ldr	r3, [pc, #424]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0xc0>
 8005626:	e014      	b.n	8005652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005628:	f7fd f934 	bl	8002894 <HAL_GetTick>
 800562c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005630:	f7fd f930 	bl	8002894 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b64      	cmp	r3, #100	@ 0x64
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e28a      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005642:	4b60      	ldr	r3, [pc, #384]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f0      	bne.n	8005630 <HAL_RCC_OscConfig+0xe8>
 800564e:	e000      	b.n	8005652 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d075      	beq.n	800574a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800565e:	4b59      	ldr	r3, [pc, #356]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 030c 	and.w	r3, r3, #12
 8005666:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005668:	4b56      	ldr	r3, [pc, #344]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	2b0c      	cmp	r3, #12
 8005676:	d102      	bne.n	800567e <HAL_RCC_OscConfig+0x136>
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	2b02      	cmp	r3, #2
 800567c:	d002      	beq.n	8005684 <HAL_RCC_OscConfig+0x13c>
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2b04      	cmp	r3, #4
 8005682:	d11f      	bne.n	80056c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005684:	4b4f      	ldr	r3, [pc, #316]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_RCC_OscConfig+0x154>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e25d      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569c:	4b49      	ldr	r3, [pc, #292]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	061b      	lsls	r3, r3, #24
 80056aa:	4946      	ldr	r1, [pc, #280]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056b0:	4b45      	ldr	r3, [pc, #276]	@ (80057c8 <HAL_RCC_OscConfig+0x280>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fd f8a1 	bl	80027fc <HAL_InitTick>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d043      	beq.n	8005748 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e249      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d023      	beq.n	8005714 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056cc:	4b3d      	ldr	r3, [pc, #244]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a3c      	ldr	r2, [pc, #240]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80056d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d8:	f7fd f8dc 	bl	8002894 <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056e0:	f7fd f8d8 	bl	8002894 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e232      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056f2:	4b34      	ldr	r3, [pc, #208]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d0f0      	beq.n	80056e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056fe:	4b31      	ldr	r3, [pc, #196]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	061b      	lsls	r3, r3, #24
 800570c:	492d      	ldr	r1, [pc, #180]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800570e:	4313      	orrs	r3, r2
 8005710:	604b      	str	r3, [r1, #4]
 8005712:	e01a      	b.n	800574a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005714:	4b2b      	ldr	r3, [pc, #172]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a2a      	ldr	r2, [pc, #168]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800571a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800571e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005720:	f7fd f8b8 	bl	8002894 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005728:	f7fd f8b4 	bl	8002894 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e20e      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800573a:	4b22      	ldr	r3, [pc, #136]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1f0      	bne.n	8005728 <HAL_RCC_OscConfig+0x1e0>
 8005746:	e000      	b.n	800574a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005748:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b00      	cmp	r3, #0
 8005754:	d041      	beq.n	80057da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d01c      	beq.n	8005798 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800575e:	4b19      	ldr	r3, [pc, #100]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005764:	4a17      	ldr	r2, [pc, #92]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 8005766:	f043 0301 	orr.w	r3, r3, #1
 800576a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576e:	f7fd f891 	bl	8002894 <HAL_GetTick>
 8005772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005774:	e008      	b.n	8005788 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005776:	f7fd f88d 	bl	8002894 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e1e7      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005788:	4b0e      	ldr	r3, [pc, #56]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800578a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0ef      	beq.n	8005776 <HAL_RCC_OscConfig+0x22e>
 8005796:	e020      	b.n	80057da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005798:	4b0a      	ldr	r3, [pc, #40]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 800579a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800579e:	4a09      	ldr	r2, [pc, #36]	@ (80057c4 <HAL_RCC_OscConfig+0x27c>)
 80057a0:	f023 0301 	bic.w	r3, r3, #1
 80057a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a8:	f7fd f874 	bl	8002894 <HAL_GetTick>
 80057ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057ae:	e00d      	b.n	80057cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057b0:	f7fd f870 	bl	8002894 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d906      	bls.n	80057cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e1ca      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
 80057c2:	bf00      	nop
 80057c4:	40021000 	.word	0x40021000
 80057c8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057cc:	4b8c      	ldr	r3, [pc, #560]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80057ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1ea      	bne.n	80057b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 80a6 	beq.w	8005934 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057e8:	2300      	movs	r3, #0
 80057ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057ec:	4b84      	ldr	r3, [pc, #528]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80057ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <HAL_RCC_OscConfig+0x2b4>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <HAL_RCC_OscConfig+0x2b6>
 80057fc:	2300      	movs	r3, #0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00d      	beq.n	800581e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005802:	4b7f      	ldr	r3, [pc, #508]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005806:	4a7e      	ldr	r2, [pc, #504]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800580c:	6593      	str	r3, [r2, #88]	@ 0x58
 800580e:	4b7c      	ldr	r3, [pc, #496]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005816:	60fb      	str	r3, [r7, #12]
 8005818:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800581a:	2301      	movs	r3, #1
 800581c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800581e:	4b79      	ldr	r3, [pc, #484]	@ (8005a04 <HAL_RCC_OscConfig+0x4bc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005826:	2b00      	cmp	r3, #0
 8005828:	d118      	bne.n	800585c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800582a:	4b76      	ldr	r3, [pc, #472]	@ (8005a04 <HAL_RCC_OscConfig+0x4bc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a75      	ldr	r2, [pc, #468]	@ (8005a04 <HAL_RCC_OscConfig+0x4bc>)
 8005830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005836:	f7fd f82d 	bl	8002894 <HAL_GetTick>
 800583a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800583e:	f7fd f829 	bl	8002894 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e183      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005850:	4b6c      	ldr	r3, [pc, #432]	@ (8005a04 <HAL_RCC_OscConfig+0x4bc>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0f0      	beq.n	800583e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d108      	bne.n	8005876 <HAL_RCC_OscConfig+0x32e>
 8005864:	4b66      	ldr	r3, [pc, #408]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586a:	4a65      	ldr	r2, [pc, #404]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 800586c:	f043 0301 	orr.w	r3, r3, #1
 8005870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005874:	e024      	b.n	80058c0 <HAL_RCC_OscConfig+0x378>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	2b05      	cmp	r3, #5
 800587c:	d110      	bne.n	80058a0 <HAL_RCC_OscConfig+0x358>
 800587e:	4b60      	ldr	r3, [pc, #384]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005884:	4a5e      	ldr	r2, [pc, #376]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005886:	f043 0304 	orr.w	r3, r3, #4
 800588a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800588e:	4b5c      	ldr	r3, [pc, #368]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005894:	4a5a      	ldr	r2, [pc, #360]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800589e:	e00f      	b.n	80058c0 <HAL_RCC_OscConfig+0x378>
 80058a0:	4b57      	ldr	r3, [pc, #348]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a6:	4a56      	ldr	r2, [pc, #344]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80058a8:	f023 0301 	bic.w	r3, r3, #1
 80058ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80058b0:	4b53      	ldr	r3, [pc, #332]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80058b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b6:	4a52      	ldr	r2, [pc, #328]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80058b8:	f023 0304 	bic.w	r3, r3, #4
 80058bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d016      	beq.n	80058f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c8:	f7fc ffe4 	bl	8002894 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058ce:	e00a      	b.n	80058e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d0:	f7fc ffe0 	bl	8002894 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058de:	4293      	cmp	r3, r2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e138      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058e6:	4b46      	ldr	r3, [pc, #280]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80058e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d0ed      	beq.n	80058d0 <HAL_RCC_OscConfig+0x388>
 80058f4:	e015      	b.n	8005922 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f6:	f7fc ffcd 	bl	8002894 <HAL_GetTick>
 80058fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058fc:	e00a      	b.n	8005914 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058fe:	f7fc ffc9 	bl	8002894 <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	1ad3      	subs	r3, r2, r3
 8005908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590c:	4293      	cmp	r3, r2
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e121      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005914:	4b3a      	ldr	r3, [pc, #232]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1ed      	bne.n	80058fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005922:	7ffb      	ldrb	r3, [r7, #31]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d105      	bne.n	8005934 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005928:	4b35      	ldr	r3, [pc, #212]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 800592a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800592c:	4a34      	ldr	r2, [pc, #208]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 800592e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005932:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0320 	and.w	r3, r3, #32
 800593c:	2b00      	cmp	r3, #0
 800593e:	d03c      	beq.n	80059ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d01c      	beq.n	8005982 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005948:	4b2d      	ldr	r3, [pc, #180]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 800594a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800594e:	4a2c      	ldr	r2, [pc, #176]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005950:	f043 0301 	orr.w	r3, r3, #1
 8005954:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005958:	f7fc ff9c 	bl	8002894 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800595e:	e008      	b.n	8005972 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005960:	f7fc ff98 	bl	8002894 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e0f2      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005972:	4b23      	ldr	r3, [pc, #140]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0ef      	beq.n	8005960 <HAL_RCC_OscConfig+0x418>
 8005980:	e01b      	b.n	80059ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005982:	4b1f      	ldr	r3, [pc, #124]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 8005984:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005988:	4a1d      	ldr	r2, [pc, #116]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005992:	f7fc ff7f 	bl	8002894 <HAL_GetTick>
 8005996:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005998:	e008      	b.n	80059ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800599a:	f7fc ff7b 	bl	8002894 <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d901      	bls.n	80059ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e0d5      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80059ac:	4b14      	ldr	r3, [pc, #80]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80059ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1ef      	bne.n	800599a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 80c9 	beq.w	8005b56 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 030c 	and.w	r3, r3, #12
 80059cc:	2b0c      	cmp	r3, #12
 80059ce:	f000 8083 	beq.w	8005ad8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d15e      	bne.n	8005a98 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059da:	4b09      	ldr	r3, [pc, #36]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a08      	ldr	r2, [pc, #32]	@ (8005a00 <HAL_RCC_OscConfig+0x4b8>)
 80059e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e6:	f7fc ff55 	bl	8002894 <HAL_GetTick>
 80059ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ec:	e00c      	b.n	8005a08 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ee:	f7fc ff51 	bl	8002894 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d905      	bls.n	8005a08 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e0ab      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
 8005a00:	40021000 	.word	0x40021000
 8005a04:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a08:	4b55      	ldr	r3, [pc, #340]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1ec      	bne.n	80059ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a14:	4b52      	ldr	r3, [pc, #328]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	4b52      	ldr	r3, [pc, #328]	@ (8005b64 <HAL_RCC_OscConfig+0x61c>)
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	6a11      	ldr	r1, [r2, #32]
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a24:	3a01      	subs	r2, #1
 8005a26:	0112      	lsls	r2, r2, #4
 8005a28:	4311      	orrs	r1, r2
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005a2e:	0212      	lsls	r2, r2, #8
 8005a30:	4311      	orrs	r1, r2
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005a36:	0852      	lsrs	r2, r2, #1
 8005a38:	3a01      	subs	r2, #1
 8005a3a:	0552      	lsls	r2, r2, #21
 8005a3c:	4311      	orrs	r1, r2
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005a42:	0852      	lsrs	r2, r2, #1
 8005a44:	3a01      	subs	r2, #1
 8005a46:	0652      	lsls	r2, r2, #25
 8005a48:	4311      	orrs	r1, r2
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a4e:	06d2      	lsls	r2, r2, #27
 8005a50:	430a      	orrs	r2, r1
 8005a52:	4943      	ldr	r1, [pc, #268]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a58:	4b41      	ldr	r3, [pc, #260]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a40      	ldr	r2, [pc, #256]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a62:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a64:	4b3e      	ldr	r3, [pc, #248]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	4a3d      	ldr	r2, [pc, #244]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a70:	f7fc ff10 	bl	8002894 <HAL_GetTick>
 8005a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a76:	e008      	b.n	8005a8a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a78:	f7fc ff0c 	bl	8002894 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e066      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a8a:	4b35      	ldr	r3, [pc, #212]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d0f0      	beq.n	8005a78 <HAL_RCC_OscConfig+0x530>
 8005a96:	e05e      	b.n	8005b56 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a98:	4b31      	ldr	r3, [pc, #196]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a30      	ldr	r2, [pc, #192]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005a9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa4:	f7fc fef6 	bl	8002894 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aac:	f7fc fef2 	bl	8002894 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e04c      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005abe:	4b28      	ldr	r3, [pc, #160]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1f0      	bne.n	8005aac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005aca:	4b25      	ldr	r3, [pc, #148]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	4924      	ldr	r1, [pc, #144]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005ad0:	4b25      	ldr	r3, [pc, #148]	@ (8005b68 <HAL_RCC_OscConfig+0x620>)
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	60cb      	str	r3, [r1, #12]
 8005ad6:	e03e      	b.n	8005b56 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e039      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8005b60 <HAL_RCC_OscConfig+0x618>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f003 0203 	and.w	r2, r3, #3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a1b      	ldr	r3, [r3, #32]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d12c      	bne.n	8005b52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b02:	3b01      	subs	r3, #1
 8005b04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d123      	bne.n	8005b52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b14:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d11b      	bne.n	8005b52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d113      	bne.n	8005b52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b34:	085b      	lsrs	r3, r3, #1
 8005b36:	3b01      	subs	r3, #1
 8005b38:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d109      	bne.n	8005b52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b48:	085b      	lsrs	r3, r3, #1
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d001      	beq.n	8005b56 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3720      	adds	r7, #32
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	40021000 	.word	0x40021000
 8005b64:	019f800c 	.word	0x019f800c
 8005b68:	feeefffc 	.word	0xfeeefffc

08005b6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e11e      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b84:	4b91      	ldr	r3, [pc, #580]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d910      	bls.n	8005bb4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b92:	4b8e      	ldr	r3, [pc, #568]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 020f 	bic.w	r2, r3, #15
 8005b9a:	498c      	ldr	r1, [pc, #560]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba2:	4b8a      	ldr	r3, [pc, #552]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 030f 	and.w	r3, r3, #15
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d001      	beq.n	8005bb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e106      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d073      	beq.n	8005ca8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	2b03      	cmp	r3, #3
 8005bc6:	d129      	bne.n	8005c1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bc8:	4b81      	ldr	r3, [pc, #516]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0f4      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005bd8:	f000 f99e 	bl	8005f18 <RCC_GetSysClockFreqFromPLLSource>
 8005bdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	4a7c      	ldr	r2, [pc, #496]	@ (8005dd4 <HAL_RCC_ClockConfig+0x268>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d93f      	bls.n	8005c66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005be6:	4b7a      	ldr	r3, [pc, #488]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d009      	beq.n	8005c06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d033      	beq.n	8005c66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d12f      	bne.n	8005c66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c06:	4b72      	ldr	r3, [pc, #456]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c0e:	4a70      	ldr	r2, [pc, #448]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005c16:	2380      	movs	r3, #128	@ 0x80
 8005c18:	617b      	str	r3, [r7, #20]
 8005c1a:	e024      	b.n	8005c66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d107      	bne.n	8005c34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c24:	4b6a      	ldr	r3, [pc, #424]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d109      	bne.n	8005c44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e0c6      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c34:	4b66      	ldr	r3, [pc, #408]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d101      	bne.n	8005c44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e0be      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005c44:	f000 f8ce 	bl	8005de4 <HAL_RCC_GetSysClockFreq>
 8005c48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	4a61      	ldr	r2, [pc, #388]	@ (8005dd4 <HAL_RCC_ClockConfig+0x268>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d909      	bls.n	8005c66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c52:	4b5f      	ldr	r3, [pc, #380]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c5a:	4a5d      	ldr	r2, [pc, #372]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005c62:	2380      	movs	r3, #128	@ 0x80
 8005c64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c66:	4b5a      	ldr	r3, [pc, #360]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f023 0203 	bic.w	r2, r3, #3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	4957      	ldr	r1, [pc, #348]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c78:	f7fc fe0c 	bl	8002894 <HAL_GetTick>
 8005c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7e:	e00a      	b.n	8005c96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c80:	f7fc fe08 	bl	8002894 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e095      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c96:	4b4e      	ldr	r3, [pc, #312]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 020c 	and.w	r2, r3, #12
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d1eb      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d023      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d005      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cc0:	4b43      	ldr	r3, [pc, #268]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	4a42      	ldr	r2, [pc, #264]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005cc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005cca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0308 	and.w	r3, r3, #8
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ce0:	4a3b      	ldr	r2, [pc, #236]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005ce2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ce6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ce8:	4b39      	ldr	r3, [pc, #228]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	4936      	ldr	r1, [pc, #216]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	608b      	str	r3, [r1, #8]
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	2b80      	cmp	r3, #128	@ 0x80
 8005d00:	d105      	bne.n	8005d0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005d02:	4b33      	ldr	r3, [pc, #204]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	4a32      	ldr	r2, [pc, #200]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 030f 	and.w	r3, r3, #15
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d21d      	bcs.n	8005d58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f023 020f 	bic.w	r2, r3, #15
 8005d24:	4929      	ldr	r1, [pc, #164]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d2c:	f7fc fdb2 	bl	8002894 <HAL_GetTick>
 8005d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d32:	e00a      	b.n	8005d4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d34:	f7fc fdae 	bl	8002894 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e03b      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d4a:	4b20      	ldr	r3, [pc, #128]	@ (8005dcc <HAL_RCC_ClockConfig+0x260>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	683a      	ldr	r2, [r7, #0]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d1ed      	bne.n	8005d34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0304 	and.w	r3, r3, #4
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d008      	beq.n	8005d76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d64:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	4917      	ldr	r1, [pc, #92]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d009      	beq.n	8005d96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d82:	4b13      	ldr	r3, [pc, #76]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	490f      	ldr	r1, [pc, #60]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d96:	f000 f825 	bl	8005de4 <HAL_RCC_GetSysClockFreq>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd0 <HAL_RCC_ClockConfig+0x264>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	091b      	lsrs	r3, r3, #4
 8005da2:	f003 030f 	and.w	r3, r3, #15
 8005da6:	490c      	ldr	r1, [pc, #48]	@ (8005dd8 <HAL_RCC_ClockConfig+0x26c>)
 8005da8:	5ccb      	ldrb	r3, [r1, r3]
 8005daa:	f003 031f 	and.w	r3, r3, #31
 8005dae:	fa22 f303 	lsr.w	r3, r2, r3
 8005db2:	4a0a      	ldr	r2, [pc, #40]	@ (8005ddc <HAL_RCC_ClockConfig+0x270>)
 8005db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005db6:	4b0a      	ldr	r3, [pc, #40]	@ (8005de0 <HAL_RCC_ClockConfig+0x274>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7fc fd1e 	bl	80027fc <HAL_InitTick>
 8005dc0:	4603      	mov	r3, r0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40022000 	.word	0x40022000
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	04c4b400 	.word	0x04c4b400
 8005dd8:	0800cdb4 	.word	0x0800cdb4
 8005ddc:	20000000 	.word	0x20000000
 8005de0:	20000008 	.word	0x20000008

08005de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b087      	sub	sp, #28
 8005de8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005dea:	4b2c      	ldr	r3, [pc, #176]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 030c 	and.w	r3, r3, #12
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d102      	bne.n	8005dfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005df6:	4b2a      	ldr	r3, [pc, #168]	@ (8005ea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	e047      	b.n	8005e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005dfc:	4b27      	ldr	r3, [pc, #156]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 030c 	and.w	r3, r3, #12
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d102      	bne.n	8005e0e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e08:	4b26      	ldr	r3, [pc, #152]	@ (8005ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e0a:	613b      	str	r3, [r7, #16]
 8005e0c:	e03e      	b.n	8005e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005e0e:	4b23      	ldr	r3, [pc, #140]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b0c      	cmp	r3, #12
 8005e18:	d136      	bne.n	8005e88 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e1a:	4b20      	ldr	r3, [pc, #128]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f003 0303 	and.w	r3, r3, #3
 8005e22:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e24:	4b1d      	ldr	r3, [pc, #116]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	091b      	lsrs	r3, r3, #4
 8005e2a:	f003 030f 	and.w	r3, r3, #15
 8005e2e:	3301      	adds	r3, #1
 8005e30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d10c      	bne.n	8005e52 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e38:	4a1a      	ldr	r2, [pc, #104]	@ (8005ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e40:	4a16      	ldr	r2, [pc, #88]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e42:	68d2      	ldr	r2, [r2, #12]
 8005e44:	0a12      	lsrs	r2, r2, #8
 8005e46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	617b      	str	r3, [r7, #20]
      break;
 8005e50:	e00c      	b.n	8005e6c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e52:	4a13      	ldr	r2, [pc, #76]	@ (8005ea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e5a:	4a10      	ldr	r2, [pc, #64]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e5c:	68d2      	ldr	r2, [r2, #12]
 8005e5e:	0a12      	lsrs	r2, r2, #8
 8005e60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e64:	fb02 f303 	mul.w	r3, r2, r3
 8005e68:	617b      	str	r3, [r7, #20]
      break;
 8005e6a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	0e5b      	lsrs	r3, r3, #25
 8005e72:	f003 0303 	and.w	r3, r3, #3
 8005e76:	3301      	adds	r3, #1
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e84:	613b      	str	r3, [r7, #16]
 8005e86:	e001      	b.n	8005e8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e8c:	693b      	ldr	r3, [r7, #16]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	00f42400 	.word	0x00f42400
 8005ea4:	007a1200 	.word	0x007a1200

08005ea8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005eac:	4b03      	ldr	r3, [pc, #12]	@ (8005ebc <HAL_RCC_GetHCLKFreq+0x14>)
 8005eae:	681b      	ldr	r3, [r3, #0]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	20000000 	.word	0x20000000

08005ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ec4:	f7ff fff0 	bl	8005ea8 <HAL_RCC_GetHCLKFreq>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	0a1b      	lsrs	r3, r3, #8
 8005ed0:	f003 0307 	and.w	r3, r3, #7
 8005ed4:	4904      	ldr	r1, [pc, #16]	@ (8005ee8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ed6:	5ccb      	ldrb	r3, [r1, r3]
 8005ed8:	f003 031f 	and.w	r3, r3, #31
 8005edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	40021000 	.word	0x40021000
 8005ee8:	0800cdc4 	.word	0x0800cdc4

08005eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ef0:	f7ff ffda 	bl	8005ea8 <HAL_RCC_GetHCLKFreq>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	4b06      	ldr	r3, [pc, #24]	@ (8005f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	0adb      	lsrs	r3, r3, #11
 8005efc:	f003 0307 	and.w	r3, r3, #7
 8005f00:	4904      	ldr	r1, [pc, #16]	@ (8005f14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f02:	5ccb      	ldrb	r3, [r1, r3]
 8005f04:	f003 031f 	and.w	r3, r3, #31
 8005f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	40021000 	.word	0x40021000
 8005f14:	0800cdc4 	.word	0x0800cdc4

08005f18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f003 0303 	and.w	r3, r3, #3
 8005f26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f28:	4b1b      	ldr	r3, [pc, #108]	@ (8005f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	091b      	lsrs	r3, r3, #4
 8005f2e:	f003 030f 	and.w	r3, r3, #15
 8005f32:	3301      	adds	r3, #1
 8005f34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d10c      	bne.n	8005f56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f3c:	4a17      	ldr	r2, [pc, #92]	@ (8005f9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f44:	4a14      	ldr	r2, [pc, #80]	@ (8005f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f46:	68d2      	ldr	r2, [r2, #12]
 8005f48:	0a12      	lsrs	r2, r2, #8
 8005f4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f4e:	fb02 f303 	mul.w	r3, r2, r3
 8005f52:	617b      	str	r3, [r7, #20]
    break;
 8005f54:	e00c      	b.n	8005f70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f56:	4a12      	ldr	r2, [pc, #72]	@ (8005fa0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8005f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f60:	68d2      	ldr	r2, [r2, #12]
 8005f62:	0a12      	lsrs	r2, r2, #8
 8005f64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f68:	fb02 f303 	mul.w	r3, r2, r3
 8005f6c:	617b      	str	r3, [r7, #20]
    break;
 8005f6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f70:	4b09      	ldr	r3, [pc, #36]	@ (8005f98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	0e5b      	lsrs	r3, r3, #25
 8005f76:	f003 0303 	and.w	r3, r3, #3
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005f8a:	687b      	ldr	r3, [r7, #4]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	007a1200 	.word	0x007a1200
 8005fa0:	00f42400 	.word	0x00f42400

08005fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fac:	2300      	movs	r3, #0
 8005fae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 8098 	beq.w	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fc6:	4b43      	ldr	r3, [pc, #268]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10d      	bne.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fd2:	4b40      	ldr	r3, [pc, #256]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fde:	4b3d      	ldr	r3, [pc, #244]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fe6:	60bb      	str	r3, [r7, #8]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fea:	2301      	movs	r3, #1
 8005fec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fee:	4b3a      	ldr	r3, [pc, #232]	@ (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a39      	ldr	r2, [pc, #228]	@ (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ff8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ffa:	f7fc fc4b 	bl	8002894 <HAL_GetTick>
 8005ffe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006000:	e009      	b.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006002:	f7fc fc47 	bl	8002894 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d902      	bls.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	74fb      	strb	r3, [r7, #19]
        break;
 8006014:	e005      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006016:	4b30      	ldr	r3, [pc, #192]	@ (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0ef      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006022:	7cfb      	ldrb	r3, [r7, #19]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d159      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006028:	4b2a      	ldr	r3, [pc, #168]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800602a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800602e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006032:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d01e      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	429a      	cmp	r2, r3
 8006042:	d019      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006044:	4b23      	ldr	r3, [pc, #140]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800604a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006050:	4b20      	ldr	r3, [pc, #128]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006056:	4a1f      	ldr	r2, [pc, #124]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800605c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006060:	4b1c      	ldr	r3, [pc, #112]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006066:	4a1b      	ldr	r2, [pc, #108]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800606c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006070:	4a18      	ldr	r2, [pc, #96]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d016      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006082:	f7fc fc07 	bl	8002894 <HAL_GetTick>
 8006086:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006088:	e00b      	b.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800608a:	f7fc fc03 	bl	8002894 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006098:	4293      	cmp	r3, r2
 800609a:	d902      	bls.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	74fb      	strb	r3, [r7, #19]
            break;
 80060a0:	e006      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060a2:	4b0c      	ldr	r3, [pc, #48]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0ec      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80060b0:	7cfb      	ldrb	r3, [r7, #19]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060b6:	4b07      	ldr	r3, [pc, #28]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c4:	4903      	ldr	r1, [pc, #12]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060cc:	e008      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060ce:	7cfb      	ldrb	r3, [r7, #19]
 80060d0:	74bb      	strb	r3, [r7, #18]
 80060d2:	e005      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80060d4:	40021000 	.word	0x40021000
 80060d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060dc:	7cfb      	ldrb	r3, [r7, #19]
 80060de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060e0:	7c7b      	ldrb	r3, [r7, #17]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d105      	bne.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060e6:	4ba7      	ldr	r3, [pc, #668]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ea:	4aa6      	ldr	r2, [pc, #664]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060fe:	4ba1      	ldr	r3, [pc, #644]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006104:	f023 0203 	bic.w	r2, r3, #3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	499d      	ldr	r1, [pc, #628]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610e:	4313      	orrs	r3, r2
 8006110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0302 	and.w	r3, r3, #2
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00a      	beq.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006120:	4b98      	ldr	r3, [pc, #608]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006126:	f023 020c 	bic.w	r2, r3, #12
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	4995      	ldr	r1, [pc, #596]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006130:	4313      	orrs	r3, r2
 8006132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0304 	and.w	r3, r3, #4
 800613e:	2b00      	cmp	r3, #0
 8006140:	d00a      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006142:	4b90      	ldr	r3, [pc, #576]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006148:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	498c      	ldr	r1, [pc, #560]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006152:	4313      	orrs	r3, r2
 8006154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00a      	beq.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006164:	4b87      	ldr	r3, [pc, #540]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	4984      	ldr	r1, [pc, #528]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006174:	4313      	orrs	r3, r2
 8006176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0310 	and.w	r3, r3, #16
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00a      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006186:	4b7f      	ldr	r3, [pc, #508]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800618c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	695b      	ldr	r3, [r3, #20]
 8006194:	497b      	ldr	r1, [pc, #492]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006196:	4313      	orrs	r3, r2
 8006198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0320 	and.w	r3, r3, #32
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00a      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061a8:	4b76      	ldr	r3, [pc, #472]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	4973      	ldr	r1, [pc, #460]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061b8:	4313      	orrs	r3, r2
 80061ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00a      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061ca:	4b6e      	ldr	r3, [pc, #440]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	69db      	ldr	r3, [r3, #28]
 80061d8:	496a      	ldr	r1, [pc, #424]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00a      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061ec:	4b65      	ldr	r3, [pc, #404]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	4962      	ldr	r1, [pc, #392]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00a      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800620e:	4b5d      	ldr	r3, [pc, #372]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006214:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621c:	4959      	ldr	r1, [pc, #356]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800621e:	4313      	orrs	r3, r2
 8006220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00a      	beq.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006230:	4b54      	ldr	r3, [pc, #336]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006232:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006236:	f023 0203 	bic.w	r2, r3, #3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623e:	4951      	ldr	r1, [pc, #324]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006240:	4313      	orrs	r3, r2
 8006242:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00a      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006252:	4b4c      	ldr	r3, [pc, #304]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006258:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006260:	4948      	ldr	r1, [pc, #288]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006262:	4313      	orrs	r3, r2
 8006264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006270:	2b00      	cmp	r3, #0
 8006272:	d015      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006274:	4b43      	ldr	r3, [pc, #268]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	4940      	ldr	r1, [pc, #256]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006284:	4313      	orrs	r3, r2
 8006286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006292:	d105      	bne.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006294:	4b3b      	ldr	r3, [pc, #236]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	4a3a      	ldr	r2, [pc, #232]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800629a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800629e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d015      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80062ac:	4b35      	ldr	r3, [pc, #212]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ba:	4932      	ldr	r1, [pc, #200]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062ca:	d105      	bne.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062cc:	4b2d      	ldr	r3, [pc, #180]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062d6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d015      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80062e4:	4b27      	ldr	r3, [pc, #156]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f2:	4924      	ldr	r1, [pc, #144]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f4:	4313      	orrs	r3, r2
 80062f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006302:	d105      	bne.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006304:	4b1f      	ldr	r3, [pc, #124]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	4a1e      	ldr	r2, [pc, #120]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800630a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800630e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d015      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800631c:	4b19      	ldr	r3, [pc, #100]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006322:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800632a:	4916      	ldr	r1, [pc, #88]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800632c:	4313      	orrs	r3, r2
 800632e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006336:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800633a:	d105      	bne.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800633c:	4b11      	ldr	r3, [pc, #68]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	4a10      	ldr	r2, [pc, #64]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006342:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006346:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006350:	2b00      	cmp	r3, #0
 8006352:	d019      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006354:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800635a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006362:	4908      	ldr	r1, [pc, #32]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006364:	4313      	orrs	r3, r2
 8006366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006372:	d109      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006374:	4b03      	ldr	r3, [pc, #12]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	4a02      	ldr	r2, [pc, #8]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800637a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800637e:	60d3      	str	r3, [r2, #12]
 8006380:	e002      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006382:	bf00      	nop
 8006384:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d015      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006394:	4b29      	ldr	r3, [pc, #164]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800639a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a2:	4926      	ldr	r1, [pc, #152]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063b2:	d105      	bne.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063b4:	4b21      	ldr	r3, [pc, #132]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4a20      	ldr	r2, [pc, #128]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063be:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d015      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80063cc:	4b1b      	ldr	r3, [pc, #108]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063da:	4918      	ldr	r1, [pc, #96]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ea:	d105      	bne.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063ec:	4b13      	ldr	r3, [pc, #76]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a12      	ldr	r2, [pc, #72]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80063f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063f6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d015      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006404:	4b0d      	ldr	r3, [pc, #52]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800640a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006412:	490a      	ldr	r1, [pc, #40]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006414:	4313      	orrs	r3, r2
 8006416:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800641e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006422:	d105      	bne.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006424:	4b05      	ldr	r3, [pc, #20]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	4a04      	ldr	r2, [pc, #16]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800642a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800642e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006430:	7cbb      	ldrb	r3, [r7, #18]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	40021000 	.word	0x40021000

08006440 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e09d      	b.n	800658e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	2b00      	cmp	r3, #0
 8006458:	d108      	bne.n	800646c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006462:	d009      	beq.n	8006478 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	61da      	str	r2, [r3, #28]
 800646a:	e005      	b.n	8006478 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7fa fc5a 	bl	8000d4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064b8:	d902      	bls.n	80064c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80064ba:	2300      	movs	r3, #0
 80064bc:	60fb      	str	r3, [r7, #12]
 80064be:	e002      	b.n	80064c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80064c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80064ce:	d007      	beq.n	80064e0 <HAL_SPI_Init+0xa0>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064d8:	d002      	beq.n	80064e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80064f0:	431a      	orrs	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	431a      	orrs	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	695b      	ldr	r3, [r3, #20]
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	431a      	orrs	r2, r3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800650e:	431a      	orrs	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006518:	431a      	orrs	r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006522:	ea42 0103 	orr.w	r1, r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	430a      	orrs	r2, r1
 8006534:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	699b      	ldr	r3, [r3, #24]
 800653a:	0c1b      	lsrs	r3, r3, #16
 800653c:	f003 0204 	and.w	r2, r3, #4
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	f003 0310 	and.w	r3, r3, #16
 8006548:	431a      	orrs	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800654e:	f003 0308 	and.w	r3, r3, #8
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800655c:	ea42 0103 	orr.w	r1, r2, r3
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	430a      	orrs	r2, r1
 800656c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	69da      	ldr	r2, [r3, #28]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800657c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b088      	sub	sp, #32
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	4613      	mov	r3, r2
 80065a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065a6:	f7fc f975 	bl	8002894 <HAL_GetTick>
 80065aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d001      	beq.n	80065c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80065bc:	2302      	movs	r3, #2
 80065be:	e15c      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d002      	beq.n	80065cc <HAL_SPI_Transmit+0x36>
 80065c6:	88fb      	ldrh	r3, [r7, #6]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e154      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d101      	bne.n	80065de <HAL_SPI_Transmit+0x48>
 80065da:	2302      	movs	r3, #2
 80065dc:	e14d      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2203      	movs	r2, #3
 80065ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	88fa      	ldrh	r2, [r7, #6]
 80065fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	88fa      	ldrh	r2, [r7, #6]
 8006604:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2200      	movs	r2, #0
 800660a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006630:	d10f      	bne.n	8006652 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006640:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006650:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800665c:	2b40      	cmp	r3, #64	@ 0x40
 800665e:	d007      	beq.n	8006670 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800666e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006678:	d952      	bls.n	8006720 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <HAL_SPI_Transmit+0xf2>
 8006682:	8b7b      	ldrh	r3, [r7, #26]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d145      	bne.n	8006714 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668c:	881a      	ldrh	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006698:	1c9a      	adds	r2, r3, #2
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80066ac:	e032      	b.n	8006714 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d112      	bne.n	80066e2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c0:	881a      	ldrh	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066cc:	1c9a      	adds	r2, r3, #2
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	3b01      	subs	r3, #1
 80066da:	b29a      	uxth	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066e0:	e018      	b.n	8006714 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066e2:	f7fc f8d7 	bl	8002894 <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d803      	bhi.n	80066fa <HAL_SPI_Transmit+0x164>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f8:	d102      	bne.n	8006700 <HAL_SPI_Transmit+0x16a>
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d109      	bne.n	8006714 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e0b2      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006718:	b29b      	uxth	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1c7      	bne.n	80066ae <HAL_SPI_Transmit+0x118>
 800671e:	e083      	b.n	8006828 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <HAL_SPI_Transmit+0x198>
 8006728:	8b7b      	ldrh	r3, [r7, #26]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d177      	bne.n	800681e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006732:	b29b      	uxth	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	d912      	bls.n	800675e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673c:	881a      	ldrh	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006748:	1c9a      	adds	r2, r3, #2
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006752:	b29b      	uxth	r3, r3
 8006754:	3b02      	subs	r3, #2
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800675c:	e05f      	b.n	800681e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	330c      	adds	r3, #12
 8006768:	7812      	ldrb	r2, [r2, #0]
 800676a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006770:	1c5a      	adds	r2, r3, #1
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800677a:	b29b      	uxth	r3, r3
 800677c:	3b01      	subs	r3, #1
 800677e:	b29a      	uxth	r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006784:	e04b      	b.n	800681e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f003 0302 	and.w	r3, r3, #2
 8006790:	2b02      	cmp	r3, #2
 8006792:	d12b      	bne.n	80067ec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006798:	b29b      	uxth	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	d912      	bls.n	80067c4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a2:	881a      	ldrh	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ae:	1c9a      	adds	r2, r3, #2
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	3b02      	subs	r3, #2
 80067bc:	b29a      	uxth	r2, r3
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067c2:	e02c      	b.n	800681e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	330c      	adds	r3, #12
 80067ce:	7812      	ldrb	r2, [r2, #0]
 80067d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	3b01      	subs	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067ea:	e018      	b.n	800681e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067ec:	f7fc f852 	bl	8002894 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d803      	bhi.n	8006804 <HAL_SPI_Transmit+0x26e>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006802:	d102      	bne.n	800680a <HAL_SPI_Transmit+0x274>
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d109      	bne.n	800681e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2201      	movs	r2, #1
 800680e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e02d      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006822:	b29b      	uxth	r3, r3
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1ae      	bne.n	8006786 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006828:	69fa      	ldr	r2, [r7, #28]
 800682a:	6839      	ldr	r1, [r7, #0]
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f000 fb65 	bl	8006efc <SPI_EndRxTxTransaction>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d002      	beq.n	800683e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2220      	movs	r2, #32
 800683c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10a      	bne.n	800685c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	617b      	str	r3, [r7, #20]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006870:	2b00      	cmp	r3, #0
 8006872:	d001      	beq.n	8006878 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e000      	b.n	800687a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006878:	2300      	movs	r3, #0
  }
}
 800687a:	4618      	mov	r0, r3
 800687c:	3720      	adds	r7, #32
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b08a      	sub	sp, #40	@ 0x28
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	607a      	str	r2, [r7, #4]
 800688e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006890:	2301      	movs	r3, #1
 8006892:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006894:	f7fb fffe 	bl	8002894 <HAL_GetTick>
 8006898:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80068a8:	887b      	ldrh	r3, [r7, #2]
 80068aa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80068ac:	887b      	ldrh	r3, [r7, #2]
 80068ae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068b0:	7ffb      	ldrb	r3, [r7, #31]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d00c      	beq.n	80068d0 <HAL_SPI_TransmitReceive+0x4e>
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068bc:	d106      	bne.n	80068cc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d102      	bne.n	80068cc <HAL_SPI_TransmitReceive+0x4a>
 80068c6:	7ffb      	ldrb	r3, [r7, #31]
 80068c8:	2b04      	cmp	r3, #4
 80068ca:	d001      	beq.n	80068d0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80068cc:	2302      	movs	r3, #2
 80068ce:	e1f3      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d005      	beq.n	80068e2 <HAL_SPI_TransmitReceive+0x60>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d002      	beq.n	80068e2 <HAL_SPI_TransmitReceive+0x60>
 80068dc:	887b      	ldrh	r3, [r7, #2]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e1e8      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d101      	bne.n	80068f4 <HAL_SPI_TransmitReceive+0x72>
 80068f0:	2302      	movs	r3, #2
 80068f2:	e1e1      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006902:	b2db      	uxtb	r3, r3
 8006904:	2b04      	cmp	r3, #4
 8006906:	d003      	beq.n	8006910 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2205      	movs	r2, #5
 800690c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	887a      	ldrh	r2, [r7, #2]
 8006920:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	887a      	ldrh	r2, [r7, #2]
 8006928:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	887a      	ldrh	r2, [r7, #2]
 8006936:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	887a      	ldrh	r2, [r7, #2]
 800693c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006952:	d802      	bhi.n	800695a <HAL_SPI_TransmitReceive+0xd8>
 8006954:	8abb      	ldrh	r3, [r7, #20]
 8006956:	2b01      	cmp	r3, #1
 8006958:	d908      	bls.n	800696c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006968:	605a      	str	r2, [r3, #4]
 800696a:	e007      	b.n	800697c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685a      	ldr	r2, [r3, #4]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800697a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006986:	2b40      	cmp	r3, #64	@ 0x40
 8006988:	d007      	beq.n	800699a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006998:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069a2:	f240 8083 	bls.w	8006aac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d002      	beq.n	80069b4 <HAL_SPI_TransmitReceive+0x132>
 80069ae:	8afb      	ldrh	r3, [r7, #22]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d16f      	bne.n	8006a94 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b8:	881a      	ldrh	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c4:	1c9a      	adds	r2, r3, #2
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	3b01      	subs	r3, #1
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069d8:	e05c      	b.n	8006a94 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d11b      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x19e>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d016      	beq.n	8006a20 <HAL_SPI_TransmitReceive+0x19e>
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d113      	bne.n	8006a20 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fc:	881a      	ldrh	r2, [r3, #0]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a08:	1c9a      	adds	r2, r3, #2
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	3b01      	subs	r3, #1
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d11c      	bne.n	8006a68 <HAL_SPI_TransmitReceive+0x1e6>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d016      	beq.n	8006a68 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a44:	b292      	uxth	r2, r2
 8006a46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4c:	1c9a      	adds	r2, r3, #2
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a64:	2301      	movs	r3, #1
 8006a66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a68:	f7fb ff14 	bl	8002894 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d80d      	bhi.n	8006a94 <HAL_SPI_TransmitReceive+0x212>
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7e:	d009      	beq.n	8006a94 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e111      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d19d      	bne.n	80069da <HAL_SPI_TransmitReceive+0x158>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d197      	bne.n	80069da <HAL_SPI_TransmitReceive+0x158>
 8006aaa:	e0e5      	b.n	8006c78 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d003      	beq.n	8006abc <HAL_SPI_TransmitReceive+0x23a>
 8006ab4:	8afb      	ldrh	r3, [r7, #22]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	f040 80d1 	bne.w	8006c5e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d912      	bls.n	8006aec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	881a      	ldrh	r2, [r3, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad6:	1c9a      	adds	r2, r3, #2
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	3b02      	subs	r3, #2
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006aea:	e0b8      	b.n	8006c5e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	7812      	ldrb	r2, [r2, #0]
 8006af8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b12:	e0a4      	b.n	8006c5e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f003 0302 	and.w	r3, r3, #2
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d134      	bne.n	8006b8c <HAL_SPI_TransmitReceive+0x30a>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d02f      	beq.n	8006b8c <HAL_SPI_TransmitReceive+0x30a>
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d12c      	bne.n	8006b8c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d912      	bls.n	8006b62 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b40:	881a      	ldrh	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4c:	1c9a      	adds	r2, r3, #2
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	3b02      	subs	r3, #2
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b60:	e012      	b.n	8006b88 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	330c      	adds	r3, #12
 8006b6c:	7812      	ldrb	r2, [r2, #0]
 8006b6e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d148      	bne.n	8006c2c <HAL_SPI_TransmitReceive+0x3aa>
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d042      	beq.n	8006c2c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d923      	bls.n	8006bfa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68da      	ldr	r2, [r3, #12]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bbc:	b292      	uxth	r2, r2
 8006bbe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc4:	1c9a      	adds	r2, r3, #2
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	3b02      	subs	r3, #2
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d81f      	bhi.n	8006c28 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006bf6:	605a      	str	r2, [r3, #4]
 8006bf8:	e016      	b.n	8006c28 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f103 020c 	add.w	r2, r3, #12
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c06:	7812      	ldrb	r2, [r2, #0]
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	b29a      	uxth	r2, r3
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c2c:	f7fb fe32 	bl	8002894 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	6a3b      	ldr	r3, [r7, #32]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d803      	bhi.n	8006c44 <HAL_SPI_TransmitReceive+0x3c2>
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c42:	d102      	bne.n	8006c4a <HAL_SPI_TransmitReceive+0x3c8>
 8006c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d109      	bne.n	8006c5e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e02c      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f47f af55 	bne.w	8006b14 <HAL_SPI_TransmitReceive+0x292>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	f47f af4e 	bne.w	8006b14 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c78:	6a3a      	ldr	r2, [r7, #32]
 8006c7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f000 f93d 	bl	8006efc <SPI_EndRxTxTransaction>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d008      	beq.n	8006c9a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e00e      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e000      	b.n	8006cb8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
  }
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3728      	adds	r7, #40	@ 0x28
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	603b      	str	r3, [r7, #0]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006cd0:	f7fb fde0 	bl	8002894 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd8:	1a9b      	subs	r3, r3, r2
 8006cda:	683a      	ldr	r2, [r7, #0]
 8006cdc:	4413      	add	r3, r2
 8006cde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ce0:	f7fb fdd8 	bl	8002894 <HAL_GetTick>
 8006ce4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ce6:	4b39      	ldr	r3, [pc, #228]	@ (8006dcc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	015b      	lsls	r3, r3, #5
 8006cec:	0d1b      	lsrs	r3, r3, #20
 8006cee:	69fa      	ldr	r2, [r7, #28]
 8006cf0:	fb02 f303 	mul.w	r3, r2, r3
 8006cf4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cf6:	e054      	b.n	8006da2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfe:	d050      	beq.n	8006da2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d00:	f7fb fdc8 	bl	8002894 <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	69fa      	ldr	r2, [r7, #28]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d902      	bls.n	8006d16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d13d      	bne.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d2e:	d111      	bne.n	8006d54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d38:	d004      	beq.n	8006d44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d42:	d107      	bne.n	8006d54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d5c:	d10f      	bne.n	8006d7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e017      	b.n	8006dc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d101      	bne.n	8006d9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	4013      	ands	r3, r2
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	bf0c      	ite	eq
 8006db2:	2301      	moveq	r3, #1
 8006db4:	2300      	movne	r3, #0
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	461a      	mov	r2, r3
 8006dba:	79fb      	ldrb	r3, [r7, #7]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d19b      	bne.n	8006cf8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3720      	adds	r7, #32
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000000 	.word	0x20000000

08006dd0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	@ 0x28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
 8006ddc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006dde:	2300      	movs	r3, #0
 8006de0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006de2:	f7fb fd57 	bl	8002894 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dea:	1a9b      	subs	r3, r3, r2
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	4413      	add	r3, r2
 8006df0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006df2:	f7fb fd4f 	bl	8002894 <HAL_GetTick>
 8006df6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	330c      	adds	r3, #12
 8006dfe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e00:	4b3d      	ldr	r3, [pc, #244]	@ (8006ef8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	4613      	mov	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	00da      	lsls	r2, r3, #3
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	0d1b      	lsrs	r3, r3, #20
 8006e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e12:	fb02 f303 	mul.w	r3, r2, r3
 8006e16:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e18:	e060      	b.n	8006edc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006e20:	d107      	bne.n	8006e32 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d104      	bne.n	8006e32 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006e30:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e38:	d050      	beq.n	8006edc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e3a:	f7fb fd2b 	bl	8002894 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	6a3b      	ldr	r3, [r7, #32]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d902      	bls.n	8006e50 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d13d      	bne.n	8006ecc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e5e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e68:	d111      	bne.n	8006e8e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e72:	d004      	beq.n	8006e7e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e7c:	d107      	bne.n	8006e8e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e8c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e96:	d10f      	bne.n	8006eb8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006eb6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e010      	b.n	8006eee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	689a      	ldr	r2, [r3, #8]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d196      	bne.n	8006e1a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3728      	adds	r7, #40	@ 0x28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	20000000 	.word	0x20000000

08006efc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af02      	add	r7, sp, #8
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7ff ff5b 	bl	8006dd0 <SPI_WaitFifoStateUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d007      	beq.n	8006f30 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f24:	f043 0220 	orr.w	r2, r3, #32
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e027      	b.n	8006f80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	2200      	movs	r2, #0
 8006f38:	2180      	movs	r1, #128	@ 0x80
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f7ff fec0 	bl	8006cc0 <SPI_WaitFlagStateUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d007      	beq.n	8006f56 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f4a:	f043 0220 	orr.w	r2, r3, #32
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e014      	b.n	8006f80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f7ff ff34 	bl	8006dd0 <SPI_WaitFifoStateUntilTimeout>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d007      	beq.n	8006f7e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f72:	f043 0220 	orr.w	r2, r3, #32
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e000      	b.n	8006f80 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e042      	b.n	8007020 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d106      	bne.n	8006fb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f7f9 ff2d 	bl	8000e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2224      	movs	r2, #36	@ 0x24
 8006fb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 0201 	bic.w	r2, r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f001 f81c 	bl	8008010 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 fd1d 	bl	8007a18 <UART_SetConfig>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d101      	bne.n	8006fe8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e01b      	b.n	8007020 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	689a      	ldr	r2, [r3, #8]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007006:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f042 0201 	orr.w	r2, r2, #1
 8007016:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f001 f89b 	bl	8008154 <UART_CheckIdleState>
 800701e:	4603      	mov	r3, r0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08a      	sub	sp, #40	@ 0x28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800703c:	2b20      	cmp	r3, #32
 800703e:	d167      	bne.n	8007110 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d002      	beq.n	800704c <HAL_UART_Transmit_DMA+0x24>
 8007046:	88fb      	ldrh	r3, [r7, #6]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e060      	b.n	8007112 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	88fa      	ldrh	r2, [r7, #6]
 800705a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	88fa      	ldrh	r2, [r7, #6]
 8007062:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2200      	movs	r2, #0
 800706a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2221      	movs	r2, #33	@ 0x21
 8007072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800707a:	2b00      	cmp	r3, #0
 800707c:	d028      	beq.n	80070d0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007082:	4a26      	ldr	r2, [pc, #152]	@ (800711c <HAL_UART_Transmit_DMA+0xf4>)
 8007084:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800708a:	4a25      	ldr	r2, [pc, #148]	@ (8007120 <HAL_UART_Transmit_DMA+0xf8>)
 800708c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007092:	4a24      	ldr	r2, [pc, #144]	@ (8007124 <HAL_UART_Transmit_DMA+0xfc>)
 8007094:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800709a:	2200      	movs	r2, #0
 800709c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a6:	4619      	mov	r1, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	3328      	adds	r3, #40	@ 0x28
 80070ae:	461a      	mov	r2, r3
 80070b0:	88fb      	ldrh	r3, [r7, #6]
 80070b2:	f7fc f84b 	bl	800314c <HAL_DMA_Start_IT>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d009      	beq.n	80070d0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2210      	movs	r2, #16
 80070c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e020      	b.n	8007112 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2240      	movs	r2, #64	@ 0x40
 80070d6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3308      	adds	r3, #8
 80070de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	e853 3f00 	ldrex	r3, [r3]
 80070e6:	613b      	str	r3, [r7, #16]
   return(result);
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3308      	adds	r3, #8
 80070f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f8:	623a      	str	r2, [r7, #32]
 80070fa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fc:	69f9      	ldr	r1, [r7, #28]
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	e841 2300 	strex	r3, r2, [r1]
 8007104:	61bb      	str	r3, [r7, #24]
   return(result);
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1e5      	bne.n	80070d8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800710c:	2300      	movs	r3, #0
 800710e:	e000      	b.n	8007112 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007110:	2302      	movs	r3, #2
  }
}
 8007112:	4618      	mov	r0, r3
 8007114:	3728      	adds	r7, #40	@ 0x28
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	0800861f 	.word	0x0800861f
 8007120:	080086b9 	.word	0x080086b9
 8007124:	0800883f 	.word	0x0800883f

08007128 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b0a0      	sub	sp, #128	@ 0x80
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800713e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007140:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8007144:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800714e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007150:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007154:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800715c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e6      	bne.n	8007130 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3308      	adds	r3, #8
 8007168:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007174:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8007178:	f023 0301 	bic.w	r3, r3, #1
 800717c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3308      	adds	r3, #8
 8007184:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007186:	657a      	str	r2, [r7, #84]	@ 0x54
 8007188:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800718c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e3      	bne.n	8007162 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d118      	bne.n	80071d4 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071aa:	e853 3f00 	ldrex	r3, [r3]
 80071ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b2:	f023 0310 	bic.w	r3, r3, #16
 80071b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	461a      	mov	r2, r3
 80071be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80071c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071c8:	e841 2300 	strex	r3, r2, [r1]
 80071cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1e6      	bne.n	80071a2 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071de:	2b80      	cmp	r3, #128	@ 0x80
 80071e0:	d137      	bne.n	8007252 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3308      	adds	r3, #8
 80071e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3308      	adds	r3, #8
 8007200:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007202:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007204:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007206:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007208:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800720a:	e841 2300 	strex	r3, r2, [r1]
 800720e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1e5      	bne.n	80071e2 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d019      	beq.n	8007252 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007222:	2200      	movs	r2, #0
 8007224:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800722a:	4618      	mov	r0, r3
 800722c:	f7fc f809 	bl	8003242 <HAL_DMA_Abort>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00d      	beq.n	8007252 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800723a:	4618      	mov	r0, r3
 800723c:	f7fc f970 	bl	8003520 <HAL_DMA_GetError>
 8007240:	4603      	mov	r3, r0
 8007242:	2b20      	cmp	r3, #32
 8007244:	d105      	bne.n	8007252 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2210      	movs	r2, #16
 800724a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e073      	b.n	800733a <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b40      	cmp	r3, #64	@ 0x40
 800725e:	d13b      	bne.n	80072d8 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3308      	adds	r3, #8
 8007266:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	e853 3f00 	ldrex	r3, [r3]
 800726e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007276:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3308      	adds	r3, #8
 800727e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007280:	61ba      	str	r2, [r7, #24]
 8007282:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007284:	6979      	ldr	r1, [r7, #20]
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	e841 2300 	strex	r3, r2, [r1]
 800728c:	613b      	str	r3, [r7, #16]
   return(result);
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1e5      	bne.n	8007260 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01c      	beq.n	80072d8 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072a4:	2200      	movs	r2, #0
 80072a6:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fb ffc7 	bl	8003242 <HAL_DMA_Abort>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00e      	beq.n	80072d8 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7fc f92d 	bl	8003520 <HAL_DMA_GetError>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b20      	cmp	r3, #32
 80072ca:	d105      	bne.n	80072d8 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2210      	movs	r2, #16
 80072d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e030      	b.n	800733a <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	220f      	movs	r2, #15
 80072ee:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072f8:	d107      	bne.n	800730a <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	699a      	ldr	r2, [r3, #24]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f042 0210 	orr.w	r2, r2, #16
 8007308:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	699a      	ldr	r2, [r3, #24]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f042 0208 	orr.w	r2, r2, #8
 8007318:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2220      	movs	r2, #32
 800731e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2220      	movs	r2, #32
 8007326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3780      	adds	r7, #128	@ 0x80
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
	...

08007344 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b0ba      	sub	sp, #232	@ 0xe8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800736a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800736e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007372:	4013      	ands	r3, r2
 8007374:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007378:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800737c:	2b00      	cmp	r3, #0
 800737e:	d11b      	bne.n	80073b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d015      	beq.n	80073b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800738c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d105      	bne.n	80073a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007398:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800739c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d009      	beq.n	80073b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 8300 	beq.w	80079ae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	4798      	blx	r3
      }
      return;
 80073b6:	e2fa      	b.n	80079ae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80073b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8123 	beq.w	8007608 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80073c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80073c6:	4b8d      	ldr	r3, [pc, #564]	@ (80075fc <HAL_UART_IRQHandler+0x2b8>)
 80073c8:	4013      	ands	r3, r2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d106      	bne.n	80073dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80073ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80073d2:	4b8b      	ldr	r3, [pc, #556]	@ (8007600 <HAL_UART_IRQHandler+0x2bc>)
 80073d4:	4013      	ands	r3, r2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 8116 	beq.w	8007608 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80073dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d011      	beq.n	800740c <HAL_UART_IRQHandler+0xc8>
 80073e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00b      	beq.n	800740c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2201      	movs	r2, #1
 80073fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007402:	f043 0201 	orr.w	r2, r3, #1
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800740c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007410:	f003 0302 	and.w	r3, r3, #2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d011      	beq.n	800743c <HAL_UART_IRQHandler+0xf8>
 8007418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800741c:	f003 0301 	and.w	r3, r3, #1
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00b      	beq.n	800743c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2202      	movs	r2, #2
 800742a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007432:	f043 0204 	orr.w	r2, r3, #4
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800743c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	2b00      	cmp	r3, #0
 8007446:	d011      	beq.n	800746c <HAL_UART_IRQHandler+0x128>
 8007448:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800744c:	f003 0301 	and.w	r3, r3, #1
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00b      	beq.n	800746c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2204      	movs	r2, #4
 800745a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007462:	f043 0202 	orr.w	r2, r3, #2
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800746c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007470:	f003 0308 	and.w	r3, r3, #8
 8007474:	2b00      	cmp	r3, #0
 8007476:	d017      	beq.n	80074a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800747c:	f003 0320 	and.w	r3, r3, #32
 8007480:	2b00      	cmp	r3, #0
 8007482:	d105      	bne.n	8007490 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007484:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007488:	4b5c      	ldr	r3, [pc, #368]	@ (80075fc <HAL_UART_IRQHandler+0x2b8>)
 800748a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00b      	beq.n	80074a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2208      	movs	r2, #8
 8007496:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800749e:	f043 0208 	orr.w	r2, r3, #8
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d012      	beq.n	80074da <HAL_UART_IRQHandler+0x196>
 80074b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00c      	beq.n	80074da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d0:	f043 0220 	orr.w	r2, r3, #32
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f000 8266 	beq.w	80079b2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ea:	f003 0320 	and.w	r3, r3, #32
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d013      	beq.n	800751a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074f6:	f003 0320 	and.w	r3, r3, #32
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d105      	bne.n	800750a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d007      	beq.n	800751a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800750e:	2b00      	cmp	r3, #0
 8007510:	d003      	beq.n	800751a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007520:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800752e:	2b40      	cmp	r3, #64	@ 0x40
 8007530:	d005      	beq.n	800753e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007536:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800753a:	2b00      	cmp	r3, #0
 800753c:	d054      	beq.n	80075e8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f001 f807 	bl	8008552 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800754e:	2b40      	cmp	r3, #64	@ 0x40
 8007550:	d146      	bne.n	80075e0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007560:	e853 3f00 	ldrex	r3, [r3]
 8007564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800756c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3308      	adds	r3, #8
 800757a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800757e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007586:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800758a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800758e:	e841 2300 	strex	r3, r2, [r1]
 8007592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1d9      	bne.n	8007552 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d017      	beq.n	80075d8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ae:	4a15      	ldr	r2, [pc, #84]	@ (8007604 <HAL_UART_IRQHandler+0x2c0>)
 80075b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7fb fe9b 	bl	80032f4 <HAL_DMA_Abort_IT>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d019      	beq.n	80075f8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80075d2:	4610      	mov	r0, r2
 80075d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d6:	e00f      	b.n	80075f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fa13 	bl	8007a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075de:	e00b      	b.n	80075f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 fa0f 	bl	8007a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e6:	e007      	b.n	80075f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fa0b 	bl	8007a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80075f6:	e1dc      	b.n	80079b2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f8:	bf00      	nop
    return;
 80075fa:	e1da      	b.n	80079b2 <HAL_UART_IRQHandler+0x66e>
 80075fc:	10000001 	.word	0x10000001
 8007600:	04000120 	.word	0x04000120
 8007604:	080088bf 	.word	0x080088bf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800760c:	2b01      	cmp	r3, #1
 800760e:	f040 8170 	bne.w	80078f2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007616:	f003 0310 	and.w	r3, r3, #16
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 8169 	beq.w	80078f2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007624:	f003 0310 	and.w	r3, r3, #16
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 8162 	beq.w	80078f2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2210      	movs	r2, #16
 8007634:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007640:	2b40      	cmp	r3, #64	@ 0x40
 8007642:	f040 80d8 	bne.w	80077f6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007654:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007658:	2b00      	cmp	r3, #0
 800765a:	f000 80af 	beq.w	80077bc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007664:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007668:	429a      	cmp	r2, r3
 800766a:	f080 80a7 	bcs.w	80077bc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007674:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0320 	and.w	r3, r3, #32
 8007686:	2b00      	cmp	r3, #0
 8007688:	f040 8087 	bne.w	800779a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	461a      	mov	r2, r3
 80076b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1da      	bne.n	800768c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3308      	adds	r3, #8
 80076dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076e8:	f023 0301 	bic.w	r3, r3, #1
 80076ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3308      	adds	r3, #8
 80076f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80076fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80076fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007702:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007706:	e841 2300 	strex	r3, r2, [r1]
 800770a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800770c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1e1      	bne.n	80076d6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007722:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007728:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007736:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007738:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800773c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e3      	bne.n	8007712 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007768:	f023 0310 	bic.w	r3, r3, #16
 800776c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	461a      	mov	r2, r3
 8007776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800777a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800777c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007780:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007782:	e841 2300 	strex	r3, r2, [r1]
 8007786:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1e4      	bne.n	8007758 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007794:	4618      	mov	r0, r3
 8007796:	f7fb fd54 	bl	8003242 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2202      	movs	r2, #2
 800779e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	4619      	mov	r1, r3
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f7fa fa8f 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077ba:	e0fc      	b.n	80079b6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077c6:	429a      	cmp	r2, r3
 80077c8:	f040 80f5 	bne.w	80079b6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0320 	and.w	r3, r3, #32
 80077da:	2b20      	cmp	r3, #32
 80077dc:	f040 80eb 	bne.w	80079b6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2202      	movs	r2, #2
 80077e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077ec:	4619      	mov	r1, r3
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa fa72 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
      return;
 80077f4:	e0df      	b.n	80079b6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007802:	b29b      	uxth	r3, r3
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007810:	b29b      	uxth	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	f000 80d1 	beq.w	80079ba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007818:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 80cc 	beq.w	80079ba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007832:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007836:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007844:	647b      	str	r3, [r7, #68]	@ 0x44
 8007846:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007848:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800784a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800784c:	e841 2300 	strex	r3, r2, [r1]
 8007850:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1e4      	bne.n	8007822 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3308      	adds	r3, #8
 800785e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007862:	e853 3f00 	ldrex	r3, [r3]
 8007866:	623b      	str	r3, [r7, #32]
   return(result);
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800786e:	f023 0301 	bic.w	r3, r3, #1
 8007872:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007880:	633a      	str	r2, [r7, #48]	@ 0x30
 8007882:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800788e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e1      	bne.n	8007858 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2220      	movs	r2, #32
 8007898:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	e853 3f00 	ldrex	r3, [r3]
 80078b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f023 0310 	bic.w	r3, r3, #16
 80078bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	461a      	mov	r2, r3
 80078c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	69b9      	ldr	r1, [r7, #24]
 80078d0:	69fa      	ldr	r2, [r7, #28]
 80078d2:	e841 2300 	strex	r3, r2, [r1]
 80078d6:	617b      	str	r3, [r7, #20]
   return(result);
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e4      	bne.n	80078a8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2202      	movs	r2, #2
 80078e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078e8:	4619      	mov	r1, r3
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7fa f9f4 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078f0:	e063      	b.n	80079ba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00e      	beq.n	800791c <HAL_UART_IRQHandler+0x5d8>
 80078fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007902:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007906:	2b00      	cmp	r3, #0
 8007908:	d008      	beq.n	800791c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007912:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 f80f 	bl	8008938 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800791a:	e051      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800791c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007924:	2b00      	cmp	r3, #0
 8007926:	d014      	beq.n	8007952 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800792c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007930:	2b00      	cmp	r3, #0
 8007932:	d105      	bne.n	8007940 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007938:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800793c:	2b00      	cmp	r3, #0
 800793e:	d008      	beq.n	8007952 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007944:	2b00      	cmp	r3, #0
 8007946:	d03a      	beq.n	80079be <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	4798      	blx	r3
    }
    return;
 8007950:	e035      	b.n	80079be <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795a:	2b00      	cmp	r3, #0
 800795c:	d009      	beq.n	8007972 <HAL_UART_IRQHandler+0x62e>
 800795e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007966:	2b00      	cmp	r3, #0
 8007968:	d003      	beq.n	8007972 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 ffb9 	bl	80088e2 <UART_EndTransmit_IT>
    return;
 8007970:	e026      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d009      	beq.n	8007992 <HAL_UART_IRQHandler+0x64e>
 800797e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007982:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 ffe8 	bl	8008960 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007990:	e016      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007996:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d010      	beq.n	80079c0 <HAL_UART_IRQHandler+0x67c>
 800799e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	da0c      	bge.n	80079c0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 ffd0 	bl	800894c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079ac:	e008      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
      return;
 80079ae:	bf00      	nop
 80079b0:	e006      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
    return;
 80079b2:	bf00      	nop
 80079b4:	e004      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
      return;
 80079b6:	bf00      	nop
 80079b8:	e002      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
      return;
 80079ba:	bf00      	nop
 80079bc:	e000      	b.n	80079c0 <HAL_UART_IRQHandler+0x67c>
    return;
 80079be:	bf00      	nop
  }
}
 80079c0:	37e8      	adds	r7, #232	@ 0xe8
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop

080079c8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a1c:	b08c      	sub	sp, #48	@ 0x30
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	689a      	ldr	r2, [r3, #8]
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	431a      	orrs	r2, r3
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	431a      	orrs	r2, r3
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	69db      	ldr	r3, [r3, #28]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	4baa      	ldr	r3, [pc, #680]	@ (8007cf0 <UART_SetConfig+0x2d8>)
 8007a48:	4013      	ands	r3, r2
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	6812      	ldr	r2, [r2, #0]
 8007a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a50:	430b      	orrs	r3, r1
 8007a52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	68da      	ldr	r2, [r3, #12]
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	430a      	orrs	r2, r1
 8007a68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a9f      	ldr	r2, [pc, #636]	@ (8007cf4 <UART_SetConfig+0x2dc>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d004      	beq.n	8007a84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a80:	4313      	orrs	r3, r2
 8007a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007a8e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	6812      	ldr	r2, [r2, #0]
 8007a96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a98:	430b      	orrs	r3, r1
 8007a9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa2:	f023 010f 	bic.w	r1, r3, #15
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	430a      	orrs	r2, r1
 8007ab0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a90      	ldr	r2, [pc, #576]	@ (8007cf8 <UART_SetConfig+0x2e0>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d125      	bne.n	8007b08 <UART_SetConfig+0xf0>
 8007abc:	4b8f      	ldr	r3, [pc, #572]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	2b03      	cmp	r3, #3
 8007ac8:	d81a      	bhi.n	8007b00 <UART_SetConfig+0xe8>
 8007aca:	a201      	add	r2, pc, #4	@ (adr r2, 8007ad0 <UART_SetConfig+0xb8>)
 8007acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad0:	08007ae1 	.word	0x08007ae1
 8007ad4:	08007af1 	.word	0x08007af1
 8007ad8:	08007ae9 	.word	0x08007ae9
 8007adc:	08007af9 	.word	0x08007af9
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ae6:	e116      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007ae8:	2302      	movs	r3, #2
 8007aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aee:	e112      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007af0:	2304      	movs	r3, #4
 8007af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007af6:	e10e      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007af8:	2308      	movs	r3, #8
 8007afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007afe:	e10a      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b00:	2310      	movs	r3, #16
 8007b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b06:	e106      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a7c      	ldr	r2, [pc, #496]	@ (8007d00 <UART_SetConfig+0x2e8>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d138      	bne.n	8007b84 <UART_SetConfig+0x16c>
 8007b12:	4b7a      	ldr	r3, [pc, #488]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b18:	f003 030c 	and.w	r3, r3, #12
 8007b1c:	2b0c      	cmp	r3, #12
 8007b1e:	d82d      	bhi.n	8007b7c <UART_SetConfig+0x164>
 8007b20:	a201      	add	r2, pc, #4	@ (adr r2, 8007b28 <UART_SetConfig+0x110>)
 8007b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b26:	bf00      	nop
 8007b28:	08007b5d 	.word	0x08007b5d
 8007b2c:	08007b7d 	.word	0x08007b7d
 8007b30:	08007b7d 	.word	0x08007b7d
 8007b34:	08007b7d 	.word	0x08007b7d
 8007b38:	08007b6d 	.word	0x08007b6d
 8007b3c:	08007b7d 	.word	0x08007b7d
 8007b40:	08007b7d 	.word	0x08007b7d
 8007b44:	08007b7d 	.word	0x08007b7d
 8007b48:	08007b65 	.word	0x08007b65
 8007b4c:	08007b7d 	.word	0x08007b7d
 8007b50:	08007b7d 	.word	0x08007b7d
 8007b54:	08007b7d 	.word	0x08007b7d
 8007b58:	08007b75 	.word	0x08007b75
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b62:	e0d8      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b64:	2302      	movs	r3, #2
 8007b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b6a:	e0d4      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b6c:	2304      	movs	r3, #4
 8007b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b72:	e0d0      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b74:	2308      	movs	r3, #8
 8007b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b7a:	e0cc      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b7c:	2310      	movs	r3, #16
 8007b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b82:	e0c8      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a5e      	ldr	r2, [pc, #376]	@ (8007d04 <UART_SetConfig+0x2ec>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d125      	bne.n	8007bda <UART_SetConfig+0x1c2>
 8007b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007b98:	2b30      	cmp	r3, #48	@ 0x30
 8007b9a:	d016      	beq.n	8007bca <UART_SetConfig+0x1b2>
 8007b9c:	2b30      	cmp	r3, #48	@ 0x30
 8007b9e:	d818      	bhi.n	8007bd2 <UART_SetConfig+0x1ba>
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d00a      	beq.n	8007bba <UART_SetConfig+0x1a2>
 8007ba4:	2b20      	cmp	r3, #32
 8007ba6:	d814      	bhi.n	8007bd2 <UART_SetConfig+0x1ba>
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d002      	beq.n	8007bb2 <UART_SetConfig+0x19a>
 8007bac:	2b10      	cmp	r3, #16
 8007bae:	d008      	beq.n	8007bc2 <UART_SetConfig+0x1aa>
 8007bb0:	e00f      	b.n	8007bd2 <UART_SetConfig+0x1ba>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb8:	e0ad      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bc0:	e0a9      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007bc2:	2304      	movs	r3, #4
 8007bc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bc8:	e0a5      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007bca:	2308      	movs	r3, #8
 8007bcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bd0:	e0a1      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007bd2:	2310      	movs	r3, #16
 8007bd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bd8:	e09d      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a4a      	ldr	r2, [pc, #296]	@ (8007d08 <UART_SetConfig+0x2f0>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d125      	bne.n	8007c30 <UART_SetConfig+0x218>
 8007be4:	4b45      	ldr	r3, [pc, #276]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007bee:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bf0:	d016      	beq.n	8007c20 <UART_SetConfig+0x208>
 8007bf2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007bf4:	d818      	bhi.n	8007c28 <UART_SetConfig+0x210>
 8007bf6:	2b80      	cmp	r3, #128	@ 0x80
 8007bf8:	d00a      	beq.n	8007c10 <UART_SetConfig+0x1f8>
 8007bfa:	2b80      	cmp	r3, #128	@ 0x80
 8007bfc:	d814      	bhi.n	8007c28 <UART_SetConfig+0x210>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <UART_SetConfig+0x1f0>
 8007c02:	2b40      	cmp	r3, #64	@ 0x40
 8007c04:	d008      	beq.n	8007c18 <UART_SetConfig+0x200>
 8007c06:	e00f      	b.n	8007c28 <UART_SetConfig+0x210>
 8007c08:	2300      	movs	r3, #0
 8007c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c0e:	e082      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c10:	2302      	movs	r3, #2
 8007c12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c16:	e07e      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c18:	2304      	movs	r3, #4
 8007c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c1e:	e07a      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c20:	2308      	movs	r3, #8
 8007c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c26:	e076      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c28:	2310      	movs	r3, #16
 8007c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c2e:	e072      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a35      	ldr	r2, [pc, #212]	@ (8007d0c <UART_SetConfig+0x2f4>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d12a      	bne.n	8007c90 <UART_SetConfig+0x278>
 8007c3a:	4b30      	ldr	r3, [pc, #192]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c48:	d01a      	beq.n	8007c80 <UART_SetConfig+0x268>
 8007c4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c4e:	d81b      	bhi.n	8007c88 <UART_SetConfig+0x270>
 8007c50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c54:	d00c      	beq.n	8007c70 <UART_SetConfig+0x258>
 8007c56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c5a:	d815      	bhi.n	8007c88 <UART_SetConfig+0x270>
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d003      	beq.n	8007c68 <UART_SetConfig+0x250>
 8007c60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c64:	d008      	beq.n	8007c78 <UART_SetConfig+0x260>
 8007c66:	e00f      	b.n	8007c88 <UART_SetConfig+0x270>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c6e:	e052      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c70:	2302      	movs	r3, #2
 8007c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c76:	e04e      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c78:	2304      	movs	r3, #4
 8007c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c7e:	e04a      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c80:	2308      	movs	r3, #8
 8007c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c86:	e046      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c88:	2310      	movs	r3, #16
 8007c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c8e:	e042      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a17      	ldr	r2, [pc, #92]	@ (8007cf4 <UART_SetConfig+0x2dc>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d13a      	bne.n	8007d10 <UART_SetConfig+0x2f8>
 8007c9a:	4b18      	ldr	r3, [pc, #96]	@ (8007cfc <UART_SetConfig+0x2e4>)
 8007c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ca0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ca4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ca8:	d01a      	beq.n	8007ce0 <UART_SetConfig+0x2c8>
 8007caa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cae:	d81b      	bhi.n	8007ce8 <UART_SetConfig+0x2d0>
 8007cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cb4:	d00c      	beq.n	8007cd0 <UART_SetConfig+0x2b8>
 8007cb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cba:	d815      	bhi.n	8007ce8 <UART_SetConfig+0x2d0>
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <UART_SetConfig+0x2b0>
 8007cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cc4:	d008      	beq.n	8007cd8 <UART_SetConfig+0x2c0>
 8007cc6:	e00f      	b.n	8007ce8 <UART_SetConfig+0x2d0>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cce:	e022      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cd6:	e01e      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007cd8:	2304      	movs	r3, #4
 8007cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cde:	e01a      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007ce0:	2308      	movs	r3, #8
 8007ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ce6:	e016      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007ce8:	2310      	movs	r3, #16
 8007cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cee:	e012      	b.n	8007d16 <UART_SetConfig+0x2fe>
 8007cf0:	cfff69f3 	.word	0xcfff69f3
 8007cf4:	40008000 	.word	0x40008000
 8007cf8:	40013800 	.word	0x40013800
 8007cfc:	40021000 	.word	0x40021000
 8007d00:	40004400 	.word	0x40004400
 8007d04:	40004800 	.word	0x40004800
 8007d08:	40004c00 	.word	0x40004c00
 8007d0c:	40005000 	.word	0x40005000
 8007d10:	2310      	movs	r3, #16
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4aae      	ldr	r2, [pc, #696]	@ (8007fd4 <UART_SetConfig+0x5bc>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	f040 8097 	bne.w	8007e50 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d26:	2b08      	cmp	r3, #8
 8007d28:	d823      	bhi.n	8007d72 <UART_SetConfig+0x35a>
 8007d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d30 <UART_SetConfig+0x318>)
 8007d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d30:	08007d55 	.word	0x08007d55
 8007d34:	08007d73 	.word	0x08007d73
 8007d38:	08007d5d 	.word	0x08007d5d
 8007d3c:	08007d73 	.word	0x08007d73
 8007d40:	08007d63 	.word	0x08007d63
 8007d44:	08007d73 	.word	0x08007d73
 8007d48:	08007d73 	.word	0x08007d73
 8007d4c:	08007d73 	.word	0x08007d73
 8007d50:	08007d6b 	.word	0x08007d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d54:	f7fe f8b4 	bl	8005ec0 <HAL_RCC_GetPCLK1Freq>
 8007d58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d5a:	e010      	b.n	8007d7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d5c:	4b9e      	ldr	r3, [pc, #632]	@ (8007fd8 <UART_SetConfig+0x5c0>)
 8007d5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d60:	e00d      	b.n	8007d7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d62:	f7fe f83f 	bl	8005de4 <HAL_RCC_GetSysClockFreq>
 8007d66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d68:	e009      	b.n	8007d7e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d70:	e005      	b.n	8007d7e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007d72:	2300      	movs	r3, #0
 8007d74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f000 8130 	beq.w	8007fe6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d8a:	4a94      	ldr	r2, [pc, #592]	@ (8007fdc <UART_SetConfig+0x5c4>)
 8007d8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d90:	461a      	mov	r2, r3
 8007d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d94:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d98:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	685a      	ldr	r2, [r3, #4]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	005b      	lsls	r3, r3, #1
 8007da2:	4413      	add	r3, r2
 8007da4:	69ba      	ldr	r2, [r7, #24]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d305      	bcc.n	8007db6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007db0:	69ba      	ldr	r2, [r7, #24]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d903      	bls.n	8007dbe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007dbc:	e113      	b.n	8007fe6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	60bb      	str	r3, [r7, #8]
 8007dc4:	60fa      	str	r2, [r7, #12]
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dca:	4a84      	ldr	r2, [pc, #528]	@ (8007fdc <UART_SetConfig+0x5c4>)
 8007dcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	603b      	str	r3, [r7, #0]
 8007dd6:	607a      	str	r2, [r7, #4]
 8007dd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ddc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007de0:	f7f8 fa1a 	bl	8000218 <__aeabi_uldivmod>
 8007de4:	4602      	mov	r2, r0
 8007de6:	460b      	mov	r3, r1
 8007de8:	4610      	mov	r0, r2
 8007dea:	4619      	mov	r1, r3
 8007dec:	f04f 0200 	mov.w	r2, #0
 8007df0:	f04f 0300 	mov.w	r3, #0
 8007df4:	020b      	lsls	r3, r1, #8
 8007df6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007dfa:	0202      	lsls	r2, r0, #8
 8007dfc:	6979      	ldr	r1, [r7, #20]
 8007dfe:	6849      	ldr	r1, [r1, #4]
 8007e00:	0849      	lsrs	r1, r1, #1
 8007e02:	2000      	movs	r0, #0
 8007e04:	460c      	mov	r4, r1
 8007e06:	4605      	mov	r5, r0
 8007e08:	eb12 0804 	adds.w	r8, r2, r4
 8007e0c:	eb43 0905 	adc.w	r9, r3, r5
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	469a      	mov	sl, r3
 8007e18:	4693      	mov	fp, r2
 8007e1a:	4652      	mov	r2, sl
 8007e1c:	465b      	mov	r3, fp
 8007e1e:	4640      	mov	r0, r8
 8007e20:	4649      	mov	r1, r9
 8007e22:	f7f8 f9f9 	bl	8000218 <__aeabi_uldivmod>
 8007e26:	4602      	mov	r2, r0
 8007e28:	460b      	mov	r3, r1
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e34:	d308      	bcc.n	8007e48 <UART_SetConfig+0x430>
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e3c:	d204      	bcs.n	8007e48 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6a3a      	ldr	r2, [r7, #32]
 8007e44:	60da      	str	r2, [r3, #12]
 8007e46:	e0ce      	b.n	8007fe6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e4e:	e0ca      	b.n	8007fe6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	69db      	ldr	r3, [r3, #28]
 8007e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e58:	d166      	bne.n	8007f28 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007e5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e5e:	2b08      	cmp	r3, #8
 8007e60:	d827      	bhi.n	8007eb2 <UART_SetConfig+0x49a>
 8007e62:	a201      	add	r2, pc, #4	@ (adr r2, 8007e68 <UART_SetConfig+0x450>)
 8007e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e68:	08007e8d 	.word	0x08007e8d
 8007e6c:	08007e95 	.word	0x08007e95
 8007e70:	08007e9d 	.word	0x08007e9d
 8007e74:	08007eb3 	.word	0x08007eb3
 8007e78:	08007ea3 	.word	0x08007ea3
 8007e7c:	08007eb3 	.word	0x08007eb3
 8007e80:	08007eb3 	.word	0x08007eb3
 8007e84:	08007eb3 	.word	0x08007eb3
 8007e88:	08007eab 	.word	0x08007eab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e8c:	f7fe f818 	bl	8005ec0 <HAL_RCC_GetPCLK1Freq>
 8007e90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e92:	e014      	b.n	8007ebe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e94:	f7fe f82a 	bl	8005eec <HAL_RCC_GetPCLK2Freq>
 8007e98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e9a:	e010      	b.n	8007ebe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e9c:	4b4e      	ldr	r3, [pc, #312]	@ (8007fd8 <UART_SetConfig+0x5c0>)
 8007e9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ea0:	e00d      	b.n	8007ebe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ea2:	f7fd ff9f 	bl	8005de4 <HAL_RCC_GetSysClockFreq>
 8007ea6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ea8:	e009      	b.n	8007ebe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007eb0:	e005      	b.n	8007ebe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ebc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 8090 	beq.w	8007fe6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eca:	4a44      	ldr	r2, [pc, #272]	@ (8007fdc <UART_SetConfig+0x5c4>)
 8007ecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ed8:	005a      	lsls	r2, r3, #1
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	085b      	lsrs	r3, r3, #1
 8007ee0:	441a      	add	r2, r3
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	2b0f      	cmp	r3, #15
 8007ef0:	d916      	bls.n	8007f20 <UART_SetConfig+0x508>
 8007ef2:	6a3b      	ldr	r3, [r7, #32]
 8007ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ef8:	d212      	bcs.n	8007f20 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	f023 030f 	bic.w	r3, r3, #15
 8007f02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f04:	6a3b      	ldr	r3, [r7, #32]
 8007f06:	085b      	lsrs	r3, r3, #1
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	8bfb      	ldrh	r3, [r7, #30]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	8bfa      	ldrh	r2, [r7, #30]
 8007f1c:	60da      	str	r2, [r3, #12]
 8007f1e:	e062      	b.n	8007fe6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f26:	e05e      	b.n	8007fe6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	d828      	bhi.n	8007f82 <UART_SetConfig+0x56a>
 8007f30:	a201      	add	r2, pc, #4	@ (adr r2, 8007f38 <UART_SetConfig+0x520>)
 8007f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f36:	bf00      	nop
 8007f38:	08007f5d 	.word	0x08007f5d
 8007f3c:	08007f65 	.word	0x08007f65
 8007f40:	08007f6d 	.word	0x08007f6d
 8007f44:	08007f83 	.word	0x08007f83
 8007f48:	08007f73 	.word	0x08007f73
 8007f4c:	08007f83 	.word	0x08007f83
 8007f50:	08007f83 	.word	0x08007f83
 8007f54:	08007f83 	.word	0x08007f83
 8007f58:	08007f7b 	.word	0x08007f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f5c:	f7fd ffb0 	bl	8005ec0 <HAL_RCC_GetPCLK1Freq>
 8007f60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f62:	e014      	b.n	8007f8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f64:	f7fd ffc2 	bl	8005eec <HAL_RCC_GetPCLK2Freq>
 8007f68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f6a:	e010      	b.n	8007f8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007fd8 <UART_SetConfig+0x5c0>)
 8007f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f70:	e00d      	b.n	8007f8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f72:	f7fd ff37 	bl	8005de4 <HAL_RCC_GetSysClockFreq>
 8007f76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f78:	e009      	b.n	8007f8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f80:	e005      	b.n	8007f8e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007f82:	2300      	movs	r3, #0
 8007f84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f8c:	bf00      	nop
    }

    if (pclk != 0U)
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d028      	beq.n	8007fe6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f98:	4a10      	ldr	r2, [pc, #64]	@ (8007fdc <UART_SetConfig+0x5c4>)
 8007f9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	085b      	lsrs	r3, r3, #1
 8007fac:	441a      	add	r2, r3
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fb8:	6a3b      	ldr	r3, [r7, #32]
 8007fba:	2b0f      	cmp	r3, #15
 8007fbc:	d910      	bls.n	8007fe0 <UART_SetConfig+0x5c8>
 8007fbe:	6a3b      	ldr	r3, [r7, #32]
 8007fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc4:	d20c      	bcs.n	8007fe0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fc6:	6a3b      	ldr	r3, [r7, #32]
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	60da      	str	r2, [r3, #12]
 8007fd0:	e009      	b.n	8007fe6 <UART_SetConfig+0x5ce>
 8007fd2:	bf00      	nop
 8007fd4:	40008000 	.word	0x40008000
 8007fd8:	00f42400 	.word	0x00f42400
 8007fdc:	0800cdcc 	.word	0x0800cdcc
      }
      else
      {
        ret = HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	2200      	movs	r2, #0
 8008000:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008002:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008006:	4618      	mov	r0, r3
 8008008:	3730      	adds	r7, #48	@ 0x30
 800800a:	46bd      	mov	sp, r7
 800800c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008010 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800801c:	f003 0308 	and.w	r3, r3, #8
 8008020:	2b00      	cmp	r3, #0
 8008022:	d00a      	beq.n	800803a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	430a      	orrs	r2, r1
 8008038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00a      	beq.n	800805c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	430a      	orrs	r2, r1
 800805a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008060:	f003 0302 	and.w	r3, r3, #2
 8008064:	2b00      	cmp	r3, #0
 8008066:	d00a      	beq.n	800807e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	430a      	orrs	r2, r1
 800807c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008082:	f003 0304 	and.w	r3, r3, #4
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00a      	beq.n	80080a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	430a      	orrs	r2, r1
 800809e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	f003 0310 	and.w	r3, r3, #16
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00a      	beq.n	80080c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	430a      	orrs	r2, r1
 80080c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c6:	f003 0320 	and.w	r3, r3, #32
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00a      	beq.n	80080e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	430a      	orrs	r2, r1
 80080e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d01a      	beq.n	8008126 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800810a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800810e:	d10a      	bne.n	8008126 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	430a      	orrs	r2, r1
 8008124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00a      	beq.n	8008148 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	430a      	orrs	r2, r1
 8008146:	605a      	str	r2, [r3, #4]
  }
}
 8008148:	bf00      	nop
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr

08008154 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b098      	sub	sp, #96	@ 0x60
 8008158:	af02      	add	r7, sp, #8
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008164:	f7fa fb96 	bl	8002894 <HAL_GetTick>
 8008168:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 0308 	and.w	r3, r3, #8
 8008174:	2b08      	cmp	r3, #8
 8008176:	d12f      	bne.n	80081d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008178:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800817c:	9300      	str	r3, [sp, #0]
 800817e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008180:	2200      	movs	r2, #0
 8008182:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f88e 	bl	80082a8 <UART_WaitOnFlagUntilTimeout>
 800818c:	4603      	mov	r3, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d022      	beq.n	80081d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800819a:	e853 3f00 	ldrex	r3, [r3]
 800819e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	461a      	mov	r2, r3
 80081ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80081b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081b8:	e841 2300 	strex	r3, r2, [r1]
 80081bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1e6      	bne.n	8008192 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e063      	b.n	80082a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0304 	and.w	r3, r3, #4
 80081e2:	2b04      	cmp	r3, #4
 80081e4:	d149      	bne.n	800827a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081ea:	9300      	str	r3, [sp, #0]
 80081ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081ee:	2200      	movs	r2, #0
 80081f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 f857 	bl	80082a8 <UART_WaitOnFlagUntilTimeout>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d03c      	beq.n	800827a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	623b      	str	r3, [r7, #32]
   return(result);
 800820e:	6a3b      	ldr	r3, [r7, #32]
 8008210:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008214:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	461a      	mov	r2, r3
 800821c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800821e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008220:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008222:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008226:	e841 2300 	strex	r3, r2, [r1]
 800822a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800822c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1e6      	bne.n	8008200 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3308      	adds	r3, #8
 8008238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	e853 3f00 	ldrex	r3, [r3]
 8008240:	60fb      	str	r3, [r7, #12]
   return(result);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f023 0301 	bic.w	r3, r3, #1
 8008248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	3308      	adds	r3, #8
 8008250:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008252:	61fa      	str	r2, [r7, #28]
 8008254:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008256:	69b9      	ldr	r1, [r7, #24]
 8008258:	69fa      	ldr	r2, [r7, #28]
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	617b      	str	r3, [r7, #20]
   return(result);
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1e5      	bne.n	8008232 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2220      	movs	r2, #32
 800826a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e012      	b.n	80082a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2220      	movs	r2, #32
 8008286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3758      	adds	r7, #88	@ 0x58
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	603b      	str	r3, [r7, #0]
 80082b4:	4613      	mov	r3, r2
 80082b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082b8:	e04f      	b.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c0:	d04b      	beq.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082c2:	f7fa fae7 	bl	8002894 <HAL_GetTick>
 80082c6:	4602      	mov	r2, r0
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	1ad3      	subs	r3, r2, r3
 80082cc:	69ba      	ldr	r2, [r7, #24]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d302      	bcc.n	80082d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d101      	bne.n	80082dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e04e      	b.n	800837a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f003 0304 	and.w	r3, r3, #4
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d037      	beq.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2b80      	cmp	r3, #128	@ 0x80
 80082ee:	d034      	beq.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2b40      	cmp	r3, #64	@ 0x40
 80082f4:	d031      	beq.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	69db      	ldr	r3, [r3, #28]
 80082fc:	f003 0308 	and.w	r3, r3, #8
 8008300:	2b08      	cmp	r3, #8
 8008302:	d110      	bne.n	8008326 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2208      	movs	r2, #8
 800830a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f000 f920 	bl	8008552 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2208      	movs	r2, #8
 8008316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e029      	b.n	800837a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69db      	ldr	r3, [r3, #28]
 800832c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008330:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008334:	d111      	bne.n	800835a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800833e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f000 f906 	bl	8008552 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2220      	movs	r2, #32
 800834a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008356:	2303      	movs	r3, #3
 8008358:	e00f      	b.n	800837a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	4013      	ands	r3, r2
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	429a      	cmp	r2, r3
 8008368:	bf0c      	ite	eq
 800836a:	2301      	moveq	r3, #1
 800836c:	2300      	movne	r3, #0
 800836e:	b2db      	uxtb	r3, r3
 8008370:	461a      	mov	r2, r3
 8008372:	79fb      	ldrb	r3, [r7, #7]
 8008374:	429a      	cmp	r2, r3
 8008376:	d0a0      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
	...

08008384 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b096      	sub	sp, #88	@ 0x58
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	60b9      	str	r1, [r7, #8]
 800838e:	4613      	mov	r3, r2
 8008390:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	88fa      	ldrh	r2, [r7, #6]
 800839c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2222      	movs	r2, #34	@ 0x22
 80083ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d02d      	beq.n	8008416 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083c0:	4a40      	ldr	r2, [pc, #256]	@ (80084c4 <UART_Start_Receive_DMA+0x140>)
 80083c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083ca:	4a3f      	ldr	r2, [pc, #252]	@ (80084c8 <UART_Start_Receive_DMA+0x144>)
 80083cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083d4:	4a3d      	ldr	r2, [pc, #244]	@ (80084cc <UART_Start_Receive_DMA+0x148>)
 80083d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083de:	2200      	movs	r2, #0
 80083e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3324      	adds	r3, #36	@ 0x24
 80083ee:	4619      	mov	r1, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083f4:	461a      	mov	r2, r3
 80083f6:	88fb      	ldrh	r3, [r7, #6]
 80083f8:	f7fa fea8 	bl	800314c <HAL_DMA_Start_IT>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d009      	beq.n	8008416 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2210      	movs	r2, #16
 8008406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2220      	movs	r2, #32
 800840e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e051      	b.n	80084ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d018      	beq.n	8008450 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008426:	e853 3f00 	ldrex	r3, [r3]
 800842a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800842c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800842e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008432:	657b      	str	r3, [r7, #84]	@ 0x54
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	461a      	mov	r2, r3
 800843a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800843c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800843e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008440:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008442:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008444:	e841 2300 	strex	r3, r2, [r1]
 8008448:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800844a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1e6      	bne.n	800841e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	3308      	adds	r3, #8
 8008456:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	e853 3f00 	ldrex	r3, [r3]
 800845e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008462:	f043 0301 	orr.w	r3, r3, #1
 8008466:	653b      	str	r3, [r7, #80]	@ 0x50
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	3308      	adds	r3, #8
 800846e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008470:	637a      	str	r2, [r7, #52]	@ 0x34
 8008472:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008474:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008476:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008478:	e841 2300 	strex	r3, r2, [r1]
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800847e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008480:	2b00      	cmp	r3, #0
 8008482:	d1e5      	bne.n	8008450 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	3308      	adds	r3, #8
 800848a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	e853 3f00 	ldrex	r3, [r3]
 8008492:	613b      	str	r3, [r7, #16]
   return(result);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800849a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	3308      	adds	r3, #8
 80084a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80084a4:	623a      	str	r2, [r7, #32]
 80084a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a8:	69f9      	ldr	r1, [r7, #28]
 80084aa:	6a3a      	ldr	r2, [r7, #32]
 80084ac:	e841 2300 	strex	r3, r2, [r1]
 80084b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1e5      	bne.n	8008484 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3758      	adds	r7, #88	@ 0x58
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	080086d5 	.word	0x080086d5
 80084c8:	08008801 	.word	0x08008801
 80084cc:	0800883f 	.word	0x0800883f

080084d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b08f      	sub	sp, #60	@ 0x3c
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	e853 3f00 	ldrex	r3, [r3]
 80084e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80084ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e6      	bne.n	80084d8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3308      	adds	r3, #8
 8008510:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	60bb      	str	r3, [r7, #8]
   return(result);
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008520:	633b      	str	r3, [r7, #48]	@ 0x30
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852a:	61ba      	str	r2, [r7, #24]
 800852c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852e:	6979      	ldr	r1, [r7, #20]
 8008530:	69ba      	ldr	r2, [r7, #24]
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	613b      	str	r3, [r7, #16]
   return(result);
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1e5      	bne.n	800850a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008546:	bf00      	nop
 8008548:	373c      	adds	r7, #60	@ 0x3c
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008552:	b480      	push	{r7}
 8008554:	b095      	sub	sp, #84	@ 0x54
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008562:	e853 3f00 	ldrex	r3, [r3]
 8008566:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800856e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	461a      	mov	r2, r3
 8008576:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008578:	643b      	str	r3, [r7, #64]	@ 0x40
 800857a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800857e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008580:	e841 2300 	strex	r3, r2, [r1]
 8008584:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008588:	2b00      	cmp	r3, #0
 800858a:	d1e6      	bne.n	800855a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3308      	adds	r3, #8
 8008592:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008594:	6a3b      	ldr	r3, [r7, #32]
 8008596:	e853 3f00 	ldrex	r3, [r3]
 800859a:	61fb      	str	r3, [r7, #28]
   return(result);
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085a2:	f023 0301 	bic.w	r3, r3, #1
 80085a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	3308      	adds	r3, #8
 80085ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085b8:	e841 2300 	strex	r3, r2, [r1]
 80085bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1e3      	bne.n	800858c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d118      	bne.n	80085fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	e853 3f00 	ldrex	r3, [r3]
 80085d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	f023 0310 	bic.w	r3, r3, #16
 80085e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	461a      	mov	r2, r3
 80085e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085ea:	61bb      	str	r3, [r7, #24]
 80085ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ee:	6979      	ldr	r1, [r7, #20]
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	e841 2300 	strex	r3, r2, [r1]
 80085f6:	613b      	str	r3, [r7, #16]
   return(result);
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1e6      	bne.n	80085cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2220      	movs	r2, #32
 8008602:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008612:	bf00      	nop
 8008614:	3754      	adds	r7, #84	@ 0x54
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b090      	sub	sp, #64	@ 0x40
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 0320 	and.w	r3, r3, #32
 8008636:	2b00      	cmp	r3, #0
 8008638:	d137      	bne.n	80086aa <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800863a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800863c:	2200      	movs	r2, #0
 800863e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3308      	adds	r3, #8
 8008648:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	623b      	str	r3, [r7, #32]
   return(result);
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008658:	63bb      	str	r3, [r7, #56]	@ 0x38
 800865a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	3308      	adds	r3, #8
 8008660:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008662:	633a      	str	r2, [r7, #48]	@ 0x30
 8008664:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e5      	bne.n	8008642 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	60fb      	str	r3, [r7, #12]
   return(result);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800868a:	637b      	str	r3, [r7, #52]	@ 0x34
 800868c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	461a      	mov	r2, r3
 8008692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008694:	61fb      	str	r3, [r7, #28]
 8008696:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	69b9      	ldr	r1, [r7, #24]
 800869a:	69fa      	ldr	r2, [r7, #28]
 800869c:	e841 2300 	strex	r3, r2, [r1]
 80086a0:	617b      	str	r3, [r7, #20]
   return(result);
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e6      	bne.n	8008676 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086a8:	e002      	b.n	80086b0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80086aa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80086ac:	f7f9 fb6c 	bl	8001d88 <HAL_UART_TxCpltCallback>
}
 80086b0:	bf00      	nop
 80086b2:	3740      	adds	r7, #64	@ 0x40
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80086c6:	68f8      	ldr	r0, [r7, #12]
 80086c8:	f7ff f97e 	bl	80079c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086cc:	bf00      	nop
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b09c      	sub	sp, #112	@ 0x70
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 0320 	and.w	r3, r3, #32
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d171      	bne.n	80087d4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80086f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086f2:	2200      	movs	r2, #0
 80086f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800870c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800870e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	461a      	mov	r2, r3
 8008714:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008716:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008718:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800871c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008724:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e6      	bne.n	80086f8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800873a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800873c:	f023 0301 	bic.w	r3, r3, #1
 8008740:	667b      	str	r3, [r7, #100]	@ 0x64
 8008742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800874a:	647a      	str	r2, [r7, #68]	@ 0x44
 800874c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008750:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008752:	e841 2300 	strex	r3, r2, [r1]
 8008756:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1e5      	bne.n	800872a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800875e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3308      	adds	r3, #8
 8008764:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	e853 3f00 	ldrex	r3, [r3]
 800876c:	623b      	str	r3, [r7, #32]
   return(result);
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008774:	663b      	str	r3, [r7, #96]	@ 0x60
 8008776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	3308      	adds	r3, #8
 800877c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800877e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008780:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008786:	e841 2300 	strex	r3, r2, [r1]
 800878a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1e5      	bne.n	800875e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008794:	2220      	movs	r2, #32
 8008796:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800879a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800879c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d118      	bne.n	80087d4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f023 0310 	bic.w	r3, r3, #16
 80087b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80087b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	461a      	mov	r2, r3
 80087be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087c0:	61fb      	str	r3, [r7, #28]
 80087c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	69b9      	ldr	r1, [r7, #24]
 80087c6:	69fa      	ldr	r2, [r7, #28]
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	617b      	str	r3, [r7, #20]
   return(result);
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e6      	bne.n	80087a2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087d6:	2200      	movs	r2, #0
 80087d8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d107      	bne.n	80087f2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80087e8:	4619      	mov	r1, r3
 80087ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087ec:	f7f9 fa74 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087f0:	e002      	b.n	80087f8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80087f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087f4:	f7ff f8f2 	bl	80079dc <HAL_UART_RxCpltCallback>
}
 80087f8:	bf00      	nop
 80087fa:	3770      	adds	r7, #112	@ 0x70
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2201      	movs	r2, #1
 8008812:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008818:	2b01      	cmp	r3, #1
 800881a:	d109      	bne.n	8008830 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008822:	085b      	lsrs	r3, r3, #1
 8008824:	b29b      	uxth	r3, r3
 8008826:	4619      	mov	r1, r3
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f7f9 fa55 	bl	8001cd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800882e:	e002      	b.n	8008836 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008830:	68f8      	ldr	r0, [r7, #12]
 8008832:	f7ff f8dd 	bl	80079f0 <HAL_UART_RxHalfCpltCallback>
}
 8008836:	bf00      	nop
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b086      	sub	sp, #24
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008852:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800885a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008866:	2b80      	cmp	r3, #128	@ 0x80
 8008868:	d109      	bne.n	800887e <UART_DMAError+0x40>
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	2b21      	cmp	r3, #33	@ 0x21
 800886e:	d106      	bne.n	800887e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	2200      	movs	r2, #0
 8008874:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008878:	6978      	ldr	r0, [r7, #20]
 800887a:	f7ff fe29 	bl	80084d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008888:	2b40      	cmp	r3, #64	@ 0x40
 800888a:	d109      	bne.n	80088a0 <UART_DMAError+0x62>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b22      	cmp	r3, #34	@ 0x22
 8008890:	d106      	bne.n	80088a0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2200      	movs	r2, #0
 8008896:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800889a:	6978      	ldr	r0, [r7, #20]
 800889c:	f7ff fe59 	bl	8008552 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a6:	f043 0210 	orr.w	r2, r3, #16
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088b0:	6978      	ldr	r0, [r7, #20]
 80088b2:	f7ff f8a7 	bl	8007a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088b6:	bf00      	nop
 80088b8:	3718      	adds	r7, #24
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b084      	sub	sp, #16
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f7ff f895 	bl	8007a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088da:	bf00      	nop
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}

080088e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088e2:	b580      	push	{r7, lr}
 80088e4:	b088      	sub	sp, #32
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	e853 3f00 	ldrex	r3, [r3]
 80088f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088fe:	61fb      	str	r3, [r7, #28]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	461a      	mov	r2, r3
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	61bb      	str	r3, [r7, #24]
 800890a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890c:	6979      	ldr	r1, [r7, #20]
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	e841 2300 	strex	r3, r2, [r1]
 8008914:	613b      	str	r3, [r7, #16]
   return(result);
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1e6      	bne.n	80088ea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2220      	movs	r2, #32
 8008920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7f9 fa2c 	bl	8001d88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008930:	bf00      	nop
 8008932:	3720      	adds	r7, #32
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008974:	b480      	push	{r7}
 8008976:	b085      	sub	sp, #20
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008982:	2b01      	cmp	r3, #1
 8008984:	d101      	bne.n	800898a <HAL_UARTEx_DisableFifoMode+0x16>
 8008986:	2302      	movs	r3, #2
 8008988:	e027      	b.n	80089da <HAL_UARTEx_DisableFifoMode+0x66>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2224      	movs	r2, #36	@ 0x24
 8008996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f022 0201 	bic.w	r2, r2, #1
 80089b0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80089b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3714      	adds	r7, #20
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr

080089e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b084      	sub	sp, #16
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
 80089ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d101      	bne.n	80089fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80089fa:	2302      	movs	r3, #2
 80089fc:	e02d      	b.n	8008a5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2201      	movs	r2, #1
 8008a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2224      	movs	r2, #36	@ 0x24
 8008a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681a      	ldr	r2, [r3, #0]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f022 0201 	bic.w	r2, r2, #1
 8008a24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	683a      	ldr	r2, [r7, #0]
 8008a36:	430a      	orrs	r2, r1
 8008a38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 f8a4 	bl	8008b88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2220      	movs	r2, #32
 8008a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b084      	sub	sp, #16
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
 8008a6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d101      	bne.n	8008a7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008a76:	2302      	movs	r3, #2
 8008a78:	e02d      	b.n	8008ad6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2224      	movs	r2, #36	@ 0x24
 8008a86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f022 0201 	bic.w	r2, r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	683a      	ldr	r2, [r7, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f866 	bl	8008b88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2220      	movs	r2, #32
 8008ac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b08c      	sub	sp, #48	@ 0x30
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	60f8      	str	r0, [r7, #12]
 8008ae6:	60b9      	str	r1, [r7, #8]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	d142      	bne.n	8008b7c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d002      	beq.n	8008b02 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008afc:	88fb      	ldrh	r3, [r7, #6]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d101      	bne.n	8008b06 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	e03b      	b.n	8008b7e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008b12:	88fb      	ldrh	r3, [r7, #6]
 8008b14:	461a      	mov	r2, r3
 8008b16:	68b9      	ldr	r1, [r7, #8]
 8008b18:	68f8      	ldr	r0, [r7, #12]
 8008b1a:	f7ff fc33 	bl	8008384 <UART_Start_Receive_DMA>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008b24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d124      	bne.n	8008b76 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d11d      	bne.n	8008b70 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2210      	movs	r2, #16
 8008b3a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	e853 3f00 	ldrex	r3, [r3]
 8008b48:	617b      	str	r3, [r7, #20]
   return(result);
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	f043 0310 	orr.w	r3, r3, #16
 8008b50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b5c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5e:	6a39      	ldr	r1, [r7, #32]
 8008b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b62:	e841 2300 	strex	r3, r2, [r1]
 8008b66:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b68:	69fb      	ldr	r3, [r7, #28]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d1e6      	bne.n	8008b3c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8008b6e:	e002      	b.n	8008b76 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008b76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b7a:	e000      	b.n	8008b7e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008b7c:	2302      	movs	r3, #2
  }
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3730      	adds	r7, #48	@ 0x30
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
	...

08008b88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d108      	bne.n	8008baa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ba8:	e031      	b.n	8008c0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008baa:	2308      	movs	r3, #8
 8008bac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008bae:	2308      	movs	r3, #8
 8008bb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	0e5b      	lsrs	r3, r3, #25
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	f003 0307 	and.w	r3, r3, #7
 8008bc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	0f5b      	lsrs	r3, r3, #29
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	f003 0307 	and.w	r3, r3, #7
 8008bd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bd2:	7bbb      	ldrb	r3, [r7, #14]
 8008bd4:	7b3a      	ldrb	r2, [r7, #12]
 8008bd6:	4911      	ldr	r1, [pc, #68]	@ (8008c1c <UARTEx_SetNbDataToProcess+0x94>)
 8008bd8:	5c8a      	ldrb	r2, [r1, r2]
 8008bda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bde:	7b3a      	ldrb	r2, [r7, #12]
 8008be0:	490f      	ldr	r1, [pc, #60]	@ (8008c20 <UARTEx_SetNbDataToProcess+0x98>)
 8008be2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008be4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
 8008bf2:	7b7a      	ldrb	r2, [r7, #13]
 8008bf4:	4909      	ldr	r1, [pc, #36]	@ (8008c1c <UARTEx_SetNbDataToProcess+0x94>)
 8008bf6:	5c8a      	ldrb	r2, [r1, r2]
 8008bf8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008bfc:	7b7a      	ldrb	r2, [r7, #13]
 8008bfe:	4908      	ldr	r1, [pc, #32]	@ (8008c20 <UARTEx_SetNbDataToProcess+0x98>)
 8008c00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008c02:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008c0e:	bf00      	nop
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	0800cde4 	.word	0x0800cde4
 8008c20:	0800cdec 	.word	0x0800cdec

08008c24 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008c34:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8008c38:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	b29a      	uxth	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3714      	adds	r7, #20
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008c52:	b480      	push	{r7}
 8008c54:	b085      	sub	sp, #20
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008c5a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8008c5e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	43db      	mvns	r3, r3
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	4013      	ands	r3, r2
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3714      	adds	r7, #20
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	1d3b      	adds	r3, r7, #4
 8008c92:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3714      	adds	r7, #20
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b0a7      	sub	sp, #156	@ 0x9c
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	4413      	add	r3, r2
 8008cde:	881b      	ldrh	r3, [r3, #0]
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8008ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	78db      	ldrb	r3, [r3, #3]
 8008cf2:	2b03      	cmp	r3, #3
 8008cf4:	d81f      	bhi.n	8008d36 <USB_ActivateEndpoint+0x72>
 8008cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8008cfc <USB_ActivateEndpoint+0x38>)
 8008cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cfc:	08008d0d 	.word	0x08008d0d
 8008d00:	08008d29 	.word	0x08008d29
 8008d04:	08008d3f 	.word	0x08008d3f
 8008d08:	08008d1b 	.word	0x08008d1b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008d0c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008d10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008d14:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008d18:	e012      	b.n	8008d40 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008d1a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008d1e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8008d22:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008d26:	e00b      	b.n	8008d40 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008d28:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008d2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008d30:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8008d34:	e004      	b.n	8008d40 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8008d3c:	e000      	b.n	8008d40 <USB_ActivateEndpoint+0x7c>
      break;
 8008d3e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	441a      	add	r2, r3
 8008d4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008d4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	4413      	add	r3, r2
 8008d6c:	881b      	ldrh	r3, [r3, #0]
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	b21b      	sxth	r3, r3
 8008d72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d7a:	b21a      	sxth	r2, r3
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	b21b      	sxth	r3, r3
 8008d82:	4313      	orrs	r3, r2
 8008d84:	b21b      	sxth	r3, r3
 8008d86:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	441a      	add	r2, r3
 8008d94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8008d98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008da0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008da4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	7b1b      	ldrb	r3, [r3, #12]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	f040 8180 	bne.w	80090b6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	785b      	ldrb	r3, [r3, #1]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 8084 	beq.w	8008ec8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	61bb      	str	r3, [r7, #24]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	461a      	mov	r2, r3
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	00da      	lsls	r2, r3, #3
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	4413      	add	r3, r2
 8008dde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008de2:	617b      	str	r3, [r7, #20]
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	88db      	ldrh	r3, [r3, #6]
 8008de8:	085b      	lsrs	r3, r3, #1
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	005b      	lsls	r3, r3, #1
 8008dee:	b29a      	uxth	r2, r3
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	881b      	ldrh	r3, [r3, #0]
 8008e00:	827b      	strh	r3, [r7, #18]
 8008e02:	8a7b      	ldrh	r3, [r7, #18]
 8008e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d01b      	beq.n	8008e44 <USB_ActivateEndpoint+0x180>
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	009b      	lsls	r3, r3, #2
 8008e14:	4413      	add	r3, r2
 8008e16:	881b      	ldrh	r3, [r3, #0]
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e22:	823b      	strh	r3, [r7, #16]
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	441a      	add	r2, r3
 8008e2e:	8a3b      	ldrh	r3, [r7, #16]
 8008e30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	78db      	ldrb	r3, [r3, #3]
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d020      	beq.n	8008e8e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	781b      	ldrb	r3, [r3, #0]
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	4413      	add	r3, r2
 8008e56:	881b      	ldrh	r3, [r3, #0]
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e62:	81bb      	strh	r3, [r7, #12]
 8008e64:	89bb      	ldrh	r3, [r7, #12]
 8008e66:	f083 0320 	eor.w	r3, r3, #32
 8008e6a:	81bb      	strh	r3, [r7, #12]
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	441a      	add	r2, r3
 8008e76:	89bb      	ldrh	r3, [r7, #12]
 8008e78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	8013      	strh	r3, [r2, #0]
 8008e8c:	e3f9      	b.n	8009682 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ea4:	81fb      	strh	r3, [r7, #14]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	441a      	add	r2, r3
 8008eb0:	89fb      	ldrh	r3, [r7, #14]
 8008eb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008eb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008eba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	8013      	strh	r3, [r2, #0]
 8008ec6:	e3dc      	b.n	8009682 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed8:	4413      	add	r3, r2
 8008eda:	633b      	str	r3, [r7, #48]	@ 0x30
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	00da      	lsls	r2, r3, #3
 8008ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee4:	4413      	add	r3, r2
 8008ee6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	88db      	ldrh	r3, [r3, #6]
 8008ef0:	085b      	lsrs	r3, r3, #1
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	005b      	lsls	r3, r3, #1
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f0c:	4413      	add	r3, r2
 8008f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	00da      	lsls	r2, r3, #3
 8008f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f18:	4413      	add	r3, r2
 8008f1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	881b      	ldrh	r3, [r3, #0]
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2e:	801a      	strh	r2, [r3, #0]
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d10a      	bne.n	8008f4e <USB_ActivateEndpoint+0x28a>
 8008f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f46:	b29a      	uxth	r2, r3
 8008f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4a:	801a      	strh	r2, [r3, #0]
 8008f4c:	e041      	b.n	8008fd2 <USB_ActivateEndpoint+0x30e>
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f54:	d81c      	bhi.n	8008f90 <USB_ActivateEndpoint+0x2cc>
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	691b      	ldr	r3, [r3, #16]
 8008f5a:	085b      	lsrs	r3, r3, #1
 8008f5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	f003 0301 	and.w	r3, r3, #1
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d004      	beq.n	8008f76 <USB_ActivateEndpoint+0x2b2>
 8008f6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f70:	3301      	adds	r3, #1
 8008f72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	029b      	lsls	r3, r3, #10
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	4313      	orrs	r3, r2
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8c:	801a      	strh	r2, [r3, #0]
 8008f8e:	e020      	b.n	8008fd2 <USB_ActivateEndpoint+0x30e>
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	095b      	lsrs	r3, r3, #5
 8008f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	691b      	ldr	r3, [r3, #16]
 8008f9e:	f003 031f 	and.w	r3, r3, #31
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d104      	bne.n	8008fb0 <USB_ActivateEndpoint+0x2ec>
 8008fa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008faa:	3b01      	subs	r3, #1
 8008fac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	881b      	ldrh	r3, [r3, #0]
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	029b      	lsls	r3, r3, #10
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	4413      	add	r3, r2
 8008fdc:	881b      	ldrh	r3, [r3, #0]
 8008fde:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008fe0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d01b      	beq.n	8009022 <USB_ActivateEndpoint+0x35e>
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	881b      	ldrh	r3, [r3, #0]
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009000:	843b      	strh	r3, [r7, #32]
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	441a      	add	r2, r3
 800900c:	8c3b      	ldrh	r3, [r7, #32]
 800900e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009012:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009016:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800901a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800901e:	b29b      	uxth	r3, r3
 8009020:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d124      	bne.n	8009074 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	4413      	add	r3, r2
 8009034:	881b      	ldrh	r3, [r3, #0]
 8009036:	b29b      	uxth	r3, r3
 8009038:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800903c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009040:	83bb      	strh	r3, [r7, #28]
 8009042:	8bbb      	ldrh	r3, [r7, #28]
 8009044:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009048:	83bb      	strh	r3, [r7, #28]
 800904a:	8bbb      	ldrh	r3, [r7, #28]
 800904c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009050:	83bb      	strh	r3, [r7, #28]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	441a      	add	r2, r3
 800905c:	8bbb      	ldrh	r3, [r7, #28]
 800905e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009062:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800906a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800906e:	b29b      	uxth	r3, r3
 8009070:	8013      	strh	r3, [r2, #0]
 8009072:	e306      	b.n	8009682 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	4413      	add	r3, r2
 800907e:	881b      	ldrh	r3, [r3, #0]
 8009080:	b29b      	uxth	r3, r3
 8009082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800908a:	83fb      	strh	r3, [r7, #30]
 800908c:	8bfb      	ldrh	r3, [r7, #30]
 800908e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009092:	83fb      	strh	r3, [r7, #30]
 8009094:	687a      	ldr	r2, [r7, #4]
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	441a      	add	r2, r3
 800909e:	8bfb      	ldrh	r3, [r7, #30]
 80090a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	8013      	strh	r3, [r2, #0]
 80090b4:	e2e5      	b.n	8009682 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	78db      	ldrb	r3, [r3, #3]
 80090ba:	2b02      	cmp	r3, #2
 80090bc:	d11e      	bne.n	80090fc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	4413      	add	r3, r2
 80090c8:	881b      	ldrh	r3, [r3, #0]
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090d4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	441a      	add	r2, r3
 80090e2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80090e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80090f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	8013      	strh	r3, [r2, #0]
 80090fa:	e01d      	b.n	8009138 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	4413      	add	r3, r2
 8009106:	881b      	ldrh	r3, [r3, #0]
 8009108:	b29b      	uxth	r3, r3
 800910a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800910e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009112:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	009b      	lsls	r3, r3, #2
 800911e:	441a      	add	r2, r3
 8009120:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8009124:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009128:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800912c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009130:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009134:	b29b      	uxth	r3, r3
 8009136:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009142:	b29b      	uxth	r3, r3
 8009144:	461a      	mov	r2, r3
 8009146:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009148:	4413      	add	r3, r2
 800914a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	00da      	lsls	r2, r3, #3
 8009152:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009154:	4413      	add	r3, r2
 8009156:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800915a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	891b      	ldrh	r3, [r3, #8]
 8009160:	085b      	lsrs	r3, r3, #1
 8009162:	b29b      	uxth	r3, r3
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	b29a      	uxth	r2, r3
 8009168:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800916a:	801a      	strh	r2, [r3, #0]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009176:	b29b      	uxth	r3, r3
 8009178:	461a      	mov	r2, r3
 800917a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800917c:	4413      	add	r3, r2
 800917e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	00da      	lsls	r2, r3, #3
 8009186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009188:	4413      	add	r3, r2
 800918a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800918e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	895b      	ldrh	r3, [r3, #10]
 8009194:	085b      	lsrs	r3, r3, #1
 8009196:	b29b      	uxth	r3, r3
 8009198:	005b      	lsls	r3, r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800919e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	785b      	ldrb	r3, [r3, #1]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f040 81af 	bne.w	8009508 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80091aa:	687a      	ldr	r2, [r7, #4]
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	4413      	add	r3, r2
 80091b4:	881b      	ldrh	r3, [r3, #0]
 80091b6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80091ba:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80091be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d01d      	beq.n	8009202 <USB_ActivateEndpoint+0x53e>
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	881b      	ldrh	r3, [r3, #0]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091dc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	441a      	add	r2, r3
 80091ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80091ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80091fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091fe:	b29b      	uxth	r3, r3
 8009200:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	4413      	add	r3, r2
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8009212:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8009216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800921a:	2b00      	cmp	r3, #0
 800921c:	d01d      	beq.n	800925a <USB_ActivateEndpoint+0x596>
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	4413      	add	r3, r2
 8009228:	881b      	ldrh	r3, [r3, #0]
 800922a:	b29b      	uxth	r3, r3
 800922c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009234:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	441a      	add	r2, r3
 8009242:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8009246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800924a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800924e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009252:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009256:	b29b      	uxth	r3, r3
 8009258:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	785b      	ldrb	r3, [r3, #1]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d16b      	bne.n	800933a <USB_ActivateEndpoint+0x676>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800926c:	b29b      	uxth	r3, r3
 800926e:	461a      	mov	r2, r3
 8009270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009272:	4413      	add	r3, r2
 8009274:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	00da      	lsls	r2, r3, #3
 800927c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800927e:	4413      	add	r3, r2
 8009280:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009284:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009288:	881b      	ldrh	r3, [r3, #0]
 800928a:	b29b      	uxth	r3, r3
 800928c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009290:	b29a      	uxth	r2, r3
 8009292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009294:	801a      	strh	r2, [r3, #0]
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d10a      	bne.n	80092b4 <USB_ActivateEndpoint+0x5f0>
 800929e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092a0:	881b      	ldrh	r3, [r3, #0]
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092ac:	b29a      	uxth	r2, r3
 80092ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092b0:	801a      	strh	r2, [r3, #0]
 80092b2:	e05d      	b.n	8009370 <USB_ActivateEndpoint+0x6ac>
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80092ba:	d81c      	bhi.n	80092f6 <USB_ActivateEndpoint+0x632>
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	085b      	lsrs	r3, r3, #1
 80092c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d004      	beq.n	80092dc <USB_ActivateEndpoint+0x618>
 80092d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092d6:	3301      	adds	r3, #1
 80092d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80092dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092de:	881b      	ldrh	r3, [r3, #0]
 80092e0:	b29a      	uxth	r2, r3
 80092e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	029b      	lsls	r3, r3, #10
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	4313      	orrs	r3, r2
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092f2:	801a      	strh	r2, [r3, #0]
 80092f4:	e03c      	b.n	8009370 <USB_ActivateEndpoint+0x6ac>
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	095b      	lsrs	r3, r3, #5
 80092fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	691b      	ldr	r3, [r3, #16]
 8009304:	f003 031f 	and.w	r3, r3, #31
 8009308:	2b00      	cmp	r3, #0
 800930a:	d104      	bne.n	8009316 <USB_ActivateEndpoint+0x652>
 800930c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009310:	3b01      	subs	r3, #1
 8009312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009318:	881b      	ldrh	r3, [r3, #0]
 800931a:	b29a      	uxth	r2, r3
 800931c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009320:	b29b      	uxth	r3, r3
 8009322:	029b      	lsls	r3, r3, #10
 8009324:	b29b      	uxth	r3, r3
 8009326:	4313      	orrs	r3, r2
 8009328:	b29b      	uxth	r3, r3
 800932a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800932e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009332:	b29a      	uxth	r2, r3
 8009334:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009336:	801a      	strh	r2, [r3, #0]
 8009338:	e01a      	b.n	8009370 <USB_ActivateEndpoint+0x6ac>
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	785b      	ldrb	r3, [r3, #1]
 800933e:	2b01      	cmp	r3, #1
 8009340:	d116      	bne.n	8009370 <USB_ActivateEndpoint+0x6ac>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	657b      	str	r3, [r7, #84]	@ 0x54
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800934c:	b29b      	uxth	r3, r3
 800934e:	461a      	mov	r2, r3
 8009350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009352:	4413      	add	r3, r2
 8009354:	657b      	str	r3, [r7, #84]	@ 0x54
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	00da      	lsls	r2, r3, #3
 800935c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800935e:	4413      	add	r3, r2
 8009360:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009364:	653b      	str	r3, [r7, #80]	@ 0x50
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	b29a      	uxth	r2, r3
 800936c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800936e:	801a      	strh	r2, [r3, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	647b      	str	r3, [r7, #68]	@ 0x44
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	785b      	ldrb	r3, [r3, #1]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d16b      	bne.n	8009454 <USB_ActivateEndpoint+0x790>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009386:	b29b      	uxth	r3, r3
 8009388:	461a      	mov	r2, r3
 800938a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800938c:	4413      	add	r3, r2
 800938e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	00da      	lsls	r2, r3, #3
 8009396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009398:	4413      	add	r3, r2
 800939a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800939e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a2:	881b      	ldrh	r3, [r3, #0]
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093aa:	b29a      	uxth	r2, r3
 80093ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ae:	801a      	strh	r2, [r3, #0]
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10a      	bne.n	80093ce <USB_ActivateEndpoint+0x70a>
 80093b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ba:	881b      	ldrh	r3, [r3, #0]
 80093bc:	b29b      	uxth	r3, r3
 80093be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c6:	b29a      	uxth	r2, r3
 80093c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ca:	801a      	strh	r2, [r3, #0]
 80093cc:	e05b      	b.n	8009486 <USB_ActivateEndpoint+0x7c2>
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	691b      	ldr	r3, [r3, #16]
 80093d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80093d4:	d81c      	bhi.n	8009410 <USB_ActivateEndpoint+0x74c>
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	085b      	lsrs	r3, r3, #1
 80093dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	f003 0301 	and.w	r3, r3, #1
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d004      	beq.n	80093f6 <USB_ActivateEndpoint+0x732>
 80093ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093f0:	3301      	adds	r3, #1
 80093f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009400:	b29b      	uxth	r3, r3
 8009402:	029b      	lsls	r3, r3, #10
 8009404:	b29b      	uxth	r3, r3
 8009406:	4313      	orrs	r3, r2
 8009408:	b29a      	uxth	r2, r3
 800940a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940c:	801a      	strh	r2, [r3, #0]
 800940e:	e03a      	b.n	8009486 <USB_ActivateEndpoint+0x7c2>
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	095b      	lsrs	r3, r3, #5
 8009416:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	f003 031f 	and.w	r3, r3, #31
 8009422:	2b00      	cmp	r3, #0
 8009424:	d104      	bne.n	8009430 <USB_ActivateEndpoint+0x76c>
 8009426:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800942a:	3b01      	subs	r3, #1
 800942c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009432:	881b      	ldrh	r3, [r3, #0]
 8009434:	b29a      	uxth	r2, r3
 8009436:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800943a:	b29b      	uxth	r3, r3
 800943c:	029b      	lsls	r3, r3, #10
 800943e:	b29b      	uxth	r3, r3
 8009440:	4313      	orrs	r3, r2
 8009442:	b29b      	uxth	r3, r3
 8009444:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009448:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800944c:	b29a      	uxth	r2, r3
 800944e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009450:	801a      	strh	r2, [r3, #0]
 8009452:	e018      	b.n	8009486 <USB_ActivateEndpoint+0x7c2>
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	785b      	ldrb	r3, [r3, #1]
 8009458:	2b01      	cmp	r3, #1
 800945a:	d114      	bne.n	8009486 <USB_ActivateEndpoint+0x7c2>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009462:	b29b      	uxth	r3, r3
 8009464:	461a      	mov	r2, r3
 8009466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009468:	4413      	add	r3, r2
 800946a:	647b      	str	r3, [r7, #68]	@ 0x44
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	00da      	lsls	r2, r3, #3
 8009472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009474:	4413      	add	r3, r2
 8009476:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800947a:	643b      	str	r3, [r7, #64]	@ 0x40
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	b29a      	uxth	r2, r3
 8009482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009484:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	881b      	ldrh	r3, [r3, #0]
 8009492:	b29b      	uxth	r3, r3
 8009494:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800949c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800949e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80094a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80094a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80094a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80094a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80094ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	441a      	add	r2, r3
 80094b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80094ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	4413      	add	r3, r2
 80094d8:	881b      	ldrh	r3, [r3, #0]
 80094da:	b29b      	uxth	r3, r3
 80094dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094e4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	441a      	add	r2, r3
 80094f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80094f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009502:	b29b      	uxth	r3, r3
 8009504:	8013      	strh	r3, [r2, #0]
 8009506:	e0bc      	b.n	8009682 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4413      	add	r3, r2
 8009512:	881b      	ldrh	r3, [r3, #0]
 8009514:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8009518:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800951c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009520:	2b00      	cmp	r3, #0
 8009522:	d01d      	beq.n	8009560 <USB_ActivateEndpoint+0x89c>
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4413      	add	r3, r2
 800952e:	881b      	ldrh	r3, [r3, #0]
 8009530:	b29b      	uxth	r3, r3
 8009532:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800953a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	441a      	add	r2, r3
 8009548:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800954c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009550:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009554:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009558:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800955c:	b29b      	uxth	r3, r3
 800955e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	881b      	ldrh	r3, [r3, #0]
 800956c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8009570:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8009574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009578:	2b00      	cmp	r3, #0
 800957a:	d01d      	beq.n	80095b8 <USB_ActivateEndpoint+0x8f4>
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	881b      	ldrh	r3, [r3, #0]
 8009588:	b29b      	uxth	r3, r3
 800958a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800958e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009592:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	441a      	add	r2, r3
 80095a0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80095a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	78db      	ldrb	r3, [r3, #3]
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d024      	beq.n	800960a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4413      	add	r3, r2
 80095ca:	881b      	ldrh	r3, [r3, #0]
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095d6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80095da:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80095de:	f083 0320 	eor.w	r3, r3, #32
 80095e2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	441a      	add	r2, r3
 80095f0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80095f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009604:	b29b      	uxth	r3, r3
 8009606:	8013      	strh	r3, [r2, #0]
 8009608:	e01d      	b.n	8009646 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	4413      	add	r3, r2
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	b29b      	uxth	r3, r3
 8009618:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800961c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009620:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	441a      	add	r2, r3
 800962e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009632:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009636:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800963a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800963e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009642:	b29b      	uxth	r3, r3
 8009644:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	781b      	ldrb	r3, [r3, #0]
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	4413      	add	r3, r2
 8009650:	881b      	ldrh	r3, [r3, #0]
 8009652:	b29b      	uxth	r3, r3
 8009654:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	441a      	add	r2, r3
 800966a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800966e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009672:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800967a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800967e:	b29b      	uxth	r3, r3
 8009680:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009682:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8009686:	4618      	mov	r0, r3
 8009688:	379c      	adds	r7, #156	@ 0x9c
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop

08009694 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009694:	b480      	push	{r7}
 8009696:	b08d      	sub	sp, #52	@ 0x34
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
 800969c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	7b1b      	ldrb	r3, [r3, #12]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f040 808e 	bne.w	80097c4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	785b      	ldrb	r3, [r3, #1]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d044      	beq.n	800973a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	4413      	add	r3, r2
 80096ba:	881b      	ldrh	r3, [r3, #0]
 80096bc:	81bb      	strh	r3, [r7, #12]
 80096be:	89bb      	ldrh	r3, [r7, #12]
 80096c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01b      	beq.n	8009700 <USB_DeactivateEndpoint+0x6c>
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	881b      	ldrh	r3, [r3, #0]
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096de:	817b      	strh	r3, [r7, #10]
 80096e0:	687a      	ldr	r2, [r7, #4]
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	441a      	add	r2, r3
 80096ea:	897b      	ldrh	r3, [r7, #10]
 80096ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4413      	add	r3, r2
 800970a:	881b      	ldrh	r3, [r3, #0]
 800970c:	b29b      	uxth	r3, r3
 800970e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009712:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009716:	813b      	strh	r3, [r7, #8]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	441a      	add	r2, r3
 8009722:	893b      	ldrh	r3, [r7, #8]
 8009724:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009728:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800972c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009734:	b29b      	uxth	r3, r3
 8009736:	8013      	strh	r3, [r2, #0]
 8009738:	e192      	b.n	8009a60 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	4413      	add	r3, r2
 8009744:	881b      	ldrh	r3, [r3, #0]
 8009746:	827b      	strh	r3, [r7, #18]
 8009748:	8a7b      	ldrh	r3, [r7, #18]
 800974a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d01b      	beq.n	800978a <USB_DeactivateEndpoint+0xf6>
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	4413      	add	r3, r2
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	b29b      	uxth	r3, r3
 8009760:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009768:	823b      	strh	r3, [r7, #16]
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	009b      	lsls	r3, r3, #2
 8009772:	441a      	add	r2, r3
 8009774:	8a3b      	ldrh	r3, [r7, #16]
 8009776:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800977a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800977e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009786:	b29b      	uxth	r3, r3
 8009788:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	4413      	add	r3, r2
 8009794:	881b      	ldrh	r3, [r3, #0]
 8009796:	b29b      	uxth	r3, r3
 8009798:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800979c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a0:	81fb      	strh	r3, [r7, #14]
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	441a      	add	r2, r3
 80097ac:	89fb      	ldrh	r3, [r7, #14]
 80097ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097be:	b29b      	uxth	r3, r3
 80097c0:	8013      	strh	r3, [r2, #0]
 80097c2:	e14d      	b.n	8009a60 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	785b      	ldrb	r3, [r3, #1]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f040 80a5 	bne.w	8009918 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	881b      	ldrh	r3, [r3, #0]
 80097da:	843b      	strh	r3, [r7, #32]
 80097dc:	8c3b      	ldrh	r3, [r7, #32]
 80097de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d01b      	beq.n	800981e <USB_DeactivateEndpoint+0x18a>
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	4413      	add	r3, r2
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097fc:	83fb      	strh	r3, [r7, #30]
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	441a      	add	r2, r3
 8009808:	8bfb      	ldrh	r3, [r7, #30]
 800980a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800980e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009812:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800981a:	b29b      	uxth	r3, r3
 800981c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	4413      	add	r3, r2
 8009828:	881b      	ldrh	r3, [r3, #0]
 800982a:	83bb      	strh	r3, [r7, #28]
 800982c:	8bbb      	ldrh	r3, [r7, #28]
 800982e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009832:	2b00      	cmp	r3, #0
 8009834:	d01b      	beq.n	800986e <USB_DeactivateEndpoint+0x1da>
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	b29b      	uxth	r3, r3
 8009844:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800984c:	837b      	strh	r3, [r7, #26]
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	441a      	add	r2, r3
 8009858:	8b7b      	ldrh	r3, [r7, #26]
 800985a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800985e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009866:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800986a:	b29b      	uxth	r3, r3
 800986c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	4413      	add	r3, r2
 8009878:	881b      	ldrh	r3, [r3, #0]
 800987a:	b29b      	uxth	r3, r3
 800987c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009884:	833b      	strh	r3, [r7, #24]
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	441a      	add	r2, r3
 8009890:	8b3b      	ldrh	r3, [r7, #24]
 8009892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800989a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800989e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80098a2:	b29b      	uxth	r3, r3
 80098a4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	4413      	add	r3, r2
 80098b0:	881b      	ldrh	r3, [r3, #0]
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098bc:	82fb      	strh	r3, [r7, #22]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	441a      	add	r2, r3
 80098c8:	8afb      	ldrh	r3, [r7, #22]
 80098ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098da:	b29b      	uxth	r3, r3
 80098dc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4413      	add	r3, r2
 80098e8:	881b      	ldrh	r3, [r3, #0]
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098f4:	82bb      	strh	r3, [r7, #20]
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	441a      	add	r2, r3
 8009900:	8abb      	ldrh	r3, [r7, #20]
 8009902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800990a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800990e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009912:	b29b      	uxth	r3, r3
 8009914:	8013      	strh	r3, [r2, #0]
 8009916:	e0a3      	b.n	8009a60 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	4413      	add	r3, r2
 8009922:	881b      	ldrh	r3, [r3, #0]
 8009924:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009926:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009928:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800992c:	2b00      	cmp	r3, #0
 800992e:	d01b      	beq.n	8009968 <USB_DeactivateEndpoint+0x2d4>
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4413      	add	r3, r2
 800993a:	881b      	ldrh	r3, [r3, #0]
 800993c:	b29b      	uxth	r3, r3
 800993e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009946:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	441a      	add	r2, r3
 8009952:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009954:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009958:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800995c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009964:	b29b      	uxth	r3, r3
 8009966:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	4413      	add	r3, r2
 8009972:	881b      	ldrh	r3, [r3, #0]
 8009974:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8009976:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800997c:	2b00      	cmp	r3, #0
 800997e:	d01b      	beq.n	80099b8 <USB_DeactivateEndpoint+0x324>
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	4413      	add	r3, r2
 800998a:	881b      	ldrh	r3, [r3, #0]
 800998c:	b29b      	uxth	r3, r3
 800998e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009996:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	441a      	add	r2, r3
 80099a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80099a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	881b      	ldrh	r3, [r3, #0]
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80099d0:	687a      	ldr	r2, [r7, #4]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	441a      	add	r2, r3
 80099da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80099dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80099e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	4413      	add	r3, r2
 80099fa:	881b      	ldrh	r3, [r3, #0]
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	441a      	add	r2, r3
 8009a12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009a14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	881b      	ldrh	r3, [r3, #0]
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	441a      	add	r2, r3
 8009a4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009a4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009a60:	2300      	movs	r3, #0
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3734      	adds	r7, #52	@ 0x34
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr

08009a6e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b0ac      	sub	sp, #176	@ 0xb0
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
 8009a76:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	785b      	ldrb	r3, [r3, #1]
 8009a7c:	2b01      	cmp	r3, #1
 8009a7e:	f040 84ca 	bne.w	800a416 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	699a      	ldr	r2, [r3, #24]
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d904      	bls.n	8009a98 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a96:	e003      	b.n	8009aa0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	7b1b      	ldrb	r3, [r3, #12]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d122      	bne.n	8009aee <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	6959      	ldr	r1, [r3, #20]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	88da      	ldrh	r2, [r3, #6]
 8009ab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ab4:	b29b      	uxth	r3, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 febd 	bl	800a836 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	613b      	str	r3, [r7, #16]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	461a      	mov	r2, r3
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	4413      	add	r3, r2
 8009ace:	613b      	str	r3, [r7, #16]
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	00da      	lsls	r2, r3, #3
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	801a      	strh	r2, [r3, #0]
 8009aea:	f000 bc6f 	b.w	800a3cc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	78db      	ldrb	r3, [r3, #3]
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	f040 831e 	bne.w	800a134 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	6a1a      	ldr	r2, [r3, #32]
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	f240 82cf 	bls.w	800a0a4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	881b      	ldrh	r3, [r3, #0]
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b1c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	441a      	add	r2, r3
 8009b2a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009b2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b36:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	6a1a      	ldr	r2, [r3, #32]
 8009b46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b4a:	1ad2      	subs	r2, r2, r3
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009b50:	687a      	ldr	r2, [r7, #4]
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	781b      	ldrb	r3, [r3, #0]
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	4413      	add	r3, r2
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f000 814f 	beq.w	8009e06 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	785b      	ldrb	r3, [r3, #1]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d16b      	bne.n	8009c4c <USB_EPStartXfer+0x1de>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	461a      	mov	r2, r3
 8009b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b84:	4413      	add	r3, r2
 8009b86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	00da      	lsls	r2, r3, #3
 8009b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b90:	4413      	add	r3, r2
 8009b92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ba2:	b29a      	uxth	r2, r3
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba6:	801a      	strh	r2, [r3, #0]
 8009ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d10a      	bne.n	8009bc6 <USB_EPStartXfer+0x158>
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb2:	881b      	ldrh	r3, [r3, #0]
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bbe:	b29a      	uxth	r2, r3
 8009bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc2:	801a      	strh	r2, [r3, #0]
 8009bc4:	e05b      	b.n	8009c7e <USB_EPStartXfer+0x210>
 8009bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bca:	2b3e      	cmp	r3, #62	@ 0x3e
 8009bcc:	d81c      	bhi.n	8009c08 <USB_EPStartXfer+0x19a>
 8009bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bd2:	085b      	lsrs	r3, r3, #1
 8009bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bdc:	f003 0301 	and.w	r3, r3, #1
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d004      	beq.n	8009bee <USB_EPStartXfer+0x180>
 8009be4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009be8:	3301      	adds	r3, #1
 8009bea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf0:	881b      	ldrh	r3, [r3, #0]
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	029b      	lsls	r3, r3, #10
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c04:	801a      	strh	r2, [r3, #0]
 8009c06:	e03a      	b.n	8009c7e <USB_EPStartXfer+0x210>
 8009c08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c0c:	095b      	lsrs	r3, r3, #5
 8009c0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009c12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c16:	f003 031f 	and.w	r3, r3, #31
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d104      	bne.n	8009c28 <USB_EPStartXfer+0x1ba>
 8009c1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c22:	3b01      	subs	r3, #1
 8009c24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2a:	881b      	ldrh	r3, [r3, #0]
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	029b      	lsls	r3, r3, #10
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c44:	b29a      	uxth	r2, r3
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c48:	801a      	strh	r2, [r3, #0]
 8009c4a:	e018      	b.n	8009c7e <USB_EPStartXfer+0x210>
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	785b      	ldrb	r3, [r3, #1]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d114      	bne.n	8009c7e <USB_EPStartXfer+0x210>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c60:	4413      	add	r3, r2
 8009c62:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	00da      	lsls	r2, r3, #3
 8009c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6c:	4413      	add	r3, r2
 8009c6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c78:	b29a      	uxth	r2, r3
 8009c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c7c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	895b      	ldrh	r3, [r3, #10]
 8009c82:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	6959      	ldr	r1, [r3, #20]
 8009c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fdce 	bl	800a836 <USB_WritePMA>
            ep->xfer_buff += len;
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	695a      	ldr	r2, [r3, #20]
 8009c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ca2:	441a      	add	r2, r3
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	6a1a      	ldr	r2, [r3, #32]
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	691b      	ldr	r3, [r3, #16]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d907      	bls.n	8009cc4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	6a1a      	ldr	r2, [r3, #32]
 8009cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cbc:	1ad2      	subs	r2, r2, r3
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	621a      	str	r2, [r3, #32]
 8009cc2:	e006      	b.n	8009cd2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	6a1b      	ldr	r3, [r3, #32]
 8009cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	785b      	ldrb	r3, [r3, #1]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d16b      	bne.n	8009db2 <USB_EPStartXfer+0x344>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	61bb      	str	r3, [r7, #24]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	69bb      	ldr	r3, [r7, #24]
 8009cea:	4413      	add	r3, r2
 8009cec:	61bb      	str	r3, [r7, #24]
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	00da      	lsls	r2, r3, #3
 8009cf4:	69bb      	ldr	r3, [r7, #24]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009cfc:	617b      	str	r3, [r7, #20]
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	881b      	ldrh	r3, [r3, #0]
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d08:	b29a      	uxth	r2, r3
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	801a      	strh	r2, [r3, #0]
 8009d0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d10a      	bne.n	8009d2c <USB_EPStartXfer+0x2be>
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	881b      	ldrh	r3, [r3, #0]
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d24:	b29a      	uxth	r2, r3
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	801a      	strh	r2, [r3, #0]
 8009d2a:	e05d      	b.n	8009de8 <USB_EPStartXfer+0x37a>
 8009d2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d30:	2b3e      	cmp	r3, #62	@ 0x3e
 8009d32:	d81c      	bhi.n	8009d6e <USB_EPStartXfer+0x300>
 8009d34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d38:	085b      	lsrs	r3, r3, #1
 8009d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d004      	beq.n	8009d54 <USB_EPStartXfer+0x2e6>
 8009d4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d4e:	3301      	adds	r3, #1
 8009d50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	881b      	ldrh	r3, [r3, #0]
 8009d58:	b29a      	uxth	r2, r3
 8009d5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	029b      	lsls	r3, r3, #10
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	4313      	orrs	r3, r2
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	801a      	strh	r2, [r3, #0]
 8009d6c:	e03c      	b.n	8009de8 <USB_EPStartXfer+0x37a>
 8009d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d72:	095b      	lsrs	r3, r3, #5
 8009d74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d7c:	f003 031f 	and.w	r3, r3, #31
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d104      	bne.n	8009d8e <USB_EPStartXfer+0x320>
 8009d84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	881b      	ldrh	r3, [r3, #0]
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	029b      	lsls	r3, r3, #10
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009da6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009daa:	b29a      	uxth	r2, r3
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	801a      	strh	r2, [r3, #0]
 8009db0:	e01a      	b.n	8009de8 <USB_EPStartXfer+0x37a>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	785b      	ldrb	r3, [r3, #1]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d116      	bne.n	8009de8 <USB_EPStartXfer+0x37a>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	623b      	str	r3, [r7, #32]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	4413      	add	r3, r2
 8009dcc:	623b      	str	r3, [r7, #32]
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	00da      	lsls	r2, r3, #3
 8009dd4:	6a3b      	ldr	r3, [r7, #32]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009ddc:	61fb      	str	r3, [r7, #28]
 8009dde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009de2:	b29a      	uxth	r2, r3
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	891b      	ldrh	r3, [r3, #8]
 8009dec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	6959      	ldr	r1, [r3, #20]
 8009df4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 fd19 	bl	800a836 <USB_WritePMA>
 8009e04:	e2e2      	b.n	800a3cc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	785b      	ldrb	r3, [r3, #1]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d16b      	bne.n	8009ee6 <USB_EPStartXfer+0x478>
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e1e:	4413      	add	r3, r2
 8009e20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	00da      	lsls	r2, r3, #3
 8009e28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e34:	881b      	ldrh	r3, [r3, #0]
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e3c:	b29a      	uxth	r2, r3
 8009e3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e40:	801a      	strh	r2, [r3, #0]
 8009e42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d10a      	bne.n	8009e60 <USB_EPStartXfer+0x3f2>
 8009e4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e4c:	881b      	ldrh	r3, [r3, #0]
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e5c:	801a      	strh	r2, [r3, #0]
 8009e5e:	e05d      	b.n	8009f1c <USB_EPStartXfer+0x4ae>
 8009e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e64:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e66:	d81c      	bhi.n	8009ea2 <USB_EPStartXfer+0x434>
 8009e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e6c:	085b      	lsrs	r3, r3, #1
 8009e6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d004      	beq.n	8009e88 <USB_EPStartXfer+0x41a>
 8009e7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e82:	3301      	adds	r3, #1
 8009e84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e8a:	881b      	ldrh	r3, [r3, #0]
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	029b      	lsls	r3, r3, #10
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	b29a      	uxth	r2, r3
 8009e9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e9e:	801a      	strh	r2, [r3, #0]
 8009ea0:	e03c      	b.n	8009f1c <USB_EPStartXfer+0x4ae>
 8009ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ea6:	095b      	lsrs	r3, r3, #5
 8009ea8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009eac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009eb0:	f003 031f 	and.w	r3, r3, #31
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d104      	bne.n	8009ec2 <USB_EPStartXfer+0x454>
 8009eb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009ebc:	3b01      	subs	r3, #1
 8009ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009ec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ec4:	881b      	ldrh	r3, [r3, #0]
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	029b      	lsls	r3, r3, #10
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009eda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ede:	b29a      	uxth	r2, r3
 8009ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ee2:	801a      	strh	r2, [r3, #0]
 8009ee4:	e01a      	b.n	8009f1c <USB_EPStartXfer+0x4ae>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	785b      	ldrb	r3, [r3, #1]
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d116      	bne.n	8009f1c <USB_EPStartXfer+0x4ae>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ef8:	b29b      	uxth	r3, r3
 8009efa:	461a      	mov	r2, r3
 8009efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009efe:	4413      	add	r3, r2
 8009f00:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	00da      	lsls	r2, r3, #3
 8009f08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f0a:	4413      	add	r3, r2
 8009f0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009f10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f16:	b29a      	uxth	r2, r3
 8009f18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f1a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	891b      	ldrh	r3, [r3, #8]
 8009f20:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	6959      	ldr	r1, [r3, #20]
 8009f28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fc7f 	bl	800a836 <USB_WritePMA>
            ep->xfer_buff += len;
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	695a      	ldr	r2, [r3, #20]
 8009f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f40:	441a      	add	r2, r3
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	6a1a      	ldr	r2, [r3, #32]
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d907      	bls.n	8009f62 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	6a1a      	ldr	r2, [r3, #32]
 8009f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f5a:	1ad2      	subs	r2, r2, r3
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	621a      	str	r2, [r3, #32]
 8009f60:	e006      	b.n	8009f70 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	785b      	ldrb	r3, [r3, #1]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d16b      	bne.n	800a054 <USB_EPStartXfer+0x5e6>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	461a      	mov	r2, r3
 8009f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8c:	4413      	add	r3, r2
 8009f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	00da      	lsls	r2, r3, #3
 8009f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f98:	4413      	add	r3, r2
 8009f9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fa2:	881b      	ldrh	r3, [r3, #0]
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009faa:	b29a      	uxth	r2, r3
 8009fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fae:	801a      	strh	r2, [r3, #0]
 8009fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d10a      	bne.n	8009fce <USB_EPStartXfer+0x560>
 8009fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fba:	881b      	ldrh	r3, [r3, #0]
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fc6:	b29a      	uxth	r2, r3
 8009fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fca:	801a      	strh	r2, [r3, #0]
 8009fcc:	e05b      	b.n	800a086 <USB_EPStartXfer+0x618>
 8009fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fd2:	2b3e      	cmp	r3, #62	@ 0x3e
 8009fd4:	d81c      	bhi.n	800a010 <USB_EPStartXfer+0x5a2>
 8009fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fda:	085b      	lsrs	r3, r3, #1
 8009fdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fe4:	f003 0301 	and.w	r3, r3, #1
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d004      	beq.n	8009ff6 <USB_EPStartXfer+0x588>
 8009fec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff8:	881b      	ldrh	r3, [r3, #0]
 8009ffa:	b29a      	uxth	r2, r3
 8009ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a000:	b29b      	uxth	r3, r3
 800a002:	029b      	lsls	r3, r3, #10
 800a004:	b29b      	uxth	r3, r3
 800a006:	4313      	orrs	r3, r2
 800a008:	b29a      	uxth	r2, r3
 800a00a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a00c:	801a      	strh	r2, [r3, #0]
 800a00e:	e03a      	b.n	800a086 <USB_EPStartXfer+0x618>
 800a010:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a014:	095b      	lsrs	r3, r3, #5
 800a016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a01a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a01e:	f003 031f 	and.w	r3, r3, #31
 800a022:	2b00      	cmp	r3, #0
 800a024:	d104      	bne.n	800a030 <USB_EPStartXfer+0x5c2>
 800a026:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a02a:	3b01      	subs	r3, #1
 800a02c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a032:	881b      	ldrh	r3, [r3, #0]
 800a034:	b29a      	uxth	r2, r3
 800a036:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	029b      	lsls	r3, r3, #10
 800a03e:	b29b      	uxth	r3, r3
 800a040:	4313      	orrs	r3, r2
 800a042:	b29b      	uxth	r3, r3
 800a044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a050:	801a      	strh	r2, [r3, #0]
 800a052:	e018      	b.n	800a086 <USB_EPStartXfer+0x618>
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	785b      	ldrb	r3, [r3, #1]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d114      	bne.n	800a086 <USB_EPStartXfer+0x618>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a062:	b29b      	uxth	r3, r3
 800a064:	461a      	mov	r2, r3
 800a066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a068:	4413      	add	r3, r2
 800a06a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	00da      	lsls	r2, r3, #3
 800a072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a074:	4413      	add	r3, r2
 800a076:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a07c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a080:	b29a      	uxth	r2, r3
 800a082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a084:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	895b      	ldrh	r3, [r3, #10]
 800a08a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	6959      	ldr	r1, [r3, #20]
 800a092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a096:	b29b      	uxth	r3, r3
 800a098:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fbca 	bl	800a836 <USB_WritePMA>
 800a0a2:	e193      	b.n	800a3cc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	6a1b      	ldr	r3, [r3, #32]
 800a0a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	009b      	lsls	r3, r3, #2
 800a0b4:	4413      	add	r3, r2
 800a0b6:	881b      	ldrh	r3, [r3, #0]
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a0be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	441a      	add	r2, r3
 800a0d0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a0d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0f8:	4413      	add	r3, r2
 800a0fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	00da      	lsls	r2, r3, #3
 800a102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a104:	4413      	add	r3, r2
 800a106:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a10a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a10c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a110:	b29a      	uxth	r2, r3
 800a112:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a114:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	891b      	ldrh	r3, [r3, #8]
 800a11a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	6959      	ldr	r1, [r3, #20]
 800a122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a126:	b29b      	uxth	r3, r3
 800a128:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 fb82 	bl	800a836 <USB_WritePMA>
 800a132:	e14b      	b.n	800a3cc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	6a1a      	ldr	r2, [r3, #32]
 800a138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a13c:	1ad2      	subs	r2, r2, r3
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	4413      	add	r3, r2
 800a14c:	881b      	ldrh	r3, [r3, #0]
 800a14e:	b29b      	uxth	r3, r3
 800a150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a154:	2b00      	cmp	r3, #0
 800a156:	f000 809a 	beq.w	800a28e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	673b      	str	r3, [r7, #112]	@ 0x70
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	785b      	ldrb	r3, [r3, #1]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d16b      	bne.n	800a23e <USB_EPStartXfer+0x7d0>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a170:	b29b      	uxth	r3, r3
 800a172:	461a      	mov	r2, r3
 800a174:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a176:	4413      	add	r3, r2
 800a178:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	00da      	lsls	r2, r3, #3
 800a180:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a182:	4413      	add	r3, r2
 800a184:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a188:	667b      	str	r3, [r7, #100]	@ 0x64
 800a18a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a18c:	881b      	ldrh	r3, [r3, #0]
 800a18e:	b29b      	uxth	r3, r3
 800a190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a194:	b29a      	uxth	r2, r3
 800a196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a198:	801a      	strh	r2, [r3, #0]
 800a19a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d10a      	bne.n	800a1b8 <USB_EPStartXfer+0x74a>
 800a1a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1a4:	881b      	ldrh	r3, [r3, #0]
 800a1a6:	b29b      	uxth	r3, r3
 800a1a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1b0:	b29a      	uxth	r2, r3
 800a1b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1b4:	801a      	strh	r2, [r3, #0]
 800a1b6:	e05b      	b.n	800a270 <USB_EPStartXfer+0x802>
 800a1b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a1be:	d81c      	bhi.n	800a1fa <USB_EPStartXfer+0x78c>
 800a1c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1c4:	085b      	lsrs	r3, r3, #1
 800a1c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a1ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1ce:	f003 0301 	and.w	r3, r3, #1
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d004      	beq.n	800a1e0 <USB_EPStartXfer+0x772>
 800a1d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a1da:	3301      	adds	r3, #1
 800a1dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a1e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1e2:	881b      	ldrh	r3, [r3, #0]
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a1ea:	b29b      	uxth	r3, r3
 800a1ec:	029b      	lsls	r3, r3, #10
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1f6:	801a      	strh	r2, [r3, #0]
 800a1f8:	e03a      	b.n	800a270 <USB_EPStartXfer+0x802>
 800a1fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1fe:	095b      	lsrs	r3, r3, #5
 800a200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a208:	f003 031f 	and.w	r3, r3, #31
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d104      	bne.n	800a21a <USB_EPStartXfer+0x7ac>
 800a210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a214:	3b01      	subs	r3, #1
 800a216:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a21a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a21c:	881b      	ldrh	r3, [r3, #0]
 800a21e:	b29a      	uxth	r2, r3
 800a220:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a224:	b29b      	uxth	r3, r3
 800a226:	029b      	lsls	r3, r3, #10
 800a228:	b29b      	uxth	r3, r3
 800a22a:	4313      	orrs	r3, r2
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a232:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a236:	b29a      	uxth	r2, r3
 800a238:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a23a:	801a      	strh	r2, [r3, #0]
 800a23c:	e018      	b.n	800a270 <USB_EPStartXfer+0x802>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	785b      	ldrb	r3, [r3, #1]
 800a242:	2b01      	cmp	r3, #1
 800a244:	d114      	bne.n	800a270 <USB_EPStartXfer+0x802>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	461a      	mov	r2, r3
 800a250:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a252:	4413      	add	r3, r2
 800a254:	673b      	str	r3, [r7, #112]	@ 0x70
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	00da      	lsls	r2, r3, #3
 800a25c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a25e:	4413      	add	r3, r2
 800a260:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a264:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a26e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	895b      	ldrh	r3, [r3, #10]
 800a274:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	6959      	ldr	r1, [r3, #20]
 800a27c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a280:	b29b      	uxth	r3, r3
 800a282:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 fad5 	bl	800a836 <USB_WritePMA>
 800a28c:	e09e      	b.n	800a3cc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	785b      	ldrb	r3, [r3, #1]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d16b      	bne.n	800a36e <USB_EPStartXfer+0x900>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a2a6:	4413      	add	r3, r2
 800a2a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	00da      	lsls	r2, r3, #3
 800a2b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a2b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a2ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2bc:	881b      	ldrh	r3, [r3, #0]
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2c4:	b29a      	uxth	r2, r3
 800a2c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2c8:	801a      	strh	r2, [r3, #0]
 800a2ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d10a      	bne.n	800a2e8 <USB_EPStartXfer+0x87a>
 800a2d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2d4:	881b      	ldrh	r3, [r3, #0]
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2e4:	801a      	strh	r2, [r3, #0]
 800a2e6:	e063      	b.n	800a3b0 <USB_EPStartXfer+0x942>
 800a2e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2ee:	d81c      	bhi.n	800a32a <USB_EPStartXfer+0x8bc>
 800a2f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2f4:	085b      	lsrs	r3, r3, #1
 800a2f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2fe:	f003 0301 	and.w	r3, r3, #1
 800a302:	2b00      	cmp	r3, #0
 800a304:	d004      	beq.n	800a310 <USB_EPStartXfer+0x8a2>
 800a306:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a30a:	3301      	adds	r3, #1
 800a30c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a310:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a312:	881b      	ldrh	r3, [r3, #0]
 800a314:	b29a      	uxth	r2, r3
 800a316:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	029b      	lsls	r3, r3, #10
 800a31e:	b29b      	uxth	r3, r3
 800a320:	4313      	orrs	r3, r2
 800a322:	b29a      	uxth	r2, r3
 800a324:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a326:	801a      	strh	r2, [r3, #0]
 800a328:	e042      	b.n	800a3b0 <USB_EPStartXfer+0x942>
 800a32a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a32e:	095b      	lsrs	r3, r3, #5
 800a330:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a338:	f003 031f 	and.w	r3, r3, #31
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d104      	bne.n	800a34a <USB_EPStartXfer+0x8dc>
 800a340:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a344:	3b01      	subs	r3, #1
 800a346:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a34a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a34c:	881b      	ldrh	r3, [r3, #0]
 800a34e:	b29a      	uxth	r2, r3
 800a350:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a354:	b29b      	uxth	r3, r3
 800a356:	029b      	lsls	r3, r3, #10
 800a358:	b29b      	uxth	r3, r3
 800a35a:	4313      	orrs	r3, r2
 800a35c:	b29b      	uxth	r3, r3
 800a35e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a362:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a366:	b29a      	uxth	r2, r3
 800a368:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a36a:	801a      	strh	r2, [r3, #0]
 800a36c:	e020      	b.n	800a3b0 <USB_EPStartXfer+0x942>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	785b      	ldrb	r3, [r3, #1]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d11c      	bne.n	800a3b0 <USB_EPStartXfer+0x942>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a382:	b29b      	uxth	r3, r3
 800a384:	461a      	mov	r2, r3
 800a386:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a38a:	4413      	add	r3, r2
 800a38c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	781b      	ldrb	r3, [r3, #0]
 800a394:	00da      	lsls	r2, r3, #3
 800a396:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a39a:	4413      	add	r3, r2
 800a39c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a3a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3a8:	b29a      	uxth	r2, r3
 800a3aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a3ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	891b      	ldrh	r3, [r3, #8]
 800a3b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	6959      	ldr	r1, [r3, #20]
 800a3bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 fa35 	bl	800a836 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	881b      	ldrh	r3, [r3, #0]
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3e2:	817b      	strh	r3, [r7, #10]
 800a3e4:	897b      	ldrh	r3, [r7, #10]
 800a3e6:	f083 0310 	eor.w	r3, r3, #16
 800a3ea:	817b      	strh	r3, [r7, #10]
 800a3ec:	897b      	ldrh	r3, [r7, #10]
 800a3ee:	f083 0320 	eor.w	r3, r3, #32
 800a3f2:	817b      	strh	r3, [r7, #10]
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	781b      	ldrb	r3, [r3, #0]
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	441a      	add	r2, r3
 800a3fe:	897b      	ldrh	r3, [r7, #10]
 800a400:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a404:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a408:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a40c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a410:	b29b      	uxth	r3, r3
 800a412:	8013      	strh	r3, [r2, #0]
 800a414:	e0d5      	b.n	800a5c2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	7b1b      	ldrb	r3, [r3, #12]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d156      	bne.n	800a4cc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d122      	bne.n	800a46c <USB_EPStartXfer+0x9fe>
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	78db      	ldrb	r3, [r3, #3]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d11e      	bne.n	800a46c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	009b      	lsls	r3, r3, #2
 800a436:	4413      	add	r3, r2
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a440:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a444:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a448:	687a      	ldr	r2, [r7, #4]
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	441a      	add	r2, r3
 800a452:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a45a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a45e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a466:	b29b      	uxth	r3, r3
 800a468:	8013      	strh	r3, [r2, #0]
 800a46a:	e01d      	b.n	800a4a8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	781b      	ldrb	r3, [r3, #0]
 800a472:	009b      	lsls	r3, r3, #2
 800a474:	4413      	add	r3, r2
 800a476:	881b      	ldrh	r3, [r3, #0]
 800a478:	b29b      	uxth	r3, r3
 800a47a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a47e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a482:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	441a      	add	r2, r3
 800a490:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a49c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	699a      	ldr	r2, [r3, #24]
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	691b      	ldr	r3, [r3, #16]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d907      	bls.n	800a4c4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	699a      	ldr	r2, [r3, #24]
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	1ad2      	subs	r2, r2, r3
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	619a      	str	r2, [r3, #24]
 800a4c2:	e054      	b.n	800a56e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	619a      	str	r2, [r3, #24]
 800a4ca:	e050      	b.n	800a56e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	78db      	ldrb	r3, [r3, #3]
 800a4d0:	2b02      	cmp	r3, #2
 800a4d2:	d142      	bne.n	800a55a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	69db      	ldr	r3, [r3, #28]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d048      	beq.n	800a56e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	4413      	add	r3, r2
 800a4e6:	881b      	ldrh	r3, [r3, #0]
 800a4e8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a4ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a4f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d005      	beq.n	800a504 <USB_EPStartXfer+0xa96>
 800a4f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a4fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a504:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a508:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d12e      	bne.n	800a56e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a510:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d128      	bne.n	800a56e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4413      	add	r3, r2
 800a526:	881b      	ldrh	r3, [r3, #0]
 800a528:	b29b      	uxth	r3, r3
 800a52a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a52e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a532:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	441a      	add	r2, r3
 800a540:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a544:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a548:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a54c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a550:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a554:	b29b      	uxth	r3, r3
 800a556:	8013      	strh	r3, [r2, #0]
 800a558:	e009      	b.n	800a56e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	78db      	ldrb	r3, [r3, #3]
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d103      	bne.n	800a56a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	2200      	movs	r2, #0
 800a566:	619a      	str	r2, [r3, #24]
 800a568:	e001      	b.n	800a56e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a56a:	2301      	movs	r3, #1
 800a56c:	e02a      	b.n	800a5c4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	781b      	ldrb	r3, [r3, #0]
 800a574:	009b      	lsls	r3, r3, #2
 800a576:	4413      	add	r3, r2
 800a578:	881b      	ldrh	r3, [r3, #0]
 800a57a:	b29b      	uxth	r3, r3
 800a57c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a584:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a588:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a58c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a590:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a594:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a598:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a59c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	441a      	add	r2, r3
 800a5aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a5ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	37b0      	adds	r7, #176	@ 0xb0
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	785b      	ldrb	r3, [r3, #1]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d020      	beq.n	800a620 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a5de:	687a      	ldr	r2, [r7, #4]
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	4413      	add	r3, r2
 800a5e8:	881b      	ldrh	r3, [r3, #0]
 800a5ea:	b29b      	uxth	r3, r3
 800a5ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5f4:	81bb      	strh	r3, [r7, #12]
 800a5f6:	89bb      	ldrh	r3, [r7, #12]
 800a5f8:	f083 0310 	eor.w	r3, r3, #16
 800a5fc:	81bb      	strh	r3, [r7, #12]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	441a      	add	r2, r3
 800a608:	89bb      	ldrh	r3, [r7, #12]
 800a60a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a60e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a612:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	8013      	strh	r3, [r2, #0]
 800a61e:	e01f      	b.n	800a660 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	009b      	lsls	r3, r3, #2
 800a628:	4413      	add	r3, r2
 800a62a:	881b      	ldrh	r3, [r3, #0]
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a636:	81fb      	strh	r3, [r7, #14]
 800a638:	89fb      	ldrh	r3, [r7, #14]
 800a63a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a63e:	81fb      	strh	r3, [r7, #14]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	009b      	lsls	r3, r3, #2
 800a648:	441a      	add	r2, r3
 800a64a:	89fb      	ldrh	r3, [r7, #14]
 800a64c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a650:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a654:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a66e:	b480      	push	{r7}
 800a670:	b087      	sub	sp, #28
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	785b      	ldrb	r3, [r3, #1]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d04c      	beq.n	800a71a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	4413      	add	r3, r2
 800a68a:	881b      	ldrh	r3, [r3, #0]
 800a68c:	823b      	strh	r3, [r7, #16]
 800a68e:	8a3b      	ldrh	r3, [r7, #16]
 800a690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a694:	2b00      	cmp	r3, #0
 800a696:	d01b      	beq.n	800a6d0 <USB_EPClearStall+0x62>
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	881b      	ldrh	r3, [r3, #0]
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6ae:	81fb      	strh	r3, [r7, #14]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	781b      	ldrb	r3, [r3, #0]
 800a6b6:	009b      	lsls	r3, r3, #2
 800a6b8:	441a      	add	r2, r3
 800a6ba:	89fb      	ldrh	r3, [r7, #14]
 800a6bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	78db      	ldrb	r3, [r3, #3]
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d06c      	beq.n	800a7b2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	881b      	ldrh	r3, [r3, #0]
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6ee:	81bb      	strh	r3, [r7, #12]
 800a6f0:	89bb      	ldrh	r3, [r7, #12]
 800a6f2:	f083 0320 	eor.w	r3, r3, #32
 800a6f6:	81bb      	strh	r3, [r7, #12]
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	441a      	add	r2, r3
 800a702:	89bb      	ldrh	r3, [r7, #12]
 800a704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a70c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a714:	b29b      	uxth	r3, r3
 800a716:	8013      	strh	r3, [r2, #0]
 800a718:	e04b      	b.n	800a7b2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	881b      	ldrh	r3, [r3, #0]
 800a726:	82fb      	strh	r3, [r7, #22]
 800a728:	8afb      	ldrh	r3, [r7, #22]
 800a72a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d01b      	beq.n	800a76a <USB_EPClearStall+0xfc>
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	4413      	add	r3, r2
 800a73c:	881b      	ldrh	r3, [r3, #0]
 800a73e:	b29b      	uxth	r3, r3
 800a740:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a748:	82bb      	strh	r3, [r7, #20]
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	441a      	add	r2, r3
 800a754:	8abb      	ldrh	r3, [r7, #20]
 800a756:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a75a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a75e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a766:	b29b      	uxth	r3, r3
 800a768:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	4413      	add	r3, r2
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	b29b      	uxth	r3, r3
 800a778:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a77c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a780:	827b      	strh	r3, [r7, #18]
 800a782:	8a7b      	ldrh	r3, [r7, #18]
 800a784:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a788:	827b      	strh	r3, [r7, #18]
 800a78a:	8a7b      	ldrh	r3, [r7, #18]
 800a78c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a790:	827b      	strh	r3, [r7, #18]
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	441a      	add	r2, r3
 800a79c:	8a7b      	ldrh	r3, [r7, #18]
 800a79e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	371c      	adds	r7, #28
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr

0800a7c0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
 800a7c8:	460b      	mov	r3, r1
 800a7ca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a7cc:	78fb      	ldrb	r3, [r7, #3]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d103      	bne.n	800a7da <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2280      	movs	r2, #128	@ 0x80
 800a7d6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a800:	b29a      	uxth	r2, r3
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a816:	b480      	push	{r7}
 800a818:	b085      	sub	sp, #20
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a824:	b29b      	uxth	r3, r3
 800a826:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a828:	68fb      	ldr	r3, [r7, #12]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3714      	adds	r7, #20
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a836:	b480      	push	{r7}
 800a838:	b08b      	sub	sp, #44	@ 0x2c
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	60f8      	str	r0, [r7, #12]
 800a83e:	60b9      	str	r1, [r7, #8]
 800a840:	4611      	mov	r1, r2
 800a842:	461a      	mov	r2, r3
 800a844:	460b      	mov	r3, r1
 800a846:	80fb      	strh	r3, [r7, #6]
 800a848:	4613      	mov	r3, r2
 800a84a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a84c:	88bb      	ldrh	r3, [r7, #4]
 800a84e:	3301      	adds	r3, #1
 800a850:	085b      	lsrs	r3, r3, #1
 800a852:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a85c:	88fa      	ldrh	r2, [r7, #6]
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	4413      	add	r3, r2
 800a862:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a866:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a868:	69bb      	ldr	r3, [r7, #24]
 800a86a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a86c:	e01c      	b.n	800a8a8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a874:	69fb      	ldr	r3, [r7, #28]
 800a876:	3301      	adds	r3, #1
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	b21b      	sxth	r3, r3
 800a87c:	021b      	lsls	r3, r3, #8
 800a87e:	b21a      	sxth	r2, r3
 800a880:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a884:	4313      	orrs	r3, r2
 800a886:	b21b      	sxth	r3, r3
 800a888:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a88a:	6a3b      	ldr	r3, [r7, #32]
 800a88c:	8a7a      	ldrh	r2, [r7, #18]
 800a88e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a890:	6a3b      	ldr	r3, [r7, #32]
 800a892:	3302      	adds	r3, #2
 800a894:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	3301      	adds	r3, #1
 800a89a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	3301      	adds	r3, #1
 800a8a0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a4:	3b01      	subs	r3, #1
 800a8a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d1df      	bne.n	800a86e <USB_WritePMA+0x38>
  }
}
 800a8ae:	bf00      	nop
 800a8b0:	bf00      	nop
 800a8b2:	372c      	adds	r7, #44	@ 0x2c
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b08b      	sub	sp, #44	@ 0x2c
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	80fb      	strh	r3, [r7, #6]
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a8d2:	88bb      	ldrh	r3, [r7, #4]
 800a8d4:	085b      	lsrs	r3, r3, #1
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a8e2:	88fa      	ldrh	r2, [r7, #6]
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a8ec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8f2:	e018      	b.n	800a926 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a8f4:	6a3b      	ldr	r3, [r7, #32]
 800a8f6:	881b      	ldrh	r3, [r3, #0]
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a8fc:	6a3b      	ldr	r3, [r7, #32]
 800a8fe:	3302      	adds	r3, #2
 800a900:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	b2da      	uxtb	r2, r3
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	3301      	adds	r3, #1
 800a90e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	0a1b      	lsrs	r3, r3, #8
 800a914:	b2da      	uxtb	r2, r3
 800a916:	69fb      	ldr	r3, [r7, #28]
 800a918:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	3301      	adds	r3, #1
 800a91e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a922:	3b01      	subs	r3, #1
 800a924:	627b      	str	r3, [r7, #36]	@ 0x24
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d1e3      	bne.n	800a8f4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a92c:	88bb      	ldrh	r3, [r7, #4]
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	b29b      	uxth	r3, r3
 800a934:	2b00      	cmp	r3, #0
 800a936:	d007      	beq.n	800a948 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a938:	6a3b      	ldr	r3, [r7, #32]
 800a93a:	881b      	ldrh	r3, [r3, #0]
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	b2da      	uxtb	r2, r3
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	701a      	strb	r2, [r3, #0]
  }
}
 800a948:	bf00      	nop
 800a94a:	372c      	adds	r7, #44	@ 0x2c
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800a958:	4907      	ldr	r1, [pc, #28]	@ (800a978 <MX_FATFS_Init+0x24>)
 800a95a:	4808      	ldr	r0, [pc, #32]	@ (800a97c <MX_FATFS_Init+0x28>)
 800a95c:	f001 fcc8 	bl	800c2f0 <FATFS_LinkDriver>
 800a960:	4603      	mov	r3, r0
 800a962:	2b00      	cmp	r3, #0
 800a964:	d002      	beq.n	800a96c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800a966:	f04f 33ff 	mov.w	r3, #4294967295
 800a96a:	e003      	b.n	800a974 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800a96c:	4b04      	ldr	r3, [pc, #16]	@ (800a980 <MX_FATFS_Init+0x2c>)
 800a96e:	2201      	movs	r2, #1
 800a970:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800a972:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800a974:	4618      	mov	r0, r3
 800a976:	bd80      	pop	{r7, pc}
 800a978:	20000584 	.word	0x20000584
 800a97c:	20000010 	.word	0x20000010
 800a980:	20000588 	.word	0x20000588

0800a984 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b082      	sub	sp, #8
 800a988:	af00      	add	r7, sp, #0
 800a98a:	4603      	mov	r3, r0
 800a98c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 800a98e:	79fb      	ldrb	r3, [r7, #7]
 800a990:	4618      	mov	r0, r3
 800a992:	f7f7 fb9f 	bl	80020d4 <USER_SPI_initialize>
 800a996:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3708      	adds	r7, #8
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 800a9aa:	79fb      	ldrb	r3, [r7, #7]
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7f7 fc7b 	bl	80022a8 <USER_SPI_status>
 800a9b2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60b9      	str	r1, [r7, #8]
 800a9c4:	607a      	str	r2, [r7, #4]
 800a9c6:	603b      	str	r3, [r7, #0]
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 800a9cc:	7bf8      	ldrb	r0, [r7, #15]
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	68b9      	ldr	r1, [r7, #8]
 800a9d4:	f7f7 fc7e 	bl	80022d4 <USER_SPI_read>
 800a9d8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}

0800a9e2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b084      	sub	sp, #16
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	607a      	str	r2, [r7, #4]
 800a9ec:	603b      	str	r3, [r7, #0]
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 800a9f2:	7bf8      	ldrb	r0, [r7, #15]
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	687a      	ldr	r2, [r7, #4]
 800a9f8:	68b9      	ldr	r1, [r7, #8]
 800a9fa:	f7f7 fcd1 	bl	80023a0 <USER_SPI_write>
 800a9fe:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	3710      	adds	r7, #16
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}

0800aa08 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b082      	sub	sp, #8
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	4603      	mov	r3, r0
 800aa10:	603a      	str	r2, [r7, #0]
 800aa12:	71fb      	strb	r3, [r7, #7]
 800aa14:	460b      	mov	r3, r1
 800aa16:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 800aa18:	79b9      	ldrb	r1, [r7, #6]
 800aa1a:	79fb      	ldrb	r3, [r7, #7]
 800aa1c:	683a      	ldr	r2, [r7, #0]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7f7 fd3a 	bl	8002498 <USER_SPI_ioctl>
 800aa24:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3708      	adds	r7, #8
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa2e:	b580      	push	{r7, lr}
 800aa30:	b084      	sub	sp, #16
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
 800aa36:	460b      	mov	r3, r1
 800aa38:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aa3a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800aa3e:	f002 f901 	bl	800cc44 <USBD_static_malloc>
 800aa42:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d105      	bne.n	800aa56 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800aa52:	2302      	movs	r3, #2
 800aa54:	e066      	b.n	800ab24 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	68fa      	ldr	r2, [r7, #12]
 800aa5a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	7c1b      	ldrb	r3, [r3, #16]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d119      	bne.n	800aa9a <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa6a:	2202      	movs	r2, #2
 800aa6c:	2181      	movs	r1, #129	@ 0x81
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f001 ff8f 	bl	800c992 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2201      	movs	r2, #1
 800aa78:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aa7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa7e:	2202      	movs	r2, #2
 800aa80:	2101      	movs	r1, #1
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f001 ff85 	bl	800c992 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2210      	movs	r2, #16
 800aa94:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800aa98:	e016      	b.n	800aac8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa9a:	2340      	movs	r3, #64	@ 0x40
 800aa9c:	2202      	movs	r2, #2
 800aa9e:	2181      	movs	r1, #129	@ 0x81
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f001 ff76 	bl	800c992 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aaac:	2340      	movs	r3, #64	@ 0x40
 800aaae:	2202      	movs	r2, #2
 800aab0:	2101      	movs	r1, #1
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f001 ff6d 	bl	800c992 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2201      	movs	r2, #1
 800aabc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2210      	movs	r2, #16
 800aac4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800aac8:	2308      	movs	r3, #8
 800aaca:	2203      	movs	r2, #3
 800aacc:	2182      	movs	r1, #130	@ 0x82
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f001 ff5f 	bl	800c992 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	7c1b      	ldrb	r3, [r3, #16]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d109      	bne.n	800ab12 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab08:	2101      	movs	r1, #1
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f002 f830 	bl	800cb70 <USBD_LL_PrepareReceive>
 800ab10:	e007      	b.n	800ab22 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab18:	2340      	movs	r3, #64	@ 0x40
 800ab1a:	2101      	movs	r1, #1
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f002 f827 	bl	800cb70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3710      	adds	r7, #16
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	460b      	mov	r3, r1
 800ab36:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ab38:	2181      	movs	r1, #129	@ 0x81
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f001 ff4f 	bl	800c9de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ab46:	2101      	movs	r1, #1
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 ff48 	bl	800c9de <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ab56:	2182      	movs	r1, #130	@ 0x82
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f001 ff40 	bl	800c9de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2200      	movs	r2, #0
 800ab62:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00e      	beq.n	800ab96 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f002 f869 	bl	800cc60 <USBD_static_free>
    pdev->pClassData = NULL;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3708      	adds	r7, #8
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800abb0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800abb2:	2300      	movs	r3, #0
 800abb4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800abb6:	2300      	movs	r3, #0
 800abb8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800abba:	2300      	movs	r3, #0
 800abbc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d101      	bne.n	800abc8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800abc4:	2303      	movs	r3, #3
 800abc6:	e0af      	b.n	800ad28 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	781b      	ldrb	r3, [r3, #0]
 800abcc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d03f      	beq.n	800ac54 <USBD_CDC_Setup+0xb4>
 800abd4:	2b20      	cmp	r3, #32
 800abd6:	f040 809f 	bne.w	800ad18 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	88db      	ldrh	r3, [r3, #6]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d02e      	beq.n	800ac40 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	781b      	ldrb	r3, [r3, #0]
 800abe6:	b25b      	sxtb	r3, r3
 800abe8:	2b00      	cmp	r3, #0
 800abea:	da16      	bge.n	800ac1a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800abf8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800abfa:	683a      	ldr	r2, [r7, #0]
 800abfc:	88d2      	ldrh	r2, [r2, #6]
 800abfe:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	88db      	ldrh	r3, [r3, #6]
 800ac04:	2b07      	cmp	r3, #7
 800ac06:	bf28      	it	cs
 800ac08:	2307      	movcs	r3, #7
 800ac0a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	89fa      	ldrh	r2, [r7, #14]
 800ac10:	4619      	mov	r1, r3
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f001 fa9f 	bl	800c156 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ac18:	e085      	b.n	800ad26 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	785a      	ldrb	r2, [r3, #1]
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	88db      	ldrh	r3, [r3, #6]
 800ac28:	b2da      	uxtb	r2, r3
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ac30:	6939      	ldr	r1, [r7, #16]
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	88db      	ldrh	r3, [r3, #6]
 800ac36:	461a      	mov	r2, r3
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f001 fab8 	bl	800c1ae <USBD_CtlPrepareRx>
      break;
 800ac3e:	e072      	b.n	800ad26 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ac46:	689b      	ldr	r3, [r3, #8]
 800ac48:	683a      	ldr	r2, [r7, #0]
 800ac4a:	7850      	ldrb	r0, [r2, #1]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	6839      	ldr	r1, [r7, #0]
 800ac50:	4798      	blx	r3
      break;
 800ac52:	e068      	b.n	800ad26 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	785b      	ldrb	r3, [r3, #1]
 800ac58:	2b0b      	cmp	r3, #11
 800ac5a:	d852      	bhi.n	800ad02 <USBD_CDC_Setup+0x162>
 800ac5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac64 <USBD_CDC_Setup+0xc4>)
 800ac5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac62:	bf00      	nop
 800ac64:	0800ac95 	.word	0x0800ac95
 800ac68:	0800ad11 	.word	0x0800ad11
 800ac6c:	0800ad03 	.word	0x0800ad03
 800ac70:	0800ad03 	.word	0x0800ad03
 800ac74:	0800ad03 	.word	0x0800ad03
 800ac78:	0800ad03 	.word	0x0800ad03
 800ac7c:	0800ad03 	.word	0x0800ad03
 800ac80:	0800ad03 	.word	0x0800ad03
 800ac84:	0800ad03 	.word	0x0800ad03
 800ac88:	0800ad03 	.word	0x0800ad03
 800ac8c:	0800acbf 	.word	0x0800acbf
 800ac90:	0800ace9 	.word	0x0800ace9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	2b03      	cmp	r3, #3
 800ac9e:	d107      	bne.n	800acb0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800aca0:	f107 030a 	add.w	r3, r7, #10
 800aca4:	2202      	movs	r2, #2
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f001 fa54 	bl	800c156 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800acae:	e032      	b.n	800ad16 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f001 f9de 	bl	800c074 <USBD_CtlError>
            ret = USBD_FAIL;
 800acb8:	2303      	movs	r3, #3
 800acba:	75fb      	strb	r3, [r7, #23]
          break;
 800acbc:	e02b      	b.n	800ad16 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	2b03      	cmp	r3, #3
 800acc8:	d107      	bne.n	800acda <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800acca:	f107 030d 	add.w	r3, r7, #13
 800acce:	2201      	movs	r2, #1
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f001 fa3f 	bl	800c156 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800acd8:	e01d      	b.n	800ad16 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f001 f9c9 	bl	800c074 <USBD_CtlError>
            ret = USBD_FAIL;
 800ace2:	2303      	movs	r3, #3
 800ace4:	75fb      	strb	r3, [r7, #23]
          break;
 800ace6:	e016      	b.n	800ad16 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	2b03      	cmp	r3, #3
 800acf2:	d00f      	beq.n	800ad14 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800acf4:	6839      	ldr	r1, [r7, #0]
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f001 f9bc 	bl	800c074 <USBD_CtlError>
            ret = USBD_FAIL;
 800acfc:	2303      	movs	r3, #3
 800acfe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ad00:	e008      	b.n	800ad14 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ad02:	6839      	ldr	r1, [r7, #0]
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f001 f9b5 	bl	800c074 <USBD_CtlError>
          ret = USBD_FAIL;
 800ad0a:	2303      	movs	r3, #3
 800ad0c:	75fb      	strb	r3, [r7, #23]
          break;
 800ad0e:	e002      	b.n	800ad16 <USBD_CDC_Setup+0x176>
          break;
 800ad10:	bf00      	nop
 800ad12:	e008      	b.n	800ad26 <USBD_CDC_Setup+0x186>
          break;
 800ad14:	bf00      	nop
      }
      break;
 800ad16:	e006      	b.n	800ad26 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800ad18:	6839      	ldr	r1, [r7, #0]
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f001 f9aa 	bl	800c074 <USBD_CtlError>
      ret = USBD_FAIL;
 800ad20:	2303      	movs	r3, #3
 800ad22:	75fb      	strb	r3, [r7, #23]
      break;
 800ad24:	bf00      	nop
  }

  return (uint8_t)ret;
 800ad26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3718      	adds	r7, #24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ad42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d101      	bne.n	800ad52 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ad4e:	2303      	movs	r3, #3
 800ad50:	e04f      	b.n	800adf2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ad58:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ad5a:	78fa      	ldrb	r2, [r7, #3]
 800ad5c:	6879      	ldr	r1, [r7, #4]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	4413      	add	r3, r2
 800ad64:	009b      	lsls	r3, r3, #2
 800ad66:	440b      	add	r3, r1
 800ad68:	3318      	adds	r3, #24
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d029      	beq.n	800adc4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ad70:	78fa      	ldrb	r2, [r7, #3]
 800ad72:	6879      	ldr	r1, [r7, #4]
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	440b      	add	r3, r1
 800ad7e:	3318      	adds	r3, #24
 800ad80:	681a      	ldr	r2, [r3, #0]
 800ad82:	78f9      	ldrb	r1, [r7, #3]
 800ad84:	68f8      	ldr	r0, [r7, #12]
 800ad86:	460b      	mov	r3, r1
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	440b      	add	r3, r1
 800ad8c:	00db      	lsls	r3, r3, #3
 800ad8e:	4403      	add	r3, r0
 800ad90:	3320      	adds	r3, #32
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	fbb2 f1f3 	udiv	r1, r2, r3
 800ad98:	fb01 f303 	mul.w	r3, r1, r3
 800ad9c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d110      	bne.n	800adc4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ada2:	78fa      	ldrb	r2, [r7, #3]
 800ada4:	6879      	ldr	r1, [r7, #4]
 800ada6:	4613      	mov	r3, r2
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	4413      	add	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	440b      	add	r3, r1
 800adb0:	3318      	adds	r3, #24
 800adb2:	2200      	movs	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800adb6:	78f9      	ldrb	r1, [r7, #3]
 800adb8:	2300      	movs	r3, #0
 800adba:	2200      	movs	r2, #0
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f001 feb6 	bl	800cb2e <USBD_LL_Transmit>
 800adc2:	e015      	b.n	800adf0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	2200      	movs	r2, #0
 800adc8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d00b      	beq.n	800adf0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800adde:	691b      	ldr	r3, [r3, #16]
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ade6:	68ba      	ldr	r2, [r7, #8]
 800ade8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800adec:	78fa      	ldrb	r2, [r7, #3]
 800adee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b084      	sub	sp, #16
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	6078      	str	r0, [r7, #4]
 800ae02:	460b      	mov	r3, r1
 800ae04:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ae0c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d101      	bne.n	800ae1c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ae18:	2303      	movs	r3, #3
 800ae1a:	e015      	b.n	800ae48 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ae1c:	78fb      	ldrb	r3, [r7, #3]
 800ae1e:	4619      	mov	r1, r3
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f001 fec6 	bl	800cbb2 <USBD_LL_GetRxDataSize>
 800ae26:	4602      	mov	r2, r0
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ae42:	4611      	mov	r1, r2
 800ae44:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ae5e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ae66:	2303      	movs	r3, #3
 800ae68:	e01a      	b.n	800aea0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d014      	beq.n	800ae9e <USBD_CDC_EP0_RxReady+0x4e>
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ae7a:	2bff      	cmp	r3, #255	@ 0xff
 800ae7c:	d00f      	beq.n	800ae9e <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	68fa      	ldr	r2, [r7, #12]
 800ae88:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800ae8c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ae94:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	22ff      	movs	r2, #255	@ 0xff
 800ae9a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b083      	sub	sp, #12
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2243      	movs	r2, #67	@ 0x43
 800aeb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800aeb6:	4b03      	ldr	r3, [pc, #12]	@ (800aec4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	370c      	adds	r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	200000ac 	.word	0x200000ac

0800aec8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2243      	movs	r2, #67	@ 0x43
 800aed4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800aed6:	4b03      	ldr	r3, [pc, #12]	@ (800aee4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr
 800aee4:	20000068 	.word	0x20000068

0800aee8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2243      	movs	r2, #67	@ 0x43
 800aef4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800aef6:	4b03      	ldr	r3, [pc, #12]	@ (800af04 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr
 800af04:	200000f0 	.word	0x200000f0

0800af08 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	220a      	movs	r2, #10
 800af14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800af16:	4b03      	ldr	r3, [pc, #12]	@ (800af24 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800af18:	4618      	mov	r0, r3
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr
 800af24:	20000024 	.word	0x20000024

0800af28 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d101      	bne.n	800af3c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800af38:	2303      	movs	r3, #3
 800af3a:	e004      	b.n	800af46 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	683a      	ldr	r2, [r7, #0]
 800af40:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr

0800af52 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800af52:	b480      	push	{r7}
 800af54:	b087      	sub	sp, #28
 800af56:	af00      	add	r7, sp, #0
 800af58:	60f8      	str	r0, [r7, #12]
 800af5a:	60b9      	str	r1, [r7, #8]
 800af5c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800af64:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d101      	bne.n	800af70 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800af6c:	2303      	movs	r3, #3
 800af6e:	e008      	b.n	800af82 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	68ba      	ldr	r2, [r7, #8]
 800af74:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800af80:	2300      	movs	r3, #0
}
 800af82:	4618      	mov	r0, r3
 800af84:	371c      	adds	r7, #28
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr

0800af8e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800af8e:	b480      	push	{r7}
 800af90:	b085      	sub	sp, #20
 800af92:	af00      	add	r7, sp, #0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800af9e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d101      	bne.n	800afaa <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800afa6:	2303      	movs	r3, #3
 800afa8:	e004      	b.n	800afb4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	683a      	ldr	r2, [r7, #0]
 800afae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800afb2:	2300      	movs	r3, #0
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3714      	adds	r7, #20
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr

0800afc0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800afce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d101      	bne.n	800afde <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800afda:	2303      	movs	r3, #3
 800afdc:	e016      	b.n	800b00c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	7c1b      	ldrb	r3, [r3, #16]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d109      	bne.n	800affa <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800afec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aff0:	2101      	movs	r1, #1
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f001 fdbc 	bl	800cb70 <USBD_LL_PrepareReceive>
 800aff8:	e007      	b.n	800b00a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b000:	2340      	movs	r3, #64	@ 0x40
 800b002:	2101      	movs	r1, #1
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f001 fdb3 	bl	800cb70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b00a:	2300      	movs	r3, #0
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b086      	sub	sp, #24
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	60b9      	str	r1, [r7, #8]
 800b01e:	4613      	mov	r3, r2
 800b020:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d101      	bne.n	800b02c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b028:	2303      	movs	r3, #3
 800b02a:	e01f      	b.n	800b06c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2200      	movs	r2, #0
 800b030:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2200      	movs	r2, #0
 800b038:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d003      	beq.n	800b052 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	68ba      	ldr	r2, [r7, #8]
 800b04e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2201      	movs	r2, #1
 800b056:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	79fa      	ldrb	r2, [r7, #7]
 800b05e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b060:	68f8      	ldr	r0, [r7, #12]
 800b062:	f001 fc1b 	bl	800c89c <USBD_LL_Init>
 800b066:	4603      	mov	r3, r0
 800b068:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b06a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3718      	adds	r7, #24
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b07e:	2300      	movs	r3, #0
 800b080:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d101      	bne.n	800b08c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b088:	2303      	movs	r3, #3
 800b08a:	e016      	b.n	800b0ba <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b09a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00b      	beq.n	800b0b8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0a8:	f107 020e 	add.w	r2, r7, #14
 800b0ac:	4610      	mov	r0, r2
 800b0ae:	4798      	blx	r3
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b082      	sub	sp, #8
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f001 fc46 	bl	800c95c <USBD_LL_Start>
 800b0d0:	4603      	mov	r3, r0
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3708      	adds	r7, #8
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}

0800b0da <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b0da:	b480      	push	{r7}
 800b0dc:	b083      	sub	sp, #12
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	370c      	adds	r7, #12
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr

0800b0f0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	460b      	mov	r3, r1
 800b0fa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b106:	2b00      	cmp	r3, #0
 800b108:	d009      	beq.n	800b11e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	78fa      	ldrb	r2, [r7, #3]
 800b114:	4611      	mov	r1, r2
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	4798      	blx	r3
 800b11a:	4603      	mov	r3, r0
 800b11c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3710      	adds	r7, #16
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	460b      	mov	r3, r1
 800b132:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d007      	beq.n	800b14e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	78fa      	ldrb	r2, [r7, #3]
 800b148:	4611      	mov	r1, r2
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	4798      	blx	r3
  }

  return USBD_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}

0800b158 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
 800b160:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b168:	6839      	ldr	r1, [r7, #0]
 800b16a:	4618      	mov	r0, r3
 800b16c:	f000 ff48 	bl	800c000 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2201      	movs	r2, #1
 800b174:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b17e:	461a      	mov	r2, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b18c:	f003 031f 	and.w	r3, r3, #31
 800b190:	2b02      	cmp	r3, #2
 800b192:	d01a      	beq.n	800b1ca <USBD_LL_SetupStage+0x72>
 800b194:	2b02      	cmp	r3, #2
 800b196:	d822      	bhi.n	800b1de <USBD_LL_SetupStage+0x86>
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d002      	beq.n	800b1a2 <USBD_LL_SetupStage+0x4a>
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d00a      	beq.n	800b1b6 <USBD_LL_SetupStage+0x5e>
 800b1a0:	e01d      	b.n	800b1de <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 f9f0 	bl	800b590 <USBD_StdDevReq>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1b4:	e020      	b.n	800b1f8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1bc:	4619      	mov	r1, r3
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fa54 	bl	800b66c <USBD_StdItfReq>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b1c8:	e016      	b.n	800b1f8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 fa93 	bl	800b6fe <USBD_StdEPReq>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	73fb      	strb	r3, [r7, #15]
      break;
 800b1dc:	e00c      	b.n	800b1f8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b1e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f001 fc15 	bl	800ca1c <USBD_LL_StallEP>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f6:	bf00      	nop
  }

  return ret;
 800b1f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b202:	b580      	push	{r7, lr}
 800b204:	b086      	sub	sp, #24
 800b206:	af00      	add	r7, sp, #0
 800b208:	60f8      	str	r0, [r7, #12]
 800b20a:	460b      	mov	r3, r1
 800b20c:	607a      	str	r2, [r7, #4]
 800b20e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b210:	7afb      	ldrb	r3, [r7, #11]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d138      	bne.n	800b288 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b21c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b224:	2b03      	cmp	r3, #3
 800b226:	d14a      	bne.n	800b2be <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	689a      	ldr	r2, [r3, #8]
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	68db      	ldr	r3, [r3, #12]
 800b230:	429a      	cmp	r2, r3
 800b232:	d913      	bls.n	800b25c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	689a      	ldr	r2, [r3, #8]
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	1ad2      	subs	r2, r2, r3
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	68da      	ldr	r2, [r3, #12]
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	689b      	ldr	r3, [r3, #8]
 800b24a:	4293      	cmp	r3, r2
 800b24c:	bf28      	it	cs
 800b24e:	4613      	movcs	r3, r2
 800b250:	461a      	mov	r2, r3
 800b252:	6879      	ldr	r1, [r7, #4]
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 ffc7 	bl	800c1e8 <USBD_CtlContinueRx>
 800b25a:	e030      	b.n	800b2be <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b262:	b2db      	uxtb	r3, r3
 800b264:	2b03      	cmp	r3, #3
 800b266:	d10b      	bne.n	800b280 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b26e:	691b      	ldr	r3, [r3, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d005      	beq.n	800b280 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b27a:	691b      	ldr	r3, [r3, #16]
 800b27c:	68f8      	ldr	r0, [r7, #12]
 800b27e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b280:	68f8      	ldr	r0, [r7, #12]
 800b282:	f000 ffc2 	bl	800c20a <USBD_CtlSendStatus>
 800b286:	e01a      	b.n	800b2be <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	2b03      	cmp	r3, #3
 800b292:	d114      	bne.n	800b2be <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b29a:	699b      	ldr	r3, [r3, #24]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00e      	beq.n	800b2be <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	7afa      	ldrb	r2, [r7, #11]
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	68f8      	ldr	r0, [r7, #12]
 800b2ae:	4798      	blx	r3
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b2b4:	7dfb      	ldrb	r3, [r7, #23]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d001      	beq.n	800b2be <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b2ba:	7dfb      	ldrb	r3, [r7, #23]
 800b2bc:	e000      	b.n	800b2c0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b2be:	2300      	movs	r3, #0
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3718      	adds	r7, #24
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b086      	sub	sp, #24
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	60f8      	str	r0, [r7, #12]
 800b2d0:	460b      	mov	r3, r1
 800b2d2:	607a      	str	r2, [r7, #4]
 800b2d4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b2d6:	7afb      	ldrb	r3, [r7, #11]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d16b      	bne.n	800b3b4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	3314      	adds	r3, #20
 800b2e0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b2e8:	2b02      	cmp	r3, #2
 800b2ea:	d156      	bne.n	800b39a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	689a      	ldr	r2, [r3, #8]
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d914      	bls.n	800b322 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	689a      	ldr	r2, [r3, #8]
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	1ad2      	subs	r2, r2, r3
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	461a      	mov	r2, r3
 800b30c:	6879      	ldr	r1, [r7, #4]
 800b30e:	68f8      	ldr	r0, [r7, #12]
 800b310:	f000 ff3c 	bl	800c18c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b314:	2300      	movs	r3, #0
 800b316:	2200      	movs	r2, #0
 800b318:	2100      	movs	r1, #0
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f001 fc28 	bl	800cb70 <USBD_LL_PrepareReceive>
 800b320:	e03b      	b.n	800b39a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	68da      	ldr	r2, [r3, #12]
 800b326:	693b      	ldr	r3, [r7, #16]
 800b328:	689b      	ldr	r3, [r3, #8]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d11c      	bne.n	800b368 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	685a      	ldr	r2, [r3, #4]
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b336:	429a      	cmp	r2, r3
 800b338:	d316      	bcc.n	800b368 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	685a      	ldr	r2, [r3, #4]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b344:	429a      	cmp	r2, r3
 800b346:	d20f      	bcs.n	800b368 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b348:	2200      	movs	r2, #0
 800b34a:	2100      	movs	r1, #0
 800b34c:	68f8      	ldr	r0, [r7, #12]
 800b34e:	f000 ff1d 	bl	800c18c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b35a:	2300      	movs	r3, #0
 800b35c:	2200      	movs	r2, #0
 800b35e:	2100      	movs	r1, #0
 800b360:	68f8      	ldr	r0, [r7, #12]
 800b362:	f001 fc05 	bl	800cb70 <USBD_LL_PrepareReceive>
 800b366:	e018      	b.n	800b39a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b36e:	b2db      	uxtb	r3, r3
 800b370:	2b03      	cmp	r3, #3
 800b372:	d10b      	bne.n	800b38c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d005      	beq.n	800b38c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	68f8      	ldr	r0, [r7, #12]
 800b38a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b38c:	2180      	movs	r1, #128	@ 0x80
 800b38e:	68f8      	ldr	r0, [r7, #12]
 800b390:	f001 fb44 	bl	800ca1c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b394:	68f8      	ldr	r0, [r7, #12]
 800b396:	f000 ff4b 	bl	800c230 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d122      	bne.n	800b3ea <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b3a4:	68f8      	ldr	r0, [r7, #12]
 800b3a6:	f7ff fe98 	bl	800b0da <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b3b2:	e01a      	b.n	800b3ea <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	2b03      	cmp	r3, #3
 800b3be:	d114      	bne.n	800b3ea <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3c6:	695b      	ldr	r3, [r3, #20]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00e      	beq.n	800b3ea <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3d2:	695b      	ldr	r3, [r3, #20]
 800b3d4:	7afa      	ldrb	r2, [r7, #11]
 800b3d6:	4611      	mov	r1, r2
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	4798      	blx	r3
 800b3dc:	4603      	mov	r3, r0
 800b3de:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800b3e6:	7dfb      	ldrb	r3, [r7, #23]
 800b3e8:	e000      	b.n	800b3ec <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800b3ea:	2300      	movs	r3, #0
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3718      	adds	r7, #24
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b082      	sub	sp, #8
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2201      	movs	r2, #1
 800b400:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2200      	movs	r2, #0
 800b416:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b420:	2b00      	cmp	r3, #0
 800b422:	d101      	bne.n	800b428 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800b424:	2303      	movs	r3, #3
 800b426:	e02f      	b.n	800b488 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00f      	beq.n	800b452 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d009      	beq.n	800b452 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b444:	685b      	ldr	r3, [r3, #4]
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	6852      	ldr	r2, [r2, #4]
 800b44a:	b2d2      	uxtb	r2, r2
 800b44c:	4611      	mov	r1, r2
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b452:	2340      	movs	r3, #64	@ 0x40
 800b454:	2200      	movs	r2, #0
 800b456:	2100      	movs	r1, #0
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f001 fa9a 	bl	800c992 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2201      	movs	r2, #1
 800b462:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2240      	movs	r2, #64	@ 0x40
 800b46a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b46e:	2340      	movs	r3, #64	@ 0x40
 800b470:	2200      	movs	r2, #0
 800b472:	2180      	movs	r1, #128	@ 0x80
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f001 fa8c 	bl	800c992 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2201      	movs	r2, #1
 800b47e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2240      	movs	r2, #64	@ 0x40
 800b484:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3708      	adds	r7, #8
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b490:	b480      	push	{r7}
 800b492:	b083      	sub	sp, #12
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	460b      	mov	r3, r1
 800b49a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	78fa      	ldrb	r2, [r7, #3]
 800b4a0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b4a2:	2300      	movs	r3, #0
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	370c      	adds	r7, #12
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4be:	b2da      	uxtb	r2, r3
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2204      	movs	r2, #4
 800b4ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	370c      	adds	r7, #12
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b083      	sub	sp, #12
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	2b04      	cmp	r3, #4
 800b4ee:	d106      	bne.n	800b4fe <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b4f6:	b2da      	uxtb	r2, r3
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	4618      	mov	r0, r3
 800b502:	370c      	adds	r7, #12
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr

0800b50c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d101      	bne.n	800b522 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800b51e:	2303      	movs	r3, #3
 800b520:	e012      	b.n	800b548 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b528:	b2db      	uxtb	r3, r3
 800b52a:	2b03      	cmp	r3, #3
 800b52c:	d10b      	bne.n	800b546 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b534:	69db      	ldr	r3, [r3, #28]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d005      	beq.n	800b546 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b540:	69db      	ldr	r3, [r3, #28]
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b546:	2300      	movs	r3, #0
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3708      	adds	r7, #8
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}

0800b550 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b550:	b480      	push	{r7}
 800b552:	b087      	sub	sp, #28
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	3301      	adds	r3, #1
 800b566:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b56e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b572:	021b      	lsls	r3, r3, #8
 800b574:	b21a      	sxth	r2, r3
 800b576:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	b21b      	sxth	r3, r3
 800b57e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b580:	89fb      	ldrh	r3, [r7, #14]
}
 800b582:	4618      	mov	r0, r3
 800b584:	371c      	adds	r7, #28
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
	...

0800b590 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b59a:	2300      	movs	r3, #0
 800b59c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b5a6:	2b40      	cmp	r3, #64	@ 0x40
 800b5a8:	d005      	beq.n	800b5b6 <USBD_StdDevReq+0x26>
 800b5aa:	2b40      	cmp	r3, #64	@ 0x40
 800b5ac:	d853      	bhi.n	800b656 <USBD_StdDevReq+0xc6>
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d00b      	beq.n	800b5ca <USBD_StdDevReq+0x3a>
 800b5b2:	2b20      	cmp	r3, #32
 800b5b4:	d14f      	bne.n	800b656 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	6839      	ldr	r1, [r7, #0]
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	4798      	blx	r3
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b5c8:	e04a      	b.n	800b660 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	785b      	ldrb	r3, [r3, #1]
 800b5ce:	2b09      	cmp	r3, #9
 800b5d0:	d83b      	bhi.n	800b64a <USBD_StdDevReq+0xba>
 800b5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d8 <USBD_StdDevReq+0x48>)
 800b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d8:	0800b62d 	.word	0x0800b62d
 800b5dc:	0800b641 	.word	0x0800b641
 800b5e0:	0800b64b 	.word	0x0800b64b
 800b5e4:	0800b637 	.word	0x0800b637
 800b5e8:	0800b64b 	.word	0x0800b64b
 800b5ec:	0800b60b 	.word	0x0800b60b
 800b5f0:	0800b601 	.word	0x0800b601
 800b5f4:	0800b64b 	.word	0x0800b64b
 800b5f8:	0800b623 	.word	0x0800b623
 800b5fc:	0800b615 	.word	0x0800b615
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b600:	6839      	ldr	r1, [r7, #0]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 f9de 	bl	800b9c4 <USBD_GetDescriptor>
          break;
 800b608:	e024      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b60a:	6839      	ldr	r1, [r7, #0]
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 fb6d 	bl	800bcec <USBD_SetAddress>
          break;
 800b612:	e01f      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b614:	6839      	ldr	r1, [r7, #0]
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f000 fbac 	bl	800bd74 <USBD_SetConfig>
 800b61c:	4603      	mov	r3, r0
 800b61e:	73fb      	strb	r3, [r7, #15]
          break;
 800b620:	e018      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b622:	6839      	ldr	r1, [r7, #0]
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f000 fc4b 	bl	800bec0 <USBD_GetConfig>
          break;
 800b62a:	e013      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b62c:	6839      	ldr	r1, [r7, #0]
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f000 fc7c 	bl	800bf2c <USBD_GetStatus>
          break;
 800b634:	e00e      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b636:	6839      	ldr	r1, [r7, #0]
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f000 fcab 	bl	800bf94 <USBD_SetFeature>
          break;
 800b63e:	e009      	b.n	800b654 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b640:	6839      	ldr	r1, [r7, #0]
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 fcba 	bl	800bfbc <USBD_ClrFeature>
          break;
 800b648:	e004      	b.n	800b654 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b64a:	6839      	ldr	r1, [r7, #0]
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 fd11 	bl	800c074 <USBD_CtlError>
          break;
 800b652:	bf00      	nop
      }
      break;
 800b654:	e004      	b.n	800b660 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b656:	6839      	ldr	r1, [r7, #0]
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f000 fd0b 	bl	800c074 <USBD_CtlError>
      break;
 800b65e:	bf00      	nop
  }

  return ret;
 800b660:	7bfb      	ldrb	r3, [r7, #15]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop

0800b66c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b084      	sub	sp, #16
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b676:	2300      	movs	r3, #0
 800b678:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b682:	2b40      	cmp	r3, #64	@ 0x40
 800b684:	d005      	beq.n	800b692 <USBD_StdItfReq+0x26>
 800b686:	2b40      	cmp	r3, #64	@ 0x40
 800b688:	d82f      	bhi.n	800b6ea <USBD_StdItfReq+0x7e>
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <USBD_StdItfReq+0x26>
 800b68e:	2b20      	cmp	r3, #32
 800b690:	d12b      	bne.n	800b6ea <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	3b01      	subs	r3, #1
 800b69c:	2b02      	cmp	r3, #2
 800b69e:	d81d      	bhi.n	800b6dc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	889b      	ldrh	r3, [r3, #4]
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d813      	bhi.n	800b6d2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	6839      	ldr	r1, [r7, #0]
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	4798      	blx	r3
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	88db      	ldrh	r3, [r3, #6]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d110      	bne.n	800b6e6 <USBD_StdItfReq+0x7a>
 800b6c4:	7bfb      	ldrb	r3, [r7, #15]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10d      	bne.n	800b6e6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f000 fd9d 	bl	800c20a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b6d0:	e009      	b.n	800b6e6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800b6d2:	6839      	ldr	r1, [r7, #0]
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f000 fccd 	bl	800c074 <USBD_CtlError>
          break;
 800b6da:	e004      	b.n	800b6e6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800b6dc:	6839      	ldr	r1, [r7, #0]
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 fcc8 	bl	800c074 <USBD_CtlError>
          break;
 800b6e4:	e000      	b.n	800b6e8 <USBD_StdItfReq+0x7c>
          break;
 800b6e6:	bf00      	nop
      }
      break;
 800b6e8:	e004      	b.n	800b6f4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800b6ea:	6839      	ldr	r1, [r7, #0]
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f000 fcc1 	bl	800c074 <USBD_CtlError>
      break;
 800b6f2:	bf00      	nop
  }

  return ret;
 800b6f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3710      	adds	r7, #16
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}

0800b6fe <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6fe:	b580      	push	{r7, lr}
 800b700:	b084      	sub	sp, #16
 800b702:	af00      	add	r7, sp, #0
 800b704:	6078      	str	r0, [r7, #4]
 800b706:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b708:	2300      	movs	r3, #0
 800b70a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b70c:	683b      	ldr	r3, [r7, #0]
 800b70e:	889b      	ldrh	r3, [r3, #4]
 800b710:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b71a:	2b40      	cmp	r3, #64	@ 0x40
 800b71c:	d007      	beq.n	800b72e <USBD_StdEPReq+0x30>
 800b71e:	2b40      	cmp	r3, #64	@ 0x40
 800b720:	f200 8145 	bhi.w	800b9ae <USBD_StdEPReq+0x2b0>
 800b724:	2b00      	cmp	r3, #0
 800b726:	d00c      	beq.n	800b742 <USBD_StdEPReq+0x44>
 800b728:	2b20      	cmp	r3, #32
 800b72a:	f040 8140 	bne.w	800b9ae <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	6839      	ldr	r1, [r7, #0]
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	4798      	blx	r3
 800b73c:	4603      	mov	r3, r0
 800b73e:	73fb      	strb	r3, [r7, #15]
      break;
 800b740:	e13a      	b.n	800b9b8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	785b      	ldrb	r3, [r3, #1]
 800b746:	2b03      	cmp	r3, #3
 800b748:	d007      	beq.n	800b75a <USBD_StdEPReq+0x5c>
 800b74a:	2b03      	cmp	r3, #3
 800b74c:	f300 8129 	bgt.w	800b9a2 <USBD_StdEPReq+0x2a4>
 800b750:	2b00      	cmp	r3, #0
 800b752:	d07f      	beq.n	800b854 <USBD_StdEPReq+0x156>
 800b754:	2b01      	cmp	r3, #1
 800b756:	d03c      	beq.n	800b7d2 <USBD_StdEPReq+0xd4>
 800b758:	e123      	b.n	800b9a2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b760:	b2db      	uxtb	r3, r3
 800b762:	2b02      	cmp	r3, #2
 800b764:	d002      	beq.n	800b76c <USBD_StdEPReq+0x6e>
 800b766:	2b03      	cmp	r3, #3
 800b768:	d016      	beq.n	800b798 <USBD_StdEPReq+0x9a>
 800b76a:	e02c      	b.n	800b7c6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b76c:	7bbb      	ldrb	r3, [r7, #14]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00d      	beq.n	800b78e <USBD_StdEPReq+0x90>
 800b772:	7bbb      	ldrb	r3, [r7, #14]
 800b774:	2b80      	cmp	r3, #128	@ 0x80
 800b776:	d00a      	beq.n	800b78e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b778:	7bbb      	ldrb	r3, [r7, #14]
 800b77a:	4619      	mov	r1, r3
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f001 f94d 	bl	800ca1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b782:	2180      	movs	r1, #128	@ 0x80
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f001 f949 	bl	800ca1c <USBD_LL_StallEP>
 800b78a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b78c:	e020      	b.n	800b7d0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800b78e:	6839      	ldr	r1, [r7, #0]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 fc6f 	bl	800c074 <USBD_CtlError>
              break;
 800b796:	e01b      	b.n	800b7d0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	885b      	ldrh	r3, [r3, #2]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d10e      	bne.n	800b7be <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b7a0:	7bbb      	ldrb	r3, [r7, #14]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d00b      	beq.n	800b7be <USBD_StdEPReq+0xc0>
 800b7a6:	7bbb      	ldrb	r3, [r7, #14]
 800b7a8:	2b80      	cmp	r3, #128	@ 0x80
 800b7aa:	d008      	beq.n	800b7be <USBD_StdEPReq+0xc0>
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	88db      	ldrh	r3, [r3, #6]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d104      	bne.n	800b7be <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7b4:	7bbb      	ldrb	r3, [r7, #14]
 800b7b6:	4619      	mov	r1, r3
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f001 f92f 	bl	800ca1c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 fd23 	bl	800c20a <USBD_CtlSendStatus>

              break;
 800b7c4:	e004      	b.n	800b7d0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800b7c6:	6839      	ldr	r1, [r7, #0]
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f000 fc53 	bl	800c074 <USBD_CtlError>
              break;
 800b7ce:	bf00      	nop
          }
          break;
 800b7d0:	e0ec      	b.n	800b9ac <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	2b02      	cmp	r3, #2
 800b7dc:	d002      	beq.n	800b7e4 <USBD_StdEPReq+0xe6>
 800b7de:	2b03      	cmp	r3, #3
 800b7e0:	d016      	beq.n	800b810 <USBD_StdEPReq+0x112>
 800b7e2:	e030      	b.n	800b846 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7e4:	7bbb      	ldrb	r3, [r7, #14]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00d      	beq.n	800b806 <USBD_StdEPReq+0x108>
 800b7ea:	7bbb      	ldrb	r3, [r7, #14]
 800b7ec:	2b80      	cmp	r3, #128	@ 0x80
 800b7ee:	d00a      	beq.n	800b806 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7f0:	7bbb      	ldrb	r3, [r7, #14]
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f001 f911 	bl	800ca1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7fa:	2180      	movs	r1, #128	@ 0x80
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f001 f90d 	bl	800ca1c <USBD_LL_StallEP>
 800b802:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b804:	e025      	b.n	800b852 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800b806:	6839      	ldr	r1, [r7, #0]
 800b808:	6878      	ldr	r0, [r7, #4]
 800b80a:	f000 fc33 	bl	800c074 <USBD_CtlError>
              break;
 800b80e:	e020      	b.n	800b852 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	885b      	ldrh	r3, [r3, #2]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d11b      	bne.n	800b850 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b818:	7bbb      	ldrb	r3, [r7, #14]
 800b81a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d004      	beq.n	800b82c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b822:	7bbb      	ldrb	r3, [r7, #14]
 800b824:	4619      	mov	r1, r3
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	f001 f917 	bl	800ca5a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 fcec 	bl	800c20a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	6839      	ldr	r1, [r7, #0]
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	4798      	blx	r3
 800b840:	4603      	mov	r3, r0
 800b842:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800b844:	e004      	b.n	800b850 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800b846:	6839      	ldr	r1, [r7, #0]
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f000 fc13 	bl	800c074 <USBD_CtlError>
              break;
 800b84e:	e000      	b.n	800b852 <USBD_StdEPReq+0x154>
              break;
 800b850:	bf00      	nop
          }
          break;
 800b852:	e0ab      	b.n	800b9ac <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d002      	beq.n	800b866 <USBD_StdEPReq+0x168>
 800b860:	2b03      	cmp	r3, #3
 800b862:	d032      	beq.n	800b8ca <USBD_StdEPReq+0x1cc>
 800b864:	e097      	b.n	800b996 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b866:	7bbb      	ldrb	r3, [r7, #14]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d007      	beq.n	800b87c <USBD_StdEPReq+0x17e>
 800b86c:	7bbb      	ldrb	r3, [r7, #14]
 800b86e:	2b80      	cmp	r3, #128	@ 0x80
 800b870:	d004      	beq.n	800b87c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800b872:	6839      	ldr	r1, [r7, #0]
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 fbfd 	bl	800c074 <USBD_CtlError>
                break;
 800b87a:	e091      	b.n	800b9a0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b87c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b880:	2b00      	cmp	r3, #0
 800b882:	da0b      	bge.n	800b89c <USBD_StdEPReq+0x19e>
 800b884:	7bbb      	ldrb	r3, [r7, #14]
 800b886:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b88a:	4613      	mov	r3, r2
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	4413      	add	r3, r2
 800b890:	009b      	lsls	r3, r3, #2
 800b892:	3310      	adds	r3, #16
 800b894:	687a      	ldr	r2, [r7, #4]
 800b896:	4413      	add	r3, r2
 800b898:	3304      	adds	r3, #4
 800b89a:	e00b      	b.n	800b8b4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b89c:	7bbb      	ldrb	r3, [r7, #14]
 800b89e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8a2:	4613      	mov	r3, r2
 800b8a4:	009b      	lsls	r3, r3, #2
 800b8a6:	4413      	add	r3, r2
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	3304      	adds	r3, #4
 800b8b4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	2202      	movs	r2, #2
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 fc47 	bl	800c156 <USBD_CtlSendData>
              break;
 800b8c8:	e06a      	b.n	800b9a0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b8ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	da11      	bge.n	800b8f6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b8d2:	7bbb      	ldrb	r3, [r7, #14]
 800b8d4:	f003 020f 	and.w	r2, r3, #15
 800b8d8:	6879      	ldr	r1, [r7, #4]
 800b8da:	4613      	mov	r3, r2
 800b8dc:	009b      	lsls	r3, r3, #2
 800b8de:	4413      	add	r3, r2
 800b8e0:	009b      	lsls	r3, r3, #2
 800b8e2:	440b      	add	r3, r1
 800b8e4:	3324      	adds	r3, #36	@ 0x24
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d117      	bne.n	800b91c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b8ec:	6839      	ldr	r1, [r7, #0]
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 fbc0 	bl	800c074 <USBD_CtlError>
                  break;
 800b8f4:	e054      	b.n	800b9a0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b8f6:	7bbb      	ldrb	r3, [r7, #14]
 800b8f8:	f003 020f 	and.w	r2, r3, #15
 800b8fc:	6879      	ldr	r1, [r7, #4]
 800b8fe:	4613      	mov	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	440b      	add	r3, r1
 800b908:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b90c:	881b      	ldrh	r3, [r3, #0]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d104      	bne.n	800b91c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b912:	6839      	ldr	r1, [r7, #0]
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f000 fbad 	bl	800c074 <USBD_CtlError>
                  break;
 800b91a:	e041      	b.n	800b9a0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b91c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b920:	2b00      	cmp	r3, #0
 800b922:	da0b      	bge.n	800b93c <USBD_StdEPReq+0x23e>
 800b924:	7bbb      	ldrb	r3, [r7, #14]
 800b926:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b92a:	4613      	mov	r3, r2
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	009b      	lsls	r3, r3, #2
 800b932:	3310      	adds	r3, #16
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	4413      	add	r3, r2
 800b938:	3304      	adds	r3, #4
 800b93a:	e00b      	b.n	800b954 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b93c:	7bbb      	ldrb	r3, [r7, #14]
 800b93e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b942:	4613      	mov	r3, r2
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	4413      	add	r3, r2
 800b952:	3304      	adds	r3, #4
 800b954:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b956:	7bbb      	ldrb	r3, [r7, #14]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d002      	beq.n	800b962 <USBD_StdEPReq+0x264>
 800b95c:	7bbb      	ldrb	r3, [r7, #14]
 800b95e:	2b80      	cmp	r3, #128	@ 0x80
 800b960:	d103      	bne.n	800b96a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b962:	68bb      	ldr	r3, [r7, #8]
 800b964:	2200      	movs	r2, #0
 800b966:	601a      	str	r2, [r3, #0]
 800b968:	e00e      	b.n	800b988 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b96a:	7bbb      	ldrb	r3, [r7, #14]
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f001 f892 	bl	800ca98 <USBD_LL_IsStallEP>
 800b974:	4603      	mov	r3, r0
 800b976:	2b00      	cmp	r3, #0
 800b978:	d003      	beq.n	800b982 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	2201      	movs	r2, #1
 800b97e:	601a      	str	r2, [r3, #0]
 800b980:	e002      	b.n	800b988 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	2200      	movs	r2, #0
 800b986:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	2202      	movs	r2, #2
 800b98c:	4619      	mov	r1, r3
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 fbe1 	bl	800c156 <USBD_CtlSendData>
              break;
 800b994:	e004      	b.n	800b9a0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b996:	6839      	ldr	r1, [r7, #0]
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 fb6b 	bl	800c074 <USBD_CtlError>
              break;
 800b99e:	bf00      	nop
          }
          break;
 800b9a0:	e004      	b.n	800b9ac <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b9a2:	6839      	ldr	r1, [r7, #0]
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 fb65 	bl	800c074 <USBD_CtlError>
          break;
 800b9aa:	bf00      	nop
      }
      break;
 800b9ac:	e004      	b.n	800b9b8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b9ae:	6839      	ldr	r1, [r7, #0]
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	f000 fb5f 	bl	800c074 <USBD_CtlError>
      break;
 800b9b6:	bf00      	nop
  }

  return ret;
 800b9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3710      	adds	r7, #16
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
	...

0800b9c4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	885b      	ldrh	r3, [r3, #2]
 800b9de:	0a1b      	lsrs	r3, r3, #8
 800b9e0:	b29b      	uxth	r3, r3
 800b9e2:	3b01      	subs	r3, #1
 800b9e4:	2b0e      	cmp	r3, #14
 800b9e6:	f200 8152 	bhi.w	800bc8e <USBD_GetDescriptor+0x2ca>
 800b9ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b9f0 <USBD_GetDescriptor+0x2c>)
 800b9ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9f0:	0800ba61 	.word	0x0800ba61
 800b9f4:	0800ba79 	.word	0x0800ba79
 800b9f8:	0800bab9 	.word	0x0800bab9
 800b9fc:	0800bc8f 	.word	0x0800bc8f
 800ba00:	0800bc8f 	.word	0x0800bc8f
 800ba04:	0800bc2f 	.word	0x0800bc2f
 800ba08:	0800bc5b 	.word	0x0800bc5b
 800ba0c:	0800bc8f 	.word	0x0800bc8f
 800ba10:	0800bc8f 	.word	0x0800bc8f
 800ba14:	0800bc8f 	.word	0x0800bc8f
 800ba18:	0800bc8f 	.word	0x0800bc8f
 800ba1c:	0800bc8f 	.word	0x0800bc8f
 800ba20:	0800bc8f 	.word	0x0800bc8f
 800ba24:	0800bc8f 	.word	0x0800bc8f
 800ba28:	0800ba2d 	.word	0x0800ba2d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba32:	69db      	ldr	r3, [r3, #28]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d00b      	beq.n	800ba50 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba3e:	69db      	ldr	r3, [r3, #28]
 800ba40:	687a      	ldr	r2, [r7, #4]
 800ba42:	7c12      	ldrb	r2, [r2, #16]
 800ba44:	f107 0108 	add.w	r1, r7, #8
 800ba48:	4610      	mov	r0, r2
 800ba4a:	4798      	blx	r3
 800ba4c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba4e:	e126      	b.n	800bc9e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ba50:	6839      	ldr	r1, [r7, #0]
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 fb0e 	bl	800c074 <USBD_CtlError>
        err++;
 800ba58:	7afb      	ldrb	r3, [r7, #11]
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	72fb      	strb	r3, [r7, #11]
      break;
 800ba5e:	e11e      	b.n	800bc9e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	7c12      	ldrb	r2, [r2, #16]
 800ba6c:	f107 0108 	add.w	r1, r7, #8
 800ba70:	4610      	mov	r0, r2
 800ba72:	4798      	blx	r3
 800ba74:	60f8      	str	r0, [r7, #12]
      break;
 800ba76:	e112      	b.n	800bc9e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	7c1b      	ldrb	r3, [r3, #16]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d10d      	bne.n	800ba9c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba88:	f107 0208 	add.w	r2, r7, #8
 800ba8c:	4610      	mov	r0, r2
 800ba8e:	4798      	blx	r3
 800ba90:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	3301      	adds	r3, #1
 800ba96:	2202      	movs	r2, #2
 800ba98:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ba9a:	e100      	b.n	800bc9e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa4:	f107 0208 	add.w	r2, r7, #8
 800baa8:	4610      	mov	r0, r2
 800baaa:	4798      	blx	r3
 800baac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	3301      	adds	r3, #1
 800bab2:	2202      	movs	r2, #2
 800bab4:	701a      	strb	r2, [r3, #0]
      break;
 800bab6:	e0f2      	b.n	800bc9e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	885b      	ldrh	r3, [r3, #2]
 800babc:	b2db      	uxtb	r3, r3
 800babe:	2b05      	cmp	r3, #5
 800bac0:	f200 80ac 	bhi.w	800bc1c <USBD_GetDescriptor+0x258>
 800bac4:	a201      	add	r2, pc, #4	@ (adr r2, 800bacc <USBD_GetDescriptor+0x108>)
 800bac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baca:	bf00      	nop
 800bacc:	0800bae5 	.word	0x0800bae5
 800bad0:	0800bb19 	.word	0x0800bb19
 800bad4:	0800bb4d 	.word	0x0800bb4d
 800bad8:	0800bb81 	.word	0x0800bb81
 800badc:	0800bbb5 	.word	0x0800bbb5
 800bae0:	0800bbe9 	.word	0x0800bbe9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d00b      	beq.n	800bb08 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	687a      	ldr	r2, [r7, #4]
 800bafa:	7c12      	ldrb	r2, [r2, #16]
 800bafc:	f107 0108 	add.w	r1, r7, #8
 800bb00:	4610      	mov	r0, r2
 800bb02:	4798      	blx	r3
 800bb04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb06:	e091      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb08:	6839      	ldr	r1, [r7, #0]
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f000 fab2 	bl	800c074 <USBD_CtlError>
            err++;
 800bb10:	7afb      	ldrb	r3, [r7, #11]
 800bb12:	3301      	adds	r3, #1
 800bb14:	72fb      	strb	r3, [r7, #11]
          break;
 800bb16:	e089      	b.n	800bc2c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb1e:	689b      	ldr	r3, [r3, #8]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00b      	beq.n	800bb3c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb2a:	689b      	ldr	r3, [r3, #8]
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	7c12      	ldrb	r2, [r2, #16]
 800bb30:	f107 0108 	add.w	r1, r7, #8
 800bb34:	4610      	mov	r0, r2
 800bb36:	4798      	blx	r3
 800bb38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb3a:	e077      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb3c:	6839      	ldr	r1, [r7, #0]
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f000 fa98 	bl	800c074 <USBD_CtlError>
            err++;
 800bb44:	7afb      	ldrb	r3, [r7, #11]
 800bb46:	3301      	adds	r3, #1
 800bb48:	72fb      	strb	r3, [r7, #11]
          break;
 800bb4a:	e06f      	b.n	800bc2c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb52:	68db      	ldr	r3, [r3, #12]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d00b      	beq.n	800bb70 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb5e:	68db      	ldr	r3, [r3, #12]
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	7c12      	ldrb	r2, [r2, #16]
 800bb64:	f107 0108 	add.w	r1, r7, #8
 800bb68:	4610      	mov	r0, r2
 800bb6a:	4798      	blx	r3
 800bb6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb6e:	e05d      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb70:	6839      	ldr	r1, [r7, #0]
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 fa7e 	bl	800c074 <USBD_CtlError>
            err++;
 800bb78:	7afb      	ldrb	r3, [r7, #11]
 800bb7a:	3301      	adds	r3, #1
 800bb7c:	72fb      	strb	r3, [r7, #11]
          break;
 800bb7e:	e055      	b.n	800bc2c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb86:	691b      	ldr	r3, [r3, #16]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d00b      	beq.n	800bba4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb92:	691b      	ldr	r3, [r3, #16]
 800bb94:	687a      	ldr	r2, [r7, #4]
 800bb96:	7c12      	ldrb	r2, [r2, #16]
 800bb98:	f107 0108 	add.w	r1, r7, #8
 800bb9c:	4610      	mov	r0, r2
 800bb9e:	4798      	blx	r3
 800bba0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bba2:	e043      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bba4:	6839      	ldr	r1, [r7, #0]
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 fa64 	bl	800c074 <USBD_CtlError>
            err++;
 800bbac:	7afb      	ldrb	r3, [r7, #11]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	72fb      	strb	r3, [r7, #11]
          break;
 800bbb2:	e03b      	b.n	800bc2c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbba:	695b      	ldr	r3, [r3, #20]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d00b      	beq.n	800bbd8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbc6:	695b      	ldr	r3, [r3, #20]
 800bbc8:	687a      	ldr	r2, [r7, #4]
 800bbca:	7c12      	ldrb	r2, [r2, #16]
 800bbcc:	f107 0108 	add.w	r1, r7, #8
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	4798      	blx	r3
 800bbd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbd6:	e029      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bbd8:	6839      	ldr	r1, [r7, #0]
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fa4a 	bl	800c074 <USBD_CtlError>
            err++;
 800bbe0:	7afb      	ldrb	r3, [r7, #11]
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	72fb      	strb	r3, [r7, #11]
          break;
 800bbe6:	e021      	b.n	800bc2c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbee:	699b      	ldr	r3, [r3, #24]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00b      	beq.n	800bc0c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	687a      	ldr	r2, [r7, #4]
 800bbfe:	7c12      	ldrb	r2, [r2, #16]
 800bc00:	f107 0108 	add.w	r1, r7, #8
 800bc04:	4610      	mov	r0, r2
 800bc06:	4798      	blx	r3
 800bc08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc0a:	e00f      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bc0c:	6839      	ldr	r1, [r7, #0]
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f000 fa30 	bl	800c074 <USBD_CtlError>
            err++;
 800bc14:	7afb      	ldrb	r3, [r7, #11]
 800bc16:	3301      	adds	r3, #1
 800bc18:	72fb      	strb	r3, [r7, #11]
          break;
 800bc1a:	e007      	b.n	800bc2c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bc1c:	6839      	ldr	r1, [r7, #0]
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 fa28 	bl	800c074 <USBD_CtlError>
          err++;
 800bc24:	7afb      	ldrb	r3, [r7, #11]
 800bc26:	3301      	adds	r3, #1
 800bc28:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800bc2a:	bf00      	nop
      }
      break;
 800bc2c:	e037      	b.n	800bc9e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	7c1b      	ldrb	r3, [r3, #16]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d109      	bne.n	800bc4a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc3e:	f107 0208 	add.w	r2, r7, #8
 800bc42:	4610      	mov	r0, r2
 800bc44:	4798      	blx	r3
 800bc46:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc48:	e029      	b.n	800bc9e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bc4a:	6839      	ldr	r1, [r7, #0]
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f000 fa11 	bl	800c074 <USBD_CtlError>
        err++;
 800bc52:	7afb      	ldrb	r3, [r7, #11]
 800bc54:	3301      	adds	r3, #1
 800bc56:	72fb      	strb	r3, [r7, #11]
      break;
 800bc58:	e021      	b.n	800bc9e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	7c1b      	ldrb	r3, [r3, #16]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10d      	bne.n	800bc7e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bc68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc6a:	f107 0208 	add.w	r2, r7, #8
 800bc6e:	4610      	mov	r0, r2
 800bc70:	4798      	blx	r3
 800bc72:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	3301      	adds	r3, #1
 800bc78:	2207      	movs	r2, #7
 800bc7a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc7c:	e00f      	b.n	800bc9e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bc7e:	6839      	ldr	r1, [r7, #0]
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f000 f9f7 	bl	800c074 <USBD_CtlError>
        err++;
 800bc86:	7afb      	ldrb	r3, [r7, #11]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	72fb      	strb	r3, [r7, #11]
      break;
 800bc8c:	e007      	b.n	800bc9e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800bc8e:	6839      	ldr	r1, [r7, #0]
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f000 f9ef 	bl	800c074 <USBD_CtlError>
      err++;
 800bc96:	7afb      	ldrb	r3, [r7, #11]
 800bc98:	3301      	adds	r3, #1
 800bc9a:	72fb      	strb	r3, [r7, #11]
      break;
 800bc9c:	bf00      	nop
  }

  if (err != 0U)
 800bc9e:	7afb      	ldrb	r3, [r7, #11]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d11e      	bne.n	800bce2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	88db      	ldrh	r3, [r3, #6]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d016      	beq.n	800bcda <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800bcac:	893b      	ldrh	r3, [r7, #8]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d00e      	beq.n	800bcd0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	88da      	ldrh	r2, [r3, #6]
 800bcb6:	893b      	ldrh	r3, [r7, #8]
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	bf28      	it	cs
 800bcbc:	4613      	movcs	r3, r2
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bcc2:	893b      	ldrh	r3, [r7, #8]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	68f9      	ldr	r1, [r7, #12]
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f000 fa44 	bl	800c156 <USBD_CtlSendData>
 800bcce:	e009      	b.n	800bce4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bcd0:	6839      	ldr	r1, [r7, #0]
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 f9ce 	bl	800c074 <USBD_CtlError>
 800bcd8:	e004      	b.n	800bce4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 fa95 	bl	800c20a <USBD_CtlSendStatus>
 800bce0:	e000      	b.n	800bce4 <USBD_GetDescriptor+0x320>
    return;
 800bce2:	bf00      	nop
  }
}
 800bce4:	3710      	adds	r7, #16
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
 800bcea:	bf00      	nop

0800bcec <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	889b      	ldrh	r3, [r3, #4]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d131      	bne.n	800bd62 <USBD_SetAddress+0x76>
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	88db      	ldrh	r3, [r3, #6]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d12d      	bne.n	800bd62 <USBD_SetAddress+0x76>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	885b      	ldrh	r3, [r3, #2]
 800bd0a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bd0c:	d829      	bhi.n	800bd62 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	885b      	ldrh	r3, [r3, #2]
 800bd12:	b2db      	uxtb	r3, r3
 800bd14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd18:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b03      	cmp	r3, #3
 800bd24:	d104      	bne.n	800bd30 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bd26:	6839      	ldr	r1, [r7, #0]
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 f9a3 	bl	800c074 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd2e:	e01d      	b.n	800bd6c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd38:	7bfb      	ldrb	r3, [r7, #15]
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 fed7 	bl	800caf0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f000 fa61 	bl	800c20a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bd48:	7bfb      	ldrb	r3, [r7, #15]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d004      	beq.n	800bd58 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2202      	movs	r2, #2
 800bd52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd56:	e009      	b.n	800bd6c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd60:	e004      	b.n	800bd6c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bd62:	6839      	ldr	r1, [r7, #0]
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f000 f985 	bl	800c074 <USBD_CtlError>
  }
}
 800bd6a:	bf00      	nop
 800bd6c:	bf00      	nop
 800bd6e:	3710      	adds	r7, #16
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	885b      	ldrh	r3, [r3, #2]
 800bd86:	b2da      	uxtb	r2, r3
 800bd88:	4b4c      	ldr	r3, [pc, #304]	@ (800bebc <USBD_SetConfig+0x148>)
 800bd8a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bd8c:	4b4b      	ldr	r3, [pc, #300]	@ (800bebc <USBD_SetConfig+0x148>)
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d905      	bls.n	800bda0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bd94:	6839      	ldr	r1, [r7, #0]
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 f96c 	bl	800c074 <USBD_CtlError>
    return USBD_FAIL;
 800bd9c:	2303      	movs	r3, #3
 800bd9e:	e088      	b.n	800beb2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bda6:	b2db      	uxtb	r3, r3
 800bda8:	2b02      	cmp	r3, #2
 800bdaa:	d002      	beq.n	800bdb2 <USBD_SetConfig+0x3e>
 800bdac:	2b03      	cmp	r3, #3
 800bdae:	d025      	beq.n	800bdfc <USBD_SetConfig+0x88>
 800bdb0:	e071      	b.n	800be96 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bdb2:	4b42      	ldr	r3, [pc, #264]	@ (800bebc <USBD_SetConfig+0x148>)
 800bdb4:	781b      	ldrb	r3, [r3, #0]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d01c      	beq.n	800bdf4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800bdba:	4b40      	ldr	r3, [pc, #256]	@ (800bebc <USBD_SetConfig+0x148>)
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bdc4:	4b3d      	ldr	r3, [pc, #244]	@ (800bebc <USBD_SetConfig+0x148>)
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	4619      	mov	r1, r3
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f7ff f990 	bl	800b0f0 <USBD_SetClassConfig>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d004      	beq.n	800bde4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800bdda:	6839      	ldr	r1, [r7, #0]
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f000 f949 	bl	800c074 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bde2:	e065      	b.n	800beb0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fa10 	bl	800c20a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2203      	movs	r2, #3
 800bdee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bdf2:	e05d      	b.n	800beb0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f000 fa08 	bl	800c20a <USBD_CtlSendStatus>
      break;
 800bdfa:	e059      	b.n	800beb0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bdfc:	4b2f      	ldr	r3, [pc, #188]	@ (800bebc <USBD_SetConfig+0x148>)
 800bdfe:	781b      	ldrb	r3, [r3, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d112      	bne.n	800be2a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2202      	movs	r2, #2
 800be08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800be0c:	4b2b      	ldr	r3, [pc, #172]	@ (800bebc <USBD_SetConfig+0x148>)
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	461a      	mov	r2, r3
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be16:	4b29      	ldr	r3, [pc, #164]	@ (800bebc <USBD_SetConfig+0x148>)
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	4619      	mov	r1, r3
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f7ff f983 	bl	800b128 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 f9f1 	bl	800c20a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be28:	e042      	b.n	800beb0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800be2a:	4b24      	ldr	r3, [pc, #144]	@ (800bebc <USBD_SetConfig+0x148>)
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	461a      	mov	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	429a      	cmp	r2, r3
 800be36:	d02a      	beq.n	800be8e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7ff f971 	bl	800b128 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800be46:	4b1d      	ldr	r3, [pc, #116]	@ (800bebc <USBD_SetConfig+0x148>)
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	461a      	mov	r2, r3
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800be50:	4b1a      	ldr	r3, [pc, #104]	@ (800bebc <USBD_SetConfig+0x148>)
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	4619      	mov	r1, r3
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f7ff f94a 	bl	800b0f0 <USBD_SetClassConfig>
 800be5c:	4603      	mov	r3, r0
 800be5e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800be60:	7bfb      	ldrb	r3, [r7, #15]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00f      	beq.n	800be86 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800be66:	6839      	ldr	r1, [r7, #0]
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f000 f903 	bl	800c074 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	b2db      	uxtb	r3, r3
 800be74:	4619      	mov	r1, r3
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f7ff f956 	bl	800b128 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2202      	movs	r2, #2
 800be80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800be84:	e014      	b.n	800beb0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 f9bf 	bl	800c20a <USBD_CtlSendStatus>
      break;
 800be8c:	e010      	b.n	800beb0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 f9bb 	bl	800c20a <USBD_CtlSendStatus>
      break;
 800be94:	e00c      	b.n	800beb0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800be96:	6839      	ldr	r1, [r7, #0]
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f000 f8eb 	bl	800c074 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be9e:	4b07      	ldr	r3, [pc, #28]	@ (800bebc <USBD_SetConfig+0x148>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	4619      	mov	r1, r3
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f7ff f93f 	bl	800b128 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800beaa:	2303      	movs	r3, #3
 800beac:	73fb      	strb	r3, [r7, #15]
      break;
 800beae:	bf00      	nop
  }

  return ret;
 800beb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3710      	adds	r7, #16
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop
 800bebc:	20000589 	.word	0x20000589

0800bec0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b082      	sub	sp, #8
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	88db      	ldrh	r3, [r3, #6]
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d004      	beq.n	800bedc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bed2:	6839      	ldr	r1, [r7, #0]
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 f8cd 	bl	800c074 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800beda:	e023      	b.n	800bf24 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	2b02      	cmp	r3, #2
 800bee6:	dc02      	bgt.n	800beee <USBD_GetConfig+0x2e>
 800bee8:	2b00      	cmp	r3, #0
 800beea:	dc03      	bgt.n	800bef4 <USBD_GetConfig+0x34>
 800beec:	e015      	b.n	800bf1a <USBD_GetConfig+0x5a>
 800beee:	2b03      	cmp	r3, #3
 800bef0:	d00b      	beq.n	800bf0a <USBD_GetConfig+0x4a>
 800bef2:	e012      	b.n	800bf1a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	3308      	adds	r3, #8
 800befe:	2201      	movs	r2, #1
 800bf00:	4619      	mov	r1, r3
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 f927 	bl	800c156 <USBD_CtlSendData>
        break;
 800bf08:	e00c      	b.n	800bf24 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	2201      	movs	r2, #1
 800bf10:	4619      	mov	r1, r3
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 f91f 	bl	800c156 <USBD_CtlSendData>
        break;
 800bf18:	e004      	b.n	800bf24 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bf1a:	6839      	ldr	r1, [r7, #0]
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 f8a9 	bl	800c074 <USBD_CtlError>
        break;
 800bf22:	bf00      	nop
}
 800bf24:	bf00      	nop
 800bf26:	3708      	adds	r7, #8
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	2b02      	cmp	r3, #2
 800bf42:	d81e      	bhi.n	800bf82 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	88db      	ldrh	r3, [r3, #6]
 800bf48:	2b02      	cmp	r3, #2
 800bf4a:	d004      	beq.n	800bf56 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bf4c:	6839      	ldr	r1, [r7, #0]
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 f890 	bl	800c074 <USBD_CtlError>
        break;
 800bf54:	e01a      	b.n	800bf8c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2201      	movs	r2, #1
 800bf5a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d005      	beq.n	800bf72 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	f043 0202 	orr.w	r2, r3, #2
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	330c      	adds	r3, #12
 800bf76:	2202      	movs	r2, #2
 800bf78:	4619      	mov	r1, r3
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 f8eb 	bl	800c156 <USBD_CtlSendData>
      break;
 800bf80:	e004      	b.n	800bf8c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bf82:	6839      	ldr	r1, [r7, #0]
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f000 f875 	bl	800c074 <USBD_CtlError>
      break;
 800bf8a:	bf00      	nop
  }
}
 800bf8c:	bf00      	nop
 800bf8e:	3708      	adds	r7, #8
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
 800bf9c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	885b      	ldrh	r3, [r3, #2]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d106      	bne.n	800bfb4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f000 f92b 	bl	800c20a <USBD_CtlSendStatus>
  }
}
 800bfb4:	bf00      	nop
 800bfb6:	3708      	adds	r7, #8
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}

0800bfbc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b082      	sub	sp, #8
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	2b02      	cmp	r3, #2
 800bfd2:	d80b      	bhi.n	800bfec <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	885b      	ldrh	r3, [r3, #2]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d10c      	bne.n	800bff6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 f910 	bl	800c20a <USBD_CtlSendStatus>
      }
      break;
 800bfea:	e004      	b.n	800bff6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bfec:	6839      	ldr	r1, [r7, #0]
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 f840 	bl	800c074 <USBD_CtlError>
      break;
 800bff4:	e000      	b.n	800bff8 <USBD_ClrFeature+0x3c>
      break;
 800bff6:	bf00      	nop
  }
}
 800bff8:	bf00      	nop
 800bffa:	3708      	adds	r7, #8
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}

0800c000 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	781a      	ldrb	r2, [r3, #0]
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	3301      	adds	r3, #1
 800c01a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	781a      	ldrb	r2, [r3, #0]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	3301      	adds	r3, #1
 800c028:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f7ff fa90 	bl	800b550 <SWAPBYTE>
 800c030:	4603      	mov	r3, r0
 800c032:	461a      	mov	r2, r3
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	3301      	adds	r3, #1
 800c03c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	3301      	adds	r3, #1
 800c042:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c044:	68f8      	ldr	r0, [r7, #12]
 800c046:	f7ff fa83 	bl	800b550 <SWAPBYTE>
 800c04a:	4603      	mov	r3, r0
 800c04c:	461a      	mov	r2, r3
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	3301      	adds	r3, #1
 800c056:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	3301      	adds	r3, #1
 800c05c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c05e:	68f8      	ldr	r0, [r7, #12]
 800c060:	f7ff fa76 	bl	800b550 <SWAPBYTE>
 800c064:	4603      	mov	r3, r0
 800c066:	461a      	mov	r2, r3
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	80da      	strh	r2, [r3, #6]
}
 800c06c:	bf00      	nop
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b082      	sub	sp, #8
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c07e:	2180      	movs	r1, #128	@ 0x80
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 fccb 	bl	800ca1c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c086:	2100      	movs	r1, #0
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f000 fcc7 	bl	800ca1c <USBD_LL_StallEP>
}
 800c08e:	bf00      	nop
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c096:	b580      	push	{r7, lr}
 800c098:	b086      	sub	sp, #24
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	60f8      	str	r0, [r7, #12]
 800c09e:	60b9      	str	r1, [r7, #8]
 800c0a0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d036      	beq.n	800c11a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c0b0:	6938      	ldr	r0, [r7, #16]
 800c0b2:	f000 f836 	bl	800c122 <USBD_GetLen>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	3301      	adds	r3, #1
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	005b      	lsls	r3, r3, #1
 800c0be:	b29a      	uxth	r2, r3
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c0c4:	7dfb      	ldrb	r3, [r7, #23]
 800c0c6:	68ba      	ldr	r2, [r7, #8]
 800c0c8:	4413      	add	r3, r2
 800c0ca:	687a      	ldr	r2, [r7, #4]
 800c0cc:	7812      	ldrb	r2, [r2, #0]
 800c0ce:	701a      	strb	r2, [r3, #0]
  idx++;
 800c0d0:	7dfb      	ldrb	r3, [r7, #23]
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c0d6:	7dfb      	ldrb	r3, [r7, #23]
 800c0d8:	68ba      	ldr	r2, [r7, #8]
 800c0da:	4413      	add	r3, r2
 800c0dc:	2203      	movs	r2, #3
 800c0de:	701a      	strb	r2, [r3, #0]
  idx++;
 800c0e0:	7dfb      	ldrb	r3, [r7, #23]
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c0e6:	e013      	b.n	800c110 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c0e8:	7dfb      	ldrb	r3, [r7, #23]
 800c0ea:	68ba      	ldr	r2, [r7, #8]
 800c0ec:	4413      	add	r3, r2
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	7812      	ldrb	r2, [r2, #0]
 800c0f2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	613b      	str	r3, [r7, #16]
    idx++;
 800c0fa:	7dfb      	ldrb	r3, [r7, #23]
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c100:	7dfb      	ldrb	r3, [r7, #23]
 800c102:	68ba      	ldr	r2, [r7, #8]
 800c104:	4413      	add	r3, r2
 800c106:	2200      	movs	r2, #0
 800c108:	701a      	strb	r2, [r3, #0]
    idx++;
 800c10a:	7dfb      	ldrb	r3, [r7, #23]
 800c10c:	3301      	adds	r3, #1
 800c10e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d1e7      	bne.n	800c0e8 <USBD_GetString+0x52>
 800c118:	e000      	b.n	800c11c <USBD_GetString+0x86>
    return;
 800c11a:	bf00      	nop
  }
}
 800c11c:	3718      	adds	r7, #24
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c122:	b480      	push	{r7}
 800c124:	b085      	sub	sp, #20
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c12a:	2300      	movs	r3, #0
 800c12c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c132:	e005      	b.n	800c140 <USBD_GetLen+0x1e>
  {
    len++;
 800c134:	7bfb      	ldrb	r3, [r7, #15]
 800c136:	3301      	adds	r3, #1
 800c138:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	3301      	adds	r3, #1
 800c13e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	781b      	ldrb	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d1f5      	bne.n	800c134 <USBD_GetLen+0x12>
  }

  return len;
 800c148:	7bfb      	ldrb	r3, [r7, #15]
}
 800c14a:	4618      	mov	r0, r3
 800c14c:	3714      	adds	r7, #20
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr

0800c156 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c156:	b580      	push	{r7, lr}
 800c158:	b084      	sub	sp, #16
 800c15a:	af00      	add	r7, sp, #0
 800c15c:	60f8      	str	r0, [r7, #12]
 800c15e:	60b9      	str	r1, [r7, #8]
 800c160:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2202      	movs	r2, #2
 800c166:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	687a      	ldr	r2, [r7, #4]
 800c174:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	68ba      	ldr	r2, [r7, #8]
 800c17a:	2100      	movs	r1, #0
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f000 fcd6 	bl	800cb2e <USBD_LL_Transmit>

  return USBD_OK;
 800c182:	2300      	movs	r3, #0
}
 800c184:	4618      	mov	r0, r3
 800c186:	3710      	adds	r7, #16
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
 800c192:	60f8      	str	r0, [r7, #12]
 800c194:	60b9      	str	r1, [r7, #8]
 800c196:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	68ba      	ldr	r2, [r7, #8]
 800c19c:	2100      	movs	r1, #0
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f000 fcc5 	bl	800cb2e <USBD_LL_Transmit>

  return USBD_OK;
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b084      	sub	sp, #16
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	60f8      	str	r0, [r7, #12]
 800c1b6:	60b9      	str	r1, [r7, #8]
 800c1b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	2203      	movs	r2, #3
 800c1be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	687a      	ldr	r2, [r7, #4]
 800c1c6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68ba      	ldr	r2, [r7, #8]
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	68f8      	ldr	r0, [r7, #12]
 800c1da:	f000 fcc9 	bl	800cb70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c1de:	2300      	movs	r3, #0
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3710      	adds	r7, #16
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	68ba      	ldr	r2, [r7, #8]
 800c1f8:	2100      	movs	r1, #0
 800c1fa:	68f8      	ldr	r0, [r7, #12]
 800c1fc:	f000 fcb8 	bl	800cb70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c200:	2300      	movs	r3, #0
}
 800c202:	4618      	mov	r0, r3
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}

0800c20a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b082      	sub	sp, #8
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2204      	movs	r2, #4
 800c216:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c21a:	2300      	movs	r3, #0
 800c21c:	2200      	movs	r2, #0
 800c21e:	2100      	movs	r1, #0
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 fc84 	bl	800cb2e <USBD_LL_Transmit>

  return USBD_OK;
 800c226:	2300      	movs	r3, #0
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3708      	adds	r7, #8
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}

0800c230 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b082      	sub	sp, #8
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2205      	movs	r2, #5
 800c23c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c240:	2300      	movs	r3, #0
 800c242:	2200      	movs	r2, #0
 800c244:	2100      	movs	r1, #0
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f000 fc92 	bl	800cb70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c24c:	2300      	movs	r3, #0
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3708      	adds	r7, #8
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
	...

0800c258 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c258:	b480      	push	{r7}
 800c25a:	b087      	sub	sp, #28
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	60f8      	str	r0, [r7, #12]
 800c260:	60b9      	str	r1, [r7, #8]
 800c262:	4613      	mov	r3, r2
 800c264:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c266:	2301      	movs	r3, #1
 800c268:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c26a:	2300      	movs	r3, #0
 800c26c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c26e:	4b1f      	ldr	r3, [pc, #124]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c270:	7a5b      	ldrb	r3, [r3, #9]
 800c272:	b2db      	uxtb	r3, r3
 800c274:	2b00      	cmp	r3, #0
 800c276:	d131      	bne.n	800c2dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c278:	4b1c      	ldr	r3, [pc, #112]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c27a:	7a5b      	ldrb	r3, [r3, #9]
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	461a      	mov	r2, r3
 800c280:	4b1a      	ldr	r3, [pc, #104]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c282:	2100      	movs	r1, #0
 800c284:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c286:	4b19      	ldr	r3, [pc, #100]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c288:	7a5b      	ldrb	r3, [r3, #9]
 800c28a:	b2db      	uxtb	r3, r3
 800c28c:	4a17      	ldr	r2, [pc, #92]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c28e:	009b      	lsls	r3, r3, #2
 800c290:	4413      	add	r3, r2
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c296:	4b15      	ldr	r3, [pc, #84]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c298:	7a5b      	ldrb	r3, [r3, #9]
 800c29a:	b2db      	uxtb	r3, r3
 800c29c:	461a      	mov	r2, r3
 800c29e:	4b13      	ldr	r3, [pc, #76]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c2a0:	4413      	add	r3, r2
 800c2a2:	79fa      	ldrb	r2, [r7, #7]
 800c2a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c2a6:	4b11      	ldr	r3, [pc, #68]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c2a8:	7a5b      	ldrb	r3, [r3, #9]
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	1c5a      	adds	r2, r3, #1
 800c2ae:	b2d1      	uxtb	r1, r2
 800c2b0:	4a0e      	ldr	r2, [pc, #56]	@ (800c2ec <FATFS_LinkDriverEx+0x94>)
 800c2b2:	7251      	strb	r1, [r2, #9]
 800c2b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c2b6:	7dbb      	ldrb	r3, [r7, #22]
 800c2b8:	3330      	adds	r3, #48	@ 0x30
 800c2ba:	b2da      	uxtb	r2, r3
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	223a      	movs	r2, #58	@ 0x3a
 800c2c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	3302      	adds	r3, #2
 800c2cc:	222f      	movs	r2, #47	@ 0x2f
 800c2ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	3303      	adds	r3, #3
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c2dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	371c      	adds	r7, #28
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e8:	4770      	bx	lr
 800c2ea:	bf00      	nop
 800c2ec:	2000058c 	.word	0x2000058c

0800c2f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	6839      	ldr	r1, [r7, #0]
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f7ff ffaa 	bl	800c258 <FATFS_LinkDriverEx>
 800c304:	4603      	mov	r3, r0
}
 800c306:	4618      	mov	r0, r3
 800c308:	3708      	adds	r7, #8
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}
	...

0800c310 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800c314:	2200      	movs	r2, #0
 800c316:	4912      	ldr	r1, [pc, #72]	@ (800c360 <MX_USB_Device_Init+0x50>)
 800c318:	4812      	ldr	r0, [pc, #72]	@ (800c364 <MX_USB_Device_Init+0x54>)
 800c31a:	f7fe fe7b 	bl	800b014 <USBD_Init>
 800c31e:	4603      	mov	r3, r0
 800c320:	2b00      	cmp	r3, #0
 800c322:	d001      	beq.n	800c328 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800c324:	f7f4 fca8 	bl	8000c78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800c328:	490f      	ldr	r1, [pc, #60]	@ (800c368 <MX_USB_Device_Init+0x58>)
 800c32a:	480e      	ldr	r0, [pc, #56]	@ (800c364 <MX_USB_Device_Init+0x54>)
 800c32c:	f7fe fea2 	bl	800b074 <USBD_RegisterClass>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d001      	beq.n	800c33a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800c336:	f7f4 fc9f 	bl	8000c78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800c33a:	490c      	ldr	r1, [pc, #48]	@ (800c36c <MX_USB_Device_Init+0x5c>)
 800c33c:	4809      	ldr	r0, [pc, #36]	@ (800c364 <MX_USB_Device_Init+0x54>)
 800c33e:	f7fe fdf3 	bl	800af28 <USBD_CDC_RegisterInterface>
 800c342:	4603      	mov	r3, r0
 800c344:	2b00      	cmp	r3, #0
 800c346:	d001      	beq.n	800c34c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800c348:	f7f4 fc96 	bl	8000c78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800c34c:	4805      	ldr	r0, [pc, #20]	@ (800c364 <MX_USB_Device_Init+0x54>)
 800c34e:	f7fe feb8 	bl	800b0c2 <USBD_Start>
 800c352:	4603      	mov	r3, r0
 800c354:	2b00      	cmp	r3, #0
 800c356:	d001      	beq.n	800c35c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800c358:	f7f4 fc8e 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800c35c:	bf00      	nop
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	20000148 	.word	0x20000148
 800c364:	20000598 	.word	0x20000598
 800c368:	20000030 	.word	0x20000030
 800c36c:	20000134 	.word	0x20000134

0800c370 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c374:	2200      	movs	r2, #0
 800c376:	4905      	ldr	r1, [pc, #20]	@ (800c38c <CDC_Init_FS+0x1c>)
 800c378:	4805      	ldr	r0, [pc, #20]	@ (800c390 <CDC_Init_FS+0x20>)
 800c37a:	f7fe fdea 	bl	800af52 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c37e:	4905      	ldr	r1, [pc, #20]	@ (800c394 <CDC_Init_FS+0x24>)
 800c380:	4803      	ldr	r0, [pc, #12]	@ (800c390 <CDC_Init_FS+0x20>)
 800c382:	f7fe fe04 	bl	800af8e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c386:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c388:	4618      	mov	r0, r3
 800c38a:	bd80      	pop	{r7, pc}
 800c38c:	20001068 	.word	0x20001068
 800c390:	20000598 	.word	0x20000598
 800c394:	20000868 	.word	0x20000868

0800c398 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c398:	b480      	push	{r7}
 800c39a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c39c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b083      	sub	sp, #12
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	6039      	str	r1, [r7, #0]
 800c3b2:	71fb      	strb	r3, [r7, #7]
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c3b8:	79fb      	ldrb	r3, [r7, #7]
 800c3ba:	2b23      	cmp	r3, #35	@ 0x23
 800c3bc:	d84a      	bhi.n	800c454 <CDC_Control_FS+0xac>
 800c3be:	a201      	add	r2, pc, #4	@ (adr r2, 800c3c4 <CDC_Control_FS+0x1c>)
 800c3c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3c4:	0800c455 	.word	0x0800c455
 800c3c8:	0800c455 	.word	0x0800c455
 800c3cc:	0800c455 	.word	0x0800c455
 800c3d0:	0800c455 	.word	0x0800c455
 800c3d4:	0800c455 	.word	0x0800c455
 800c3d8:	0800c455 	.word	0x0800c455
 800c3dc:	0800c455 	.word	0x0800c455
 800c3e0:	0800c455 	.word	0x0800c455
 800c3e4:	0800c455 	.word	0x0800c455
 800c3e8:	0800c455 	.word	0x0800c455
 800c3ec:	0800c455 	.word	0x0800c455
 800c3f0:	0800c455 	.word	0x0800c455
 800c3f4:	0800c455 	.word	0x0800c455
 800c3f8:	0800c455 	.word	0x0800c455
 800c3fc:	0800c455 	.word	0x0800c455
 800c400:	0800c455 	.word	0x0800c455
 800c404:	0800c455 	.word	0x0800c455
 800c408:	0800c455 	.word	0x0800c455
 800c40c:	0800c455 	.word	0x0800c455
 800c410:	0800c455 	.word	0x0800c455
 800c414:	0800c455 	.word	0x0800c455
 800c418:	0800c455 	.word	0x0800c455
 800c41c:	0800c455 	.word	0x0800c455
 800c420:	0800c455 	.word	0x0800c455
 800c424:	0800c455 	.word	0x0800c455
 800c428:	0800c455 	.word	0x0800c455
 800c42c:	0800c455 	.word	0x0800c455
 800c430:	0800c455 	.word	0x0800c455
 800c434:	0800c455 	.word	0x0800c455
 800c438:	0800c455 	.word	0x0800c455
 800c43c:	0800c455 	.word	0x0800c455
 800c440:	0800c455 	.word	0x0800c455
 800c444:	0800c455 	.word	0x0800c455
 800c448:	0800c455 	.word	0x0800c455
 800c44c:	0800c455 	.word	0x0800c455
 800c450:	0800c455 	.word	0x0800c455
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c454:	bf00      	nop
  }

  return (USBD_OK);
 800c456:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c458:	4618      	mov	r0, r3
 800c45a:	370c      	adds	r7, #12
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr

0800c464 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b082      	sub	sp, #8
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c46e:	6879      	ldr	r1, [r7, #4]
 800c470:	4805      	ldr	r0, [pc, #20]	@ (800c488 <CDC_Receive_FS+0x24>)
 800c472:	f7fe fd8c 	bl	800af8e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c476:	4804      	ldr	r0, [pc, #16]	@ (800c488 <CDC_Receive_FS+0x24>)
 800c478:	f7fe fda2 	bl	800afc0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c47c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3708      	adds	r7, #8
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}
 800c486:	bf00      	nop
 800c488:	20000598 	.word	0x20000598

0800c48c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b087      	sub	sp, #28
 800c490:	af00      	add	r7, sp, #0
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	4613      	mov	r3, r2
 800c498:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c49a:	2300      	movs	r3, #0
 800c49c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c49e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	371c      	adds	r7, #28
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ac:	4770      	bx	lr
	...

0800c4b0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	6039      	str	r1, [r7, #0]
 800c4ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	2212      	movs	r2, #18
 800c4c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c4c2:	4b03      	ldr	r3, [pc, #12]	@ (800c4d0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr
 800c4d0:	20000168 	.word	0x20000168

0800c4d4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b083      	sub	sp, #12
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	4603      	mov	r3, r0
 800c4dc:	6039      	str	r1, [r7, #0]
 800c4de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	2204      	movs	r2, #4
 800c4e4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c4e6:	4b03      	ldr	r3, [pc, #12]	@ (800c4f4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	370c      	adds	r7, #12
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	2000017c 	.word	0x2000017c

0800c4f8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	4603      	mov	r3, r0
 800c500:	6039      	str	r1, [r7, #0]
 800c502:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c504:	79fb      	ldrb	r3, [r7, #7]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d105      	bne.n	800c516 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	4907      	ldr	r1, [pc, #28]	@ (800c52c <USBD_CDC_ProductStrDescriptor+0x34>)
 800c50e:	4808      	ldr	r0, [pc, #32]	@ (800c530 <USBD_CDC_ProductStrDescriptor+0x38>)
 800c510:	f7ff fdc1 	bl	800c096 <USBD_GetString>
 800c514:	e004      	b.n	800c520 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c516:	683a      	ldr	r2, [r7, #0]
 800c518:	4904      	ldr	r1, [pc, #16]	@ (800c52c <USBD_CDC_ProductStrDescriptor+0x34>)
 800c51a:	4805      	ldr	r0, [pc, #20]	@ (800c530 <USBD_CDC_ProductStrDescriptor+0x38>)
 800c51c:	f7ff fdbb 	bl	800c096 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c520:	4b02      	ldr	r3, [pc, #8]	@ (800c52c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800c522:	4618      	mov	r0, r3
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	20001868 	.word	0x20001868
 800c530:	0800cd6c 	.word	0x0800cd6c

0800c534 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b082      	sub	sp, #8
 800c538:	af00      	add	r7, sp, #0
 800c53a:	4603      	mov	r3, r0
 800c53c:	6039      	str	r1, [r7, #0]
 800c53e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c540:	683a      	ldr	r2, [r7, #0]
 800c542:	4904      	ldr	r1, [pc, #16]	@ (800c554 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800c544:	4804      	ldr	r0, [pc, #16]	@ (800c558 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800c546:	f7ff fda6 	bl	800c096 <USBD_GetString>
  return USBD_StrDesc;
 800c54a:	4b02      	ldr	r3, [pc, #8]	@ (800c554 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3708      	adds	r7, #8
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}
 800c554:	20001868 	.word	0x20001868
 800c558:	0800cd84 	.word	0x0800cd84

0800c55c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b082      	sub	sp, #8
 800c560:	af00      	add	r7, sp, #0
 800c562:	4603      	mov	r3, r0
 800c564:	6039      	str	r1, [r7, #0]
 800c566:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	221a      	movs	r2, #26
 800c56c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c56e:	f000 f843 	bl	800c5f8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c572:	4b02      	ldr	r3, [pc, #8]	@ (800c57c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800c574:	4618      	mov	r0, r3
 800c576:	3708      	adds	r7, #8
 800c578:	46bd      	mov	sp, r7
 800c57a:	bd80      	pop	{r7, pc}
 800c57c:	20000180 	.word	0x20000180

0800c580 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b082      	sub	sp, #8
 800c584:	af00      	add	r7, sp, #0
 800c586:	4603      	mov	r3, r0
 800c588:	6039      	str	r1, [r7, #0]
 800c58a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c58c:	79fb      	ldrb	r3, [r7, #7]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d105      	bne.n	800c59e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c592:	683a      	ldr	r2, [r7, #0]
 800c594:	4907      	ldr	r1, [pc, #28]	@ (800c5b4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800c596:	4808      	ldr	r0, [pc, #32]	@ (800c5b8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800c598:	f7ff fd7d 	bl	800c096 <USBD_GetString>
 800c59c:	e004      	b.n	800c5a8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c59e:	683a      	ldr	r2, [r7, #0]
 800c5a0:	4904      	ldr	r1, [pc, #16]	@ (800c5b4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800c5a2:	4805      	ldr	r0, [pc, #20]	@ (800c5b8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800c5a4:	f7ff fd77 	bl	800c096 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c5a8:	4b02      	ldr	r3, [pc, #8]	@ (800c5b4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	3708      	adds	r7, #8
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}
 800c5b2:	bf00      	nop
 800c5b4:	20001868 	.word	0x20001868
 800c5b8:	0800cd98 	.word	0x0800cd98

0800c5bc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b082      	sub	sp, #8
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	6039      	str	r1, [r7, #0]
 800c5c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c5c8:	79fb      	ldrb	r3, [r7, #7]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d105      	bne.n	800c5da <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c5ce:	683a      	ldr	r2, [r7, #0]
 800c5d0:	4907      	ldr	r1, [pc, #28]	@ (800c5f0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800c5d2:	4808      	ldr	r0, [pc, #32]	@ (800c5f4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800c5d4:	f7ff fd5f 	bl	800c096 <USBD_GetString>
 800c5d8:	e004      	b.n	800c5e4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c5da:	683a      	ldr	r2, [r7, #0]
 800c5dc:	4904      	ldr	r1, [pc, #16]	@ (800c5f0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800c5de:	4805      	ldr	r0, [pc, #20]	@ (800c5f4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800c5e0:	f7ff fd59 	bl	800c096 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c5e4:	4b02      	ldr	r3, [pc, #8]	@ (800c5f0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3708      	adds	r7, #8
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}
 800c5ee:	bf00      	nop
 800c5f0:	20001868 	.word	0x20001868
 800c5f4:	0800cda4 	.word	0x0800cda4

0800c5f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b084      	sub	sp, #16
 800c5fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c63c <Get_SerialNum+0x44>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c604:	4b0e      	ldr	r3, [pc, #56]	@ (800c640 <Get_SerialNum+0x48>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c60a:	4b0e      	ldr	r3, [pc, #56]	@ (800c644 <Get_SerialNum+0x4c>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c610:	68fa      	ldr	r2, [r7, #12]
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	4413      	add	r3, r2
 800c616:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d009      	beq.n	800c632 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c61e:	2208      	movs	r2, #8
 800c620:	4909      	ldr	r1, [pc, #36]	@ (800c648 <Get_SerialNum+0x50>)
 800c622:	68f8      	ldr	r0, [r7, #12]
 800c624:	f000 f814 	bl	800c650 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c628:	2204      	movs	r2, #4
 800c62a:	4908      	ldr	r1, [pc, #32]	@ (800c64c <Get_SerialNum+0x54>)
 800c62c:	68b8      	ldr	r0, [r7, #8]
 800c62e:	f000 f80f 	bl	800c650 <IntToUnicode>
  }
}
 800c632:	bf00      	nop
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}
 800c63a:	bf00      	nop
 800c63c:	1fff7590 	.word	0x1fff7590
 800c640:	1fff7594 	.word	0x1fff7594
 800c644:	1fff7598 	.word	0x1fff7598
 800c648:	20000182 	.word	0x20000182
 800c64c:	20000192 	.word	0x20000192

0800c650 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c650:	b480      	push	{r7}
 800c652:	b087      	sub	sp, #28
 800c654:	af00      	add	r7, sp, #0
 800c656:	60f8      	str	r0, [r7, #12]
 800c658:	60b9      	str	r1, [r7, #8]
 800c65a:	4613      	mov	r3, r2
 800c65c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c662:	2300      	movs	r3, #0
 800c664:	75fb      	strb	r3, [r7, #23]
 800c666:	e027      	b.n	800c6b8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	0f1b      	lsrs	r3, r3, #28
 800c66c:	2b09      	cmp	r3, #9
 800c66e:	d80b      	bhi.n	800c688 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	0f1b      	lsrs	r3, r3, #28
 800c674:	b2da      	uxtb	r2, r3
 800c676:	7dfb      	ldrb	r3, [r7, #23]
 800c678:	005b      	lsls	r3, r3, #1
 800c67a:	4619      	mov	r1, r3
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	440b      	add	r3, r1
 800c680:	3230      	adds	r2, #48	@ 0x30
 800c682:	b2d2      	uxtb	r2, r2
 800c684:	701a      	strb	r2, [r3, #0]
 800c686:	e00a      	b.n	800c69e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	0f1b      	lsrs	r3, r3, #28
 800c68c:	b2da      	uxtb	r2, r3
 800c68e:	7dfb      	ldrb	r3, [r7, #23]
 800c690:	005b      	lsls	r3, r3, #1
 800c692:	4619      	mov	r1, r3
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	440b      	add	r3, r1
 800c698:	3237      	adds	r2, #55	@ 0x37
 800c69a:	b2d2      	uxtb	r2, r2
 800c69c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	011b      	lsls	r3, r3, #4
 800c6a2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c6a4:	7dfb      	ldrb	r3, [r7, #23]
 800c6a6:	005b      	lsls	r3, r3, #1
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	68ba      	ldr	r2, [r7, #8]
 800c6ac:	4413      	add	r3, r2
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c6b2:	7dfb      	ldrb	r3, [r7, #23]
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	75fb      	strb	r3, [r7, #23]
 800c6b8:	7dfa      	ldrb	r2, [r7, #23]
 800c6ba:	79fb      	ldrb	r3, [r7, #7]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d3d3      	bcc.n	800c668 <IntToUnicode+0x18>
  }
}
 800c6c0:	bf00      	nop
 800c6c2:	bf00      	nop
 800c6c4:	371c      	adds	r7, #28
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr
	...

0800c6d0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b098      	sub	sp, #96	@ 0x60
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c6d8:	f107 030c 	add.w	r3, r7, #12
 800c6dc:	2254      	movs	r2, #84	@ 0x54
 800c6de:	2100      	movs	r1, #0
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f000 faf9 	bl	800ccd8 <memset>
  if(pcdHandle->Instance==USB)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4a15      	ldr	r2, [pc, #84]	@ (800c740 <HAL_PCD_MspInit+0x70>)
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d123      	bne.n	800c738 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c6f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c6f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800c6f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c6fa:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c6fc:	f107 030c 	add.w	r3, r7, #12
 800c700:	4618      	mov	r0, r3
 800c702:	f7f9 fc4f 	bl	8005fa4 <HAL_RCCEx_PeriphCLKConfig>
 800c706:	4603      	mov	r3, r0
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d001      	beq.n	800c710 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800c70c:	f7f4 fab4 	bl	8000c78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c710:	4b0c      	ldr	r3, [pc, #48]	@ (800c744 <HAL_PCD_MspInit+0x74>)
 800c712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c714:	4a0b      	ldr	r2, [pc, #44]	@ (800c744 <HAL_PCD_MspInit+0x74>)
 800c716:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c71a:	6593      	str	r3, [r2, #88]	@ 0x58
 800c71c:	4b09      	ldr	r3, [pc, #36]	@ (800c744 <HAL_PCD_MspInit+0x74>)
 800c71e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c720:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c724:	60bb      	str	r3, [r7, #8]
 800c726:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800c728:	2200      	movs	r2, #0
 800c72a:	2100      	movs	r1, #0
 800c72c:	2014      	movs	r0, #20
 800c72e:	f7f6 f9ba 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800c732:	2014      	movs	r0, #20
 800c734:	f7f6 f9d1 	bl	8002ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c738:	bf00      	nop
 800c73a:	3760      	adds	r7, #96	@ 0x60
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}
 800c740:	40005c00 	.word	0x40005c00
 800c744:	40021000 	.word	0x40021000

0800c748 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800c75c:	4619      	mov	r1, r3
 800c75e:	4610      	mov	r0, r2
 800c760:	f7fe fcfa 	bl	800b158 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c764:	bf00      	nop
 800c766:	3708      	adds	r7, #8
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	460b      	mov	r3, r1
 800c776:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800c77e:	78fa      	ldrb	r2, [r7, #3]
 800c780:	6879      	ldr	r1, [r7, #4]
 800c782:	4613      	mov	r3, r2
 800c784:	009b      	lsls	r3, r3, #2
 800c786:	4413      	add	r3, r2
 800c788:	00db      	lsls	r3, r3, #3
 800c78a:	440b      	add	r3, r1
 800c78c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c790:	681a      	ldr	r2, [r3, #0]
 800c792:	78fb      	ldrb	r3, [r7, #3]
 800c794:	4619      	mov	r1, r3
 800c796:	f7fe fd34 	bl	800b202 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c79a:	bf00      	nop
 800c79c:	3708      	adds	r7, #8
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}

0800c7a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7a2:	b580      	push	{r7, lr}
 800c7a4:	b082      	sub	sp, #8
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	6078      	str	r0, [r7, #4]
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800c7b4:	78fa      	ldrb	r2, [r7, #3]
 800c7b6:	6879      	ldr	r1, [r7, #4]
 800c7b8:	4613      	mov	r3, r2
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	4413      	add	r3, r2
 800c7be:	00db      	lsls	r3, r3, #3
 800c7c0:	440b      	add	r3, r1
 800c7c2:	3324      	adds	r3, #36	@ 0x24
 800c7c4:	681a      	ldr	r2, [r3, #0]
 800c7c6:	78fb      	ldrb	r3, [r7, #3]
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	f7fe fd7d 	bl	800b2c8 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c7ce:	bf00      	nop
 800c7d0:	3708      	adds	r7, #8
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}

0800c7d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7d6:	b580      	push	{r7, lr}
 800c7d8:	b082      	sub	sp, #8
 800c7da:	af00      	add	r7, sp, #0
 800c7dc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f7fe fe91 	bl	800b50c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c7ea:	bf00      	nop
 800c7ec:	3708      	adds	r7, #8
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b084      	sub	sp, #16
 800c7f6:	af00      	add	r7, sp, #0
 800c7f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	795b      	ldrb	r3, [r3, #5]
 800c802:	2b02      	cmp	r3, #2
 800c804:	d001      	beq.n	800c80a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c806:	f7f4 fa37 	bl	8000c78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c810:	7bfa      	ldrb	r2, [r7, #15]
 800c812:	4611      	mov	r1, r2
 800c814:	4618      	mov	r0, r3
 800c816:	f7fe fe3b 	bl	800b490 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c820:	4618      	mov	r0, r3
 800c822:	f7fe fde7 	bl	800b3f4 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c826:	bf00      	nop
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
	...

0800c830 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b082      	sub	sp, #8
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c83e:	4618      	mov	r0, r3
 800c840:	f7fe fe36 	bl	800b4b0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	7a5b      	ldrb	r3, [r3, #9]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d005      	beq.n	800c858 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c84c:	4b04      	ldr	r3, [pc, #16]	@ (800c860 <HAL_PCD_SuspendCallback+0x30>)
 800c84e:	691b      	ldr	r3, [r3, #16]
 800c850:	4a03      	ldr	r2, [pc, #12]	@ (800c860 <HAL_PCD_SuspendCallback+0x30>)
 800c852:	f043 0306 	orr.w	r3, r3, #6
 800c856:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c858:	bf00      	nop
 800c85a:	3708      	adds	r7, #8
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}
 800c860:	e000ed00 	.word	0xe000ed00

0800c864 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b082      	sub	sp, #8
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	7a5b      	ldrb	r3, [r3, #9]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d007      	beq.n	800c884 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c874:	4b08      	ldr	r3, [pc, #32]	@ (800c898 <HAL_PCD_ResumeCallback+0x34>)
 800c876:	691b      	ldr	r3, [r3, #16]
 800c878:	4a07      	ldr	r2, [pc, #28]	@ (800c898 <HAL_PCD_ResumeCallback+0x34>)
 800c87a:	f023 0306 	bic.w	r3, r3, #6
 800c87e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800c880:	f000 f9f8 	bl	800cc74 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7fe fe26 	bl	800b4dc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c890:	bf00      	nop
 800c892:	3708      	adds	r7, #8
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}
 800c898:	e000ed00 	.word	0xe000ed00

0800c89c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800c8a4:	4a2b      	ldr	r2, [pc, #172]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	4a29      	ldr	r2, [pc, #164]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8b0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800c8b4:	4b27      	ldr	r3, [pc, #156]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8b6:	4a28      	ldr	r2, [pc, #160]	@ (800c958 <USBD_LL_Init+0xbc>)
 800c8b8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c8ba:	4b26      	ldr	r3, [pc, #152]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8bc:	2208      	movs	r2, #8
 800c8be:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c8c0:	4b24      	ldr	r3, [pc, #144]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8c2:	2202      	movs	r2, #2
 800c8c4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c8c6:	4b23      	ldr	r3, [pc, #140]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8c8:	2202      	movs	r2, #2
 800c8ca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800c8cc:	4b21      	ldr	r3, [pc, #132]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c8d2:	4b20      	ldr	r3, [pc, #128]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c8d8:	4b1e      	ldr	r3, [pc, #120]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8da:	2200      	movs	r2, #0
 800c8dc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c8de:	4b1d      	ldr	r3, [pc, #116]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c8e4:	481b      	ldr	r0, [pc, #108]	@ (800c954 <USBD_LL_Init+0xb8>)
 800c8e6:	f7f7 f879 	bl	80039dc <HAL_PCD_Init>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d001      	beq.n	800c8f4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800c8f0:	f7f4 f9c2 	bl	8000c78 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c8fa:	2318      	movs	r3, #24
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	2100      	movs	r1, #0
 800c900:	f7f8 fd00 	bl	8005304 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c90a:	2358      	movs	r3, #88	@ 0x58
 800c90c:	2200      	movs	r2, #0
 800c90e:	2180      	movs	r1, #128	@ 0x80
 800c910:	f7f8 fcf8 	bl	8005304 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c91a:	23c0      	movs	r3, #192	@ 0xc0
 800c91c:	2200      	movs	r2, #0
 800c91e:	2181      	movs	r1, #129	@ 0x81
 800c920:	f7f8 fcf0 	bl	8005304 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c92a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800c92e:	2200      	movs	r2, #0
 800c930:	2101      	movs	r1, #1
 800c932:	f7f8 fce7 	bl	8005304 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c93c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c940:	2200      	movs	r2, #0
 800c942:	2182      	movs	r1, #130	@ 0x82
 800c944:	f7f8 fcde 	bl	8005304 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c948:	2300      	movs	r3, #0
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3708      	adds	r7, #8
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop
 800c954:	20001a68 	.word	0x20001a68
 800c958:	40005c00 	.word	0x40005c00

0800c95c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b084      	sub	sp, #16
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c964:	2300      	movs	r3, #0
 800c966:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c968:	2300      	movs	r3, #0
 800c96a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c972:	4618      	mov	r0, r3
 800c974:	f7f7 f900 	bl	8003b78 <HAL_PCD_Start>
 800c978:	4603      	mov	r3, r0
 800c97a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c97c:	7bfb      	ldrb	r3, [r7, #15]
 800c97e:	4618      	mov	r0, r3
 800c980:	f000 f97e 	bl	800cc80 <USBD_Get_USB_Status>
 800c984:	4603      	mov	r3, r0
 800c986:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c988:	7bbb      	ldrb	r3, [r7, #14]
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3710      	adds	r7, #16
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}

0800c992 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c992:	b580      	push	{r7, lr}
 800c994:	b084      	sub	sp, #16
 800c996:	af00      	add	r7, sp, #0
 800c998:	6078      	str	r0, [r7, #4]
 800c99a:	4608      	mov	r0, r1
 800c99c:	4611      	mov	r1, r2
 800c99e:	461a      	mov	r2, r3
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	70fb      	strb	r3, [r7, #3]
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	70bb      	strb	r3, [r7, #2]
 800c9a8:	4613      	mov	r3, r2
 800c9aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800c9ba:	78bb      	ldrb	r3, [r7, #2]
 800c9bc:	883a      	ldrh	r2, [r7, #0]
 800c9be:	78f9      	ldrb	r1, [r7, #3]
 800c9c0:	f7f7 fa47 	bl	8003e52 <HAL_PCD_EP_Open>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9c8:	7bfb      	ldrb	r3, [r7, #15]
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f000 f958 	bl	800cc80 <USBD_Get_USB_Status>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b084      	sub	sp, #16
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c9f8:	78fa      	ldrb	r2, [r7, #3]
 800c9fa:	4611      	mov	r1, r2
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7f7 fa87 	bl	8003f10 <HAL_PCD_EP_Close>
 800ca02:	4603      	mov	r3, r0
 800ca04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca06:	7bfb      	ldrb	r3, [r7, #15]
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f000 f939 	bl	800cc80 <USBD_Get_USB_Status>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca12:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b084      	sub	sp, #16
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	460b      	mov	r3, r1
 800ca26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ca36:	78fa      	ldrb	r2, [r7, #3]
 800ca38:	4611      	mov	r1, r2
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7f7 fb30 	bl	80040a0 <HAL_PCD_EP_SetStall>
 800ca40:	4603      	mov	r3, r0
 800ca42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca44:	7bfb      	ldrb	r3, [r7, #15]
 800ca46:	4618      	mov	r0, r3
 800ca48:	f000 f91a 	bl	800cc80 <USBD_Get_USB_Status>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca50:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3710      	adds	r7, #16
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}

0800ca5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca5a:	b580      	push	{r7, lr}
 800ca5c:	b084      	sub	sp, #16
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
 800ca62:	460b      	mov	r3, r1
 800ca64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca66:	2300      	movs	r3, #0
 800ca68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ca74:	78fa      	ldrb	r2, [r7, #3]
 800ca76:	4611      	mov	r1, r2
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f7f7 fb63 	bl	8004144 <HAL_PCD_EP_ClrStall>
 800ca7e:	4603      	mov	r3, r0
 800ca80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca82:	7bfb      	ldrb	r3, [r7, #15]
 800ca84:	4618      	mov	r0, r3
 800ca86:	f000 f8fb 	bl	800cc80 <USBD_Get_USB_Status>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca8e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3710      	adds	r7, #16
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}

0800ca98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b085      	sub	sp, #20
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	460b      	mov	r3, r1
 800caa2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800caaa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800caac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	da0b      	bge.n	800cacc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cab4:	78fb      	ldrb	r3, [r7, #3]
 800cab6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800caba:	68f9      	ldr	r1, [r7, #12]
 800cabc:	4613      	mov	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4413      	add	r3, r2
 800cac2:	00db      	lsls	r3, r3, #3
 800cac4:	440b      	add	r3, r1
 800cac6:	3312      	adds	r3, #18
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	e00b      	b.n	800cae4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cacc:	78fb      	ldrb	r3, [r7, #3]
 800cace:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cad2:	68f9      	ldr	r1, [r7, #12]
 800cad4:	4613      	mov	r3, r2
 800cad6:	009b      	lsls	r3, r3, #2
 800cad8:	4413      	add	r3, r2
 800cada:	00db      	lsls	r3, r3, #3
 800cadc:	440b      	add	r3, r1
 800cade:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800cae2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cae4:	4618      	mov	r0, r3
 800cae6:	3714      	adds	r7, #20
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	460b      	mov	r3, r1
 800cafa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cafc:	2300      	movs	r3, #0
 800cafe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb00:	2300      	movs	r3, #0
 800cb02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cb0a:	78fa      	ldrb	r2, [r7, #3]
 800cb0c:	4611      	mov	r1, r2
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f7f7 f97b 	bl	8003e0a <HAL_PCD_SetAddress>
 800cb14:	4603      	mov	r3, r0
 800cb16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb18:	7bfb      	ldrb	r3, [r7, #15]
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f000 f8b0 	bl	800cc80 <USBD_Get_USB_Status>
 800cb20:	4603      	mov	r3, r0
 800cb22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb24:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3710      	adds	r7, #16
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}

0800cb2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cb2e:	b580      	push	{r7, lr}
 800cb30:	b086      	sub	sp, #24
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	60f8      	str	r0, [r7, #12]
 800cb36:	607a      	str	r2, [r7, #4]
 800cb38:	603b      	str	r3, [r7, #0]
 800cb3a:	460b      	mov	r3, r1
 800cb3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb42:	2300      	movs	r3, #0
 800cb44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800cb4c:	7af9      	ldrb	r1, [r7, #11]
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	f7f7 fa6e 	bl	8004032 <HAL_PCD_EP_Transmit>
 800cb56:	4603      	mov	r3, r0
 800cb58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb5a:	7dfb      	ldrb	r3, [r7, #23]
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	f000 f88f 	bl	800cc80 <USBD_Get_USB_Status>
 800cb62:	4603      	mov	r3, r0
 800cb64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cb66:	7dbb      	ldrb	r3, [r7, #22]
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3718      	adds	r7, #24
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b086      	sub	sp, #24
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	60f8      	str	r0, [r7, #12]
 800cb78:	607a      	str	r2, [r7, #4]
 800cb7a:	603b      	str	r3, [r7, #0]
 800cb7c:	460b      	mov	r3, r1
 800cb7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb80:	2300      	movs	r3, #0
 800cb82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb84:	2300      	movs	r3, #0
 800cb86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800cb8e:	7af9      	ldrb	r1, [r7, #11]
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	f7f7 fa04 	bl	8003fa0 <HAL_PCD_EP_Receive>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb9c:	7dfb      	ldrb	r3, [r7, #23]
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f000 f86e 	bl	800cc80 <USBD_Get_USB_Status>
 800cba4:	4603      	mov	r3, r0
 800cba6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cba8:	7dbb      	ldrb	r3, [r7, #22]
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3718      	adds	r7, #24
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b082      	sub	sp, #8
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
 800cbba:	460b      	mov	r3, r1
 800cbbc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cbc4:	78fa      	ldrb	r2, [r7, #3]
 800cbc6:	4611      	mov	r1, r2
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f7f7 fa1a 	bl	8004002 <HAL_PCD_EP_GetRxCount>
 800cbce:	4603      	mov	r3, r0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3708      	adds	r7, #8
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}

0800cbd8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b082      	sub	sp, #8
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
 800cbe0:	460b      	mov	r3, r1
 800cbe2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800cbe4:	78fb      	ldrb	r3, [r7, #3]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d002      	beq.n	800cbf0 <HAL_PCDEx_LPM_Callback+0x18>
 800cbea:	2b01      	cmp	r3, #1
 800cbec:	d013      	beq.n	800cc16 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800cbee:	e023      	b.n	800cc38 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	7a5b      	ldrb	r3, [r3, #9]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d007      	beq.n	800cc08 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800cbf8:	f000 f83c 	bl	800cc74 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cbfc:	4b10      	ldr	r3, [pc, #64]	@ (800cc40 <HAL_PCDEx_LPM_Callback+0x68>)
 800cbfe:	691b      	ldr	r3, [r3, #16]
 800cc00:	4a0f      	ldr	r2, [pc, #60]	@ (800cc40 <HAL_PCDEx_LPM_Callback+0x68>)
 800cc02:	f023 0306 	bic.w	r3, r3, #6
 800cc06:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f7fe fc64 	bl	800b4dc <USBD_LL_Resume>
    break;
 800cc14:	e010      	b.n	800cc38 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f7fe fc47 	bl	800b4b0 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	7a5b      	ldrb	r3, [r3, #9]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d005      	beq.n	800cc36 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc2a:	4b05      	ldr	r3, [pc, #20]	@ (800cc40 <HAL_PCDEx_LPM_Callback+0x68>)
 800cc2c:	691b      	ldr	r3, [r3, #16]
 800cc2e:	4a04      	ldr	r2, [pc, #16]	@ (800cc40 <HAL_PCDEx_LPM_Callback+0x68>)
 800cc30:	f043 0306 	orr.w	r3, r3, #6
 800cc34:	6113      	str	r3, [r2, #16]
    break;
 800cc36:	bf00      	nop
}
 800cc38:	bf00      	nop
 800cc3a:	3708      	adds	r7, #8
 800cc3c:	46bd      	mov	sp, r7
 800cc3e:	bd80      	pop	{r7, pc}
 800cc40:	e000ed00 	.word	0xe000ed00

0800cc44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b083      	sub	sp, #12
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cc4c:	4b03      	ldr	r3, [pc, #12]	@ (800cc5c <USBD_static_malloc+0x18>)
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	370c      	adds	r7, #12
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr
 800cc5a:	bf00      	nop
 800cc5c:	20001d44 	.word	0x20001d44

0800cc60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cc60:	b480      	push	{r7}
 800cc62:	b083      	sub	sp, #12
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]

}
 800cc68:	bf00      	nop
 800cc6a:	370c      	adds	r7, #12
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cc78:	f7f3 fe40 	bl	80008fc <SystemClock_Config>
}
 800cc7c:	bf00      	nop
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cc80:	b480      	push	{r7}
 800cc82:	b085      	sub	sp, #20
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	4603      	mov	r3, r0
 800cc88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cc8e:	79fb      	ldrb	r3, [r7, #7]
 800cc90:	2b03      	cmp	r3, #3
 800cc92:	d817      	bhi.n	800ccc4 <USBD_Get_USB_Status+0x44>
 800cc94:	a201      	add	r2, pc, #4	@ (adr r2, 800cc9c <USBD_Get_USB_Status+0x1c>)
 800cc96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc9a:	bf00      	nop
 800cc9c:	0800ccad 	.word	0x0800ccad
 800cca0:	0800ccb3 	.word	0x0800ccb3
 800cca4:	0800ccb9 	.word	0x0800ccb9
 800cca8:	0800ccbf 	.word	0x0800ccbf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ccac:	2300      	movs	r3, #0
 800ccae:	73fb      	strb	r3, [r7, #15]
    break;
 800ccb0:	e00b      	b.n	800ccca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ccb2:	2303      	movs	r3, #3
 800ccb4:	73fb      	strb	r3, [r7, #15]
    break;
 800ccb6:	e008      	b.n	800ccca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	73fb      	strb	r3, [r7, #15]
    break;
 800ccbc:	e005      	b.n	800ccca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ccbe:	2303      	movs	r3, #3
 800ccc0:	73fb      	strb	r3, [r7, #15]
    break;
 800ccc2:	e002      	b.n	800ccca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ccc4:	2303      	movs	r3, #3
 800ccc6:	73fb      	strb	r3, [r7, #15]
    break;
 800ccc8:	bf00      	nop
  }
  return usb_status;
 800ccca:	7bfb      	ldrb	r3, [r7, #15]
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3714      	adds	r7, #20
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd6:	4770      	bx	lr

0800ccd8 <memset>:
 800ccd8:	4402      	add	r2, r0
 800ccda:	4603      	mov	r3, r0
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d100      	bne.n	800cce2 <memset+0xa>
 800cce0:	4770      	bx	lr
 800cce2:	f803 1b01 	strb.w	r1, [r3], #1
 800cce6:	e7f9      	b.n	800ccdc <memset+0x4>

0800cce8 <__libc_init_array>:
 800cce8:	b570      	push	{r4, r5, r6, lr}
 800ccea:	4d0d      	ldr	r5, [pc, #52]	@ (800cd20 <__libc_init_array+0x38>)
 800ccec:	4c0d      	ldr	r4, [pc, #52]	@ (800cd24 <__libc_init_array+0x3c>)
 800ccee:	1b64      	subs	r4, r4, r5
 800ccf0:	10a4      	asrs	r4, r4, #2
 800ccf2:	2600      	movs	r6, #0
 800ccf4:	42a6      	cmp	r6, r4
 800ccf6:	d109      	bne.n	800cd0c <__libc_init_array+0x24>
 800ccf8:	4d0b      	ldr	r5, [pc, #44]	@ (800cd28 <__libc_init_array+0x40>)
 800ccfa:	4c0c      	ldr	r4, [pc, #48]	@ (800cd2c <__libc_init_array+0x44>)
 800ccfc:	f000 f826 	bl	800cd4c <_init>
 800cd00:	1b64      	subs	r4, r4, r5
 800cd02:	10a4      	asrs	r4, r4, #2
 800cd04:	2600      	movs	r6, #0
 800cd06:	42a6      	cmp	r6, r4
 800cd08:	d105      	bne.n	800cd16 <__libc_init_array+0x2e>
 800cd0a:	bd70      	pop	{r4, r5, r6, pc}
 800cd0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd10:	4798      	blx	r3
 800cd12:	3601      	adds	r6, #1
 800cd14:	e7ee      	b.n	800ccf4 <__libc_init_array+0xc>
 800cd16:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd1a:	4798      	blx	r3
 800cd1c:	3601      	adds	r6, #1
 800cd1e:	e7f2      	b.n	800cd06 <__libc_init_array+0x1e>
 800cd20:	0800cdfc 	.word	0x0800cdfc
 800cd24:	0800cdfc 	.word	0x0800cdfc
 800cd28:	0800cdfc 	.word	0x0800cdfc
 800cd2c:	0800ce00 	.word	0x0800ce00

0800cd30 <memcpy>:
 800cd30:	440a      	add	r2, r1
 800cd32:	4291      	cmp	r1, r2
 800cd34:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd38:	d100      	bne.n	800cd3c <memcpy+0xc>
 800cd3a:	4770      	bx	lr
 800cd3c:	b510      	push	{r4, lr}
 800cd3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd46:	4291      	cmp	r1, r2
 800cd48:	d1f9      	bne.n	800cd3e <memcpy+0xe>
 800cd4a:	bd10      	pop	{r4, pc}

0800cd4c <_init>:
 800cd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd4e:	bf00      	nop
 800cd50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd52:	bc08      	pop	{r3}
 800cd54:	469e      	mov	lr, r3
 800cd56:	4770      	bx	lr

0800cd58 <_fini>:
 800cd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd5a:	bf00      	nop
 800cd5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd5e:	bc08      	pop	{r3}
 800cd60:	469e      	mov	lr, r3
 800cd62:	4770      	bx	lr
