J 10 										// A[0] J to address 10 x 8 bytes A[B]
LOOP_CTR = 0x1 								// A[1] LOOP COUNTER (NO repetitions for now)
CMD1 = 0x0                          		// A[2] UNUSED
CMD2 = 0x0                          		// A[3] UNUSED
CMD3 = 0x2                          				// A[4] all off (note that RX_PULSE use inverted logic)
CMD4 = 0X0                          				// A[5] only receiver on (all off, but do not reset RX FIFO)
CMD5 = TX_GATE | TX_PULSE | RX_PULSE    			// A[6] RF
CMD6 = TX_GATE | TX_PULSE           				// A[7] RF with receiver on
CMD7 = GRAD_PULSE | RX_PULSE           				// A[8] GRAD
CMD8 = GRAD_PULSE                   				// A[9] GRAD with receiver on
CMD9 = TX_GATE | TX_PULSE | RX_PULSE | GRAD_PULSE	// A[A] RF&GRAD
CMD10 = TX_GATE | TX_PULSE | GRAD_PULSE				// A[B] RF&GRAD with receiver on
NOP   // A[C] UNUSED
NOP   // A[D] UNUSED
NOP   // A[E] UNUSED
NOP   // A[F] UNUSED
LD64 2, LOOP_CTR    						// A[10] Load LOOP_CTR to R[2]		"J here"
LD64 3, CMD3        						// A[11] Load CMD3 to R[3]
LD64 4, CMD4        						// A[12] Load CMD4 to R[4]
LD64 5, CMD5        						// A[13] Load CMD5 to R[5]
LD64 6, CMD6        						// A[14] Load CMD6 to R[6]
LD64 7, CMD7        						// A[15] Load CMD7 to R[7]
LD64 8, CMD8        						// A[16] Load CMD8 to R[8]
LD64 9, CMD9        						// A[17] Load CMD9 to R[9]
LD64 10, CMD10      						// A[18] Load CMD10 to R[10]
NOP   // A[19] UNUSED
NOP   // A[1A] UNUSED
NOP   // A[1B] UNUSED
NOP   // A[1C] UNUSED
TXOFFSET 2000 							// A[1D]				"JNZ here"
PR 11, 120
PR 5, 180		// RF 180&r        	// A[1F] PR R[5] (issue CMD5) and unblank for 120 us
PR 3, 599802	// wait&r
TXOFFSET 0
PR 11, 120
PR 5, 120		// RF 90			// A[22] PR R[5] (issue CMD5) and unblank for 180 us
PR 3, 4888	// wait&r
TXOFFSET 1000
PR 11, 120
PR 5, 180		// RF 180&r			// A[22] PR R[5] (issue CMD5) and unblank for 180 us
PR 3, 4888	// wait&r
PR 3, 380		// wait&grad		// A[20] PR R[7] (issue CMD7) and last for 400 us (to avoid junks)
PR 4, 200000	// readout			// A[24] PR R[9] (issue CMD9) and last for 200 ms (50,000 samples)
DEC 2 										// A[26] DEC R[2]
JNZ 2, 0x1D 								// A[27] JNZ R[2] => `PC=0x1D
HALT 										// A[28] HALT
