# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/ALU {E:/quartus_workspace/ALU/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
#  
vlog -reportprogress 300 -work work E:/quartus_workspace/ALU/simulation/modelsim/ALU_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU_TestBench
# 
# Top level modules:
# 	ALU_TestBench
vlog -reportprogress 300 -work work E:/quartus_workspace/ALU/simulation/modelsim/ALU_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU_TestBench
# 
# Top level modules:
# 	ALU_TestBench
vsim work.ALU_TestBench
# vsim work.ALU_TestBench 
# Loading work.ALU_TestBench
# Loading work.ALU
# ** Warning: (vsim-3015) E:/quartus_workspace/ALU/simulation/modelsim/ALU_TestBench.v(35): [PCDPC] - Port size (19 or 19) does not match connection size (18) for port 'result'. The port definition is at: E:/quartus_workspace/ALU/ALU.v(7).
#         Region: /ALU_TestBench/U0
add wave -position end  sim:/ALU_TestBench/clock
add wave -position end  sim:/ALU_TestBench/A
add wave -position end  sim:/ALU_TestBench/B
add wave -position end  sim:/ALU_TestBench/control
add wave -position end  sim:/ALU_TestBench/res
add wave -position end  sim:/ALU_TestBench/Neg
add wave -position end  sim:/ALU_TestBench/Zero
add wave -position end  sim:/ALU_TestBench/AgthanB
add wave -position end  sim:/ALU_TestBench/overflow
run
