<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='573' ll='575' type='bool llvm::MCRegisterInfo::isSuperOrSubRegisterEq(llvm::MCRegister RegA, llvm::MCRegister RegB) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='571'>/// Returns true if RegB is a super-register or sub-register of RegA
  /// or if RegB == RegA.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1560' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2730' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser13loadImmediateEljjbbN4llvm5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2965' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3098' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3197' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='3105' u='c' c='_ZNK4llvm16X86FrameLowering19adjustStackWithPopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEi'/>
