Microsemi Libero Software
Version: 11.8.3.6
Release: v11.8 SP3

Info: The design PSU_Top_Level.adb was last modified by software version 11.8.3.6.
Opened an existing Libero design PSU_Top_Level.adb.
'BA_NAME' set to 'PSU_Top_Level_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\PID Project\PID_Controller\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the files:
   C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.edn
   C:\PID Project\PID_Controller\constraint\PID_controller.pdc

The Import command succeeded ( 00:00:07 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3E
Device      : A3PE1500
Package     : 208 PQFP
Source      : C:\PID Project\PID_Controller\synthesis\PSU_Top_Level.edn
              C:\PID Project\PID_Controller\constraint\PID_controller.pdc
Format      : EDIF
Topcell     : PSU_Top_Level
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: Top level port din_12 is not connected to any IO pad
Warning: Top level port din_fb is not connected to any IO pad
Warning: Top level port din_5 is not connected to any IO pad
Warning: Top level port din_15 is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   342
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        388

    Total macros optimized  730

There were 0 error(s) and 4 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile


There were 0 error(s) and 0 warning(s) in reading the user pdc.

=====================================================================
Compile report:
===============

    CORE                       Used:   8426  Total:  38400   (21.94%)
    IO (W/ clocks)             Used:     42  Total:    147   (28.57%)
    Differential IO            Used:      0  Total:     65   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      6  Total:     18   (33.33%)
    PLL                        Used:      0  Total:      2   (0.00%)
    RAM/FIFO                   Used:      0  Total:     60   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 6      | 6  (100.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 6829         | 6829
    SEQ     | 1597         | 1597

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 13            | 0            | 0
    Output I/O                            | 29            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 13    | 29     | 0

I/O Placement:

    Locked  :  41 ( 97.62% )
    Placed  :   1 (  2.38% )
    UnPlaced:   0

Warning: Only some I/Os are locked

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    1597    SET/RESET_NET Net   : n_rst_c
                          Driver: n_rst_pad
                          Source: NETLIST
    1554    CLK_NET       Net   : clk_c
                          Driver: clk_pad
                          Source: NETLIST
    848     INT_NET       Net   : PID_33/int_enable
                          Driver: PID_33/CONTROLLER/state_RNIG721[5]
                          Source: NETLIST
    122     INT_NET       Net   : PID_33/id_enable
                          Driver: PID_33/CONTROLLER/state_RNID421[2]
                          Source: NETLIST
    100     INT_NET       Net   : PID_33/sum[39]
                          Driver: PID_33/SUM/sumreg_RNIALKC[39]
                          Source: NETLIST
    92      INT_NET       Net   : PID_33/SUM/state[2]
                          Driver: PID_33/SUM/state_RNIUJK5[2]
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    45      CLK_NET       Net   : cur_clk
                          Driver: PID_33/SPICLK/cur_clk
    24      INT_NET       Net   : choose_cont_c[3]
                          Driver: choose_cont_pad[3]
    24      INT_NET       Net   : act_ctl_33_0
                          Driver: PSU_CTL/state_0[0]
    24      INT_NET       Net   : PID_33/sr_old[12]
                          Driver: PID_33/INTSR/sr_64_[12]
    24      INT_NET       Net   : PID_33/PWM_CTL/I_26
                          Driver:
PID_33/PWM_CTL/next_total_time_if_generate_plus.mult1_un2_temp_b_1_I_26
    24      INT_NET       Net   : PID_33/SUM/m1_2
                          Driver: PID_33/SUM/next_ireg_3_m1_2
    24      INT_NET       Net   : PID_33/SUM/m2_1
                          Driver: PID_33/SUM/next_ireg_3_m2_1
    24      INT_NET       Net   : PID_33/SUM/m0_1_i
                          Driver: PID_33/SUM/next_ireg_3_m0_1
    23      INT_NET       Net   : act_ctl_33
                          Driver: PSU_CTL/state[0]
    23      INT_NET       Net   : choose_cont_c_0[3]
                          Driver: choose_cont_pad_RNIJALA[3]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    56      INT_NET       Net   : choose_cont_c[0]
                          Driver: choose_cont_pad[0]
    52      INT_NET       Net   : choose_cont_c[1]
                          Driver: choose_cont_pad[1]
    46      INT_NET       Net   : choose_cont_c[3]
                          Driver: choose_cont_pad[3]
    45      CLK_NET       Net   : cur_clk
                          Driver: PID_33/SPICLK/cur_clk
    27      INT_NET       Net   : choose_cont_c[2]
                          Driver: choose_cont_pad[2]
    27      INT_NET       Net   : choose_const_c[0]
                          Driver: choose_const_pad[0]
    27      INT_NET       Net   : PID_33/integral[25]
                          Driver: PID_33/INTCALC/integ[25]
    24      INT_NET       Net   : act_ctl_33_0
                          Driver: PSU_CTL/state_0[0]
    24      INT_NET       Net   : PID_33/sr_old[12]
                          Driver: PID_33/INTSR/sr_64_[12]
    24      INT_NET       Net   : PID_33/PWM_CTL/I_26
                          Driver:
PID_33/PWM_CTL/next_total_time_if_generate_plus.mult1_un2_temp_b_1_I_26

The Compile command succeeded ( 00:00:03 )
Wrote status report to file: PSU_Top_Level_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: PSU_Top_Level_report_pin_byname.txt

The Report command succeeded ( 00:00:02 )
Wrote pin report to file: PSU_Top_Level_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\PID Project\PID_Controller\designer\impl1\PSU_Top_Level.adb.

The Execute Script command succeeded ( 00:00:14 )
Design closed.

