
HelloWorld_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1f4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  0800a494  0800a494  0000b494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a6d0  0800a6d0  0000b6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a6dc  0800a6dc  0000b6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000019c  24000000  0800a6e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000035a4  2400019c  0800a87c  0000c19c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24003740  0800a87c  0000c740  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c19c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019ccc  00000000  00000000  0000c1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a69  00000000  00000000  00025e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014c0  00000000  00000000  00029900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fca  00000000  00000000  0002adc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039920  00000000  00000000  0002bd8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b4b5  00000000  00000000  000656aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001607fc  00000000  00000000  00080b5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e135b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005b8c  00000000  00000000  001e13a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001e6f2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400019c 	.word	0x2400019c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a47c 	.word	0x0800a47c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a0 	.word	0x240001a0
 80002dc:	0800a47c 	.word	0x0800a47c

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <CDC_Send_Wait>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Helper function to wait until USB is free
void CDC_Send_Wait(const char *ptr, uint16_t len) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	460b      	mov	r3, r1
 80003ba:	807b      	strh	r3, [r7, #2]
  uint32_t start = HAL_GetTick();
 80003bc:	f000 fc1c 	bl	8000bf8 <HAL_GetTick>
 80003c0:	60f8      	str	r0, [r7, #12]
  // Wait for USBD to be free or timeout after 10ms
  extern USBD_HandleTypeDef hUsbDeviceFS;
  USBD_CDC_HandleTypeDef *hcdc =
 80003c2:	4b0d      	ldr	r3, [pc, #52]	@ (80003f8 <CDC_Send_Wait+0x48>)
 80003c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80003c8:	60bb      	str	r3, [r7, #8]
      (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;

  while (hcdc->TxState != 0 && (HAL_GetTick() - start < 10))
 80003ca:	bf00      	nop
 80003cc:	68bb      	ldr	r3, [r7, #8]
 80003ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d006      	beq.n	80003e4 <CDC_Send_Wait+0x34>
 80003d6:	f000 fc0f 	bl	8000bf8 <HAL_GetTick>
 80003da:	4602      	mov	r2, r0
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	1ad3      	subs	r3, r2, r3
 80003e0:	2b09      	cmp	r3, #9
 80003e2:	d9f3      	bls.n	80003cc <CDC_Send_Wait+0x1c>
    ;

  CDC_Transmit_FS((uint8_t *)ptr, len);
 80003e4:	887b      	ldrh	r3, [r7, #2]
 80003e6:	4619      	mov	r1, r3
 80003e8:	6878      	ldr	r0, [r7, #4]
 80003ea:	f008 fd4d 	bl	8008e88 <CDC_Transmit_FS>
}
 80003ee:	bf00      	nop
 80003f0:	3710      	adds	r7, #16
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	24000530 	.word	0x24000530

080003fc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b094      	sub	sp, #80	@ 0x50
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000402:	f000 f977 	bl	80006f4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8000406:	f000 fba7 	bl	8000b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040a:	f000 f8cf 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800040e:	f000 f947 	bl	80006a0 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000412:	f008 fbbb 	bl	8008b8c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  uint32_t counter = 0;
 8000416:	2300      	movs	r3, #0
 8000418:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t last_tick = 0;
 800041a:	2300      	movs	r3, #0
 800041c:	64bb      	str	r3, [r7, #72]	@ 0x48
  /* USER CODE END 2 */

  while (1) {
    if (usb_cmd_ready) {
 800041e:	4b53      	ldr	r3, [pc, #332]	@ (800056c <main+0x170>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	b2db      	uxtb	r3, r3
 8000424:	2b00      	cmp	r3, #0
 8000426:	d079      	beq.n	800051c <main+0x120>
      usb_cmd_ready = 0;
 8000428:	4b50      	ldr	r3, [pc, #320]	@ (800056c <main+0x170>)
 800042a:	2200      	movs	r2, #0
 800042c:	701a      	strb	r2, [r3, #0]

      // Print welcome banner on first interaction
      if (!session_started) {
 800042e:	4b50      	ldr	r3, [pc, #320]	@ (8000570 <main+0x174>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b00      	cmp	r3, #0
 8000436:	d110      	bne.n	800045a <main+0x5e>
        session_started = 1;
 8000438:	4b4d      	ldr	r3, [pc, #308]	@ (8000570 <main+0x174>)
 800043a:	2201      	movs	r2, #1
 800043c:	701a      	strb	r2, [r3, #0]
        const char *banner = "\r\n"
 800043e:	4b4d      	ldr	r3, [pc, #308]	@ (8000574 <main+0x178>)
 8000440:	647b      	str	r3, [r7, #68]	@ 0x44
                             "========================================\r\n"
                             "Commands: start, stop, status, exit\r\n"
                             "Press Ctrl+C to stop counter\r\n"
                             "========================================\r\n"
                             "\r\n";
        CDC_Send_Wait(banner, strlen(banner));
 8000442:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000444:	f7ff ff56 	bl	80002f4 <strlen>
 8000448:	4603      	mov	r3, r0
 800044a:	b29b      	uxth	r3, r3
 800044c:	4619      	mov	r1, r3
 800044e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000450:	f7ff ffae 	bl	80003b0 <CDC_Send_Wait>
        HAL_Delay(5);
 8000454:	2005      	movs	r0, #5
 8000456:	f000 fbdb 	bl	8000c10 <HAL_Delay>
      }

      // 1. Check for Empty Command (User just pressed Enter)
      if (strlen(usb_cmd) == 0) {
 800045a:	4b47      	ldr	r3, [pc, #284]	@ (8000578 <main+0x17c>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d104      	bne.n	800046c <main+0x70>
        // User just hit Enter. ISR already printed \r\n.
        // We just print the prompt again.
        CDC_Transmit_FS((uint8_t *)"> ", 2);
 8000462:	2102      	movs	r1, #2
 8000464:	4845      	ldr	r0, [pc, #276]	@ (800057c <main+0x180>)
 8000466:	f008 fd0f 	bl	8008e88 <CDC_Transmit_FS>
        continue;
 800046a:	e07d      	b.n	8000568 <main+0x16c>
      }

      if (strcmp(usb_cmd, "start") == 0) {
 800046c:	4944      	ldr	r1, [pc, #272]	@ (8000580 <main+0x184>)
 800046e:	4842      	ldr	r0, [pc, #264]	@ (8000578 <main+0x17c>)
 8000470:	f7ff ff36 	bl	80002e0 <strcmp>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d107      	bne.n	800048a <main+0x8e>
        counter_enabled = 1;
 800047a:	4b42      	ldr	r3, [pc, #264]	@ (8000584 <main+0x188>)
 800047c:	2201      	movs	r2, #1
 800047e:	701a      	strb	r2, [r3, #0]
        CDC_Transmit_FS((uint8_t *)"Counter started\r\n", 17);
 8000480:	2111      	movs	r1, #17
 8000482:	4841      	ldr	r0, [pc, #260]	@ (8000588 <main+0x18c>)
 8000484:	f008 fd00 	bl	8008e88 <CDC_Transmit_FS>
 8000488:	e03c      	b.n	8000504 <main+0x108>
      } else if (strcmp(usb_cmd, "stop") == 0) {
 800048a:	4940      	ldr	r1, [pc, #256]	@ (800058c <main+0x190>)
 800048c:	483a      	ldr	r0, [pc, #232]	@ (8000578 <main+0x17c>)
 800048e:	f7ff ff27 	bl	80002e0 <strcmp>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d107      	bne.n	80004a8 <main+0xac>
        counter_enabled = 0;
 8000498:	4b3a      	ldr	r3, [pc, #232]	@ (8000584 <main+0x188>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
        CDC_Transmit_FS((uint8_t *)"Counter stopped\r\n", 17);
 800049e:	2111      	movs	r1, #17
 80004a0:	483b      	ldr	r0, [pc, #236]	@ (8000590 <main+0x194>)
 80004a2:	f008 fcf1 	bl	8008e88 <CDC_Transmit_FS>
 80004a6:	e02d      	b.n	8000504 <main+0x108>
      } else if (strcmp(usb_cmd, "exit") == 0) {
 80004a8:	493a      	ldr	r1, [pc, #232]	@ (8000594 <main+0x198>)
 80004aa:	4833      	ldr	r0, [pc, #204]	@ (8000578 <main+0x17c>)
 80004ac:	f7ff ff18 	bl	80002e0 <strcmp>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d107      	bne.n	80004c6 <main+0xca>
        counter_enabled = 0;
 80004b6:	4b33      	ldr	r3, [pc, #204]	@ (8000584 <main+0x188>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	701a      	strb	r2, [r3, #0]
        CDC_Transmit_FS((uint8_t *)"Exited loop mode\r\n", 18);
 80004bc:	2112      	movs	r1, #18
 80004be:	4836      	ldr	r0, [pc, #216]	@ (8000598 <main+0x19c>)
 80004c0:	f008 fce2 	bl	8008e88 <CDC_Transmit_FS>
 80004c4:	e01e      	b.n	8000504 <main+0x108>
      } else if (strcmp(usb_cmd, "status") == 0) {
 80004c6:	4935      	ldr	r1, [pc, #212]	@ (800059c <main+0x1a0>)
 80004c8:	482b      	ldr	r0, [pc, #172]	@ (8000578 <main+0x17c>)
 80004ca:	f7ff ff09 	bl	80002e0 <strcmp>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d113      	bne.n	80004fc <main+0x100>
        char msg[50];
        sprintf(msg, "Counter=%lu, Enabled=%d\r\n", counter, counter_enabled);
 80004d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000584 <main+0x188>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	1d38      	adds	r0, r7, #4
 80004dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80004de:	4930      	ldr	r1, [pc, #192]	@ (80005a0 <main+0x1a4>)
 80004e0:	f009 fb2c 	bl	8009b3c <siprintf>
        CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	4618      	mov	r0, r3
 80004e8:	f7ff ff04 	bl	80002f4 <strlen>
 80004ec:	4603      	mov	r3, r0
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	4611      	mov	r1, r2
 80004f4:	4618      	mov	r0, r3
 80004f6:	f008 fcc7 	bl	8008e88 <CDC_Transmit_FS>
 80004fa:	e003      	b.n	8000504 <main+0x108>
      } else {
        CDC_Transmit_FS((uint8_t *)"Unknown command\r\n", 17);
 80004fc:	2111      	movs	r1, #17
 80004fe:	4829      	ldr	r0, [pc, #164]	@ (80005a4 <main+0x1a8>)
 8000500:	f008 fcc2 	bl	8008e88 <CDC_Transmit_FS>
      }

      // Clean buffer and reprint prompt
      memset(usb_cmd, 0, sizeof(usb_cmd));
 8000504:	2240      	movs	r2, #64	@ 0x40
 8000506:	2100      	movs	r1, #0
 8000508:	481b      	ldr	r0, [pc, #108]	@ (8000578 <main+0x17c>)
 800050a:	f009 fb39 	bl	8009b80 <memset>

      // Wait a tiny bit to ensure previous message sent (simple flow control)
      HAL_Delay(2);
 800050e:	2002      	movs	r0, #2
 8000510:	f000 fb7e 	bl	8000c10 <HAL_Delay>

      // Print the prompt for the next line
      CDC_Transmit_FS((uint8_t *)"> ", 2);
 8000514:	2102      	movs	r1, #2
 8000516:	4819      	ldr	r0, [pc, #100]	@ (800057c <main+0x180>)
 8000518:	f008 fcb6 	bl	8008e88 <CDC_Transmit_FS>
    }

    /* ---- Non-blocking counter ---- */
    if (counter_enabled && (HAL_GetTick() - last_tick >= 1000)) {
 800051c:	4b19      	ldr	r3, [pc, #100]	@ (8000584 <main+0x188>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2b00      	cmp	r3, #0
 8000524:	f43f af7b 	beq.w	800041e <main+0x22>
 8000528:	f000 fb66 	bl	8000bf8 <HAL_GetTick>
 800052c:	4602      	mov	r2, r0
 800052e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000530:	1ad3      	subs	r3, r2, r3
 8000532:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000536:	f4ff af72 	bcc.w	800041e <main+0x22>
      last_tick = HAL_GetTick();
 800053a:	f000 fb5d 	bl	8000bf8 <HAL_GetTick>
 800053e:	64b8      	str	r0, [r7, #72]	@ 0x48
      counter++;
 8000540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000542:	3301      	adds	r3, #1
 8000544:	64fb      	str	r3, [r7, #76]	@ 0x4c

      // Clear current line and print counter cleanly (no prompt)
      char msg[64];
      sprintf(msg, "\rCounter: %lu                    \r\n", counter);
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800054a:	4917      	ldr	r1, [pc, #92]	@ (80005a8 <main+0x1ac>)
 800054c:	4618      	mov	r0, r3
 800054e:	f009 faf5 	bl	8009b3c <siprintf>
      CDC_Send_Wait(msg, strlen(msg));
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff fecd 	bl	80002f4 <strlen>
 800055a:	4603      	mov	r3, r0
 800055c:	b29a      	uxth	r2, r3
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	4611      	mov	r1, r2
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ff24 	bl	80003b0 <CDC_Send_Wait>
    if (usb_cmd_ready) {
 8000568:	e759      	b.n	800041e <main+0x22>
 800056a:	bf00      	nop
 800056c:	240001f8 	.word	0x240001f8
 8000570:	240001fa 	.word	0x240001fa
 8000574:	0800a494 	.word	0x0800a494
 8000578:	240001b8 	.word	0x240001b8
 800057c:	0800a580 	.word	0x0800a580
 8000580:	0800a584 	.word	0x0800a584
 8000584:	240001f9 	.word	0x240001f9
 8000588:	0800a58c 	.word	0x0800a58c
 800058c:	0800a5a0 	.word	0x0800a5a0
 8000590:	0800a5a8 	.word	0x0800a5a8
 8000594:	0800a5bc 	.word	0x0800a5bc
 8000598:	0800a5c4 	.word	0x0800a5c4
 800059c:	0800a5d8 	.word	0x0800a5d8
 80005a0:	0800a5e0 	.word	0x0800a5e0
 80005a4:	0800a5fc 	.word	0x0800a5fc
 80005a8:	0800a610 	.word	0x0800a610

080005ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b09c      	sub	sp, #112	@ 0x70
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005b6:	224c      	movs	r2, #76	@ 0x4c
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f009 fae0 	bl	8009b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2220      	movs	r2, #32
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f009 fada 	bl	8009b80 <memset>

  /** Supply configuration update enable
   */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80005cc:	2002      	movs	r0, #2
 80005ce:	f002 f8f7 	bl	80027c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
   */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80005d2:	2300      	movs	r3, #0
 80005d4:	603b      	str	r3, [r7, #0]
 80005d6:	4b30      	ldr	r3, [pc, #192]	@ (8000698 <SystemClock_Config+0xec>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a2f      	ldr	r2, [pc, #188]	@ (8000698 <SystemClock_Config+0xec>)
 80005dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000698 <SystemClock_Config+0xec>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	4b2b      	ldr	r3, [pc, #172]	@ (800069c <SystemClock_Config+0xf0>)
 80005ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005f0:	4a2a      	ldr	r2, [pc, #168]	@ (800069c <SystemClock_Config+0xf0>)
 80005f2:	f043 0301 	orr.w	r3, r3, #1
 80005f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005f8:	4b28      	ldr	r3, [pc, #160]	@ (800069c <SystemClock_Config+0xf0>)
 80005fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	683b      	ldr	r3, [r7, #0]

  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8000604:	bf00      	nop
 8000606:	4b24      	ldr	r3, [pc, #144]	@ (8000698 <SystemClock_Config+0xec>)
 8000608:	699b      	ldr	r3, [r3, #24]
 800060a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800060e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000612:	d1f8      	bne.n	8000606 <SystemClock_Config+0x5a>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000614:	2301      	movs	r3, #1
 8000616:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000618:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800061c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800061e:	2302      	movs	r3, #2
 8000620:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000622:	2302      	movs	r3, #2
 8000624:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000626:	2305      	movs	r3, #5
 8000628:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 800062a:	23c0      	movs	r3, #192	@ 0xc0
 800062c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800062e:	2302      	movs	r3, #2
 8000630:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000632:	2314      	movs	r3, #20
 8000634:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000636:	2302      	movs	r3, #2
 8000638:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800063a:	2308      	movs	r3, #8
 800063c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800063e:	2300      	movs	r3, #0
 8000640:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800064a:	4618      	mov	r0, r3
 800064c:	f002 f902 	bl	8002854 <HAL_RCC_OscConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0xae>
    Error_Handler();
 8000656:	f000 f88b 	bl	8000770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 800065a:	233f      	movs	r3, #63	@ 0x3f
 800065c:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
                                RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065e:	2303      	movs	r3, #3
 8000660:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000666:	2308      	movs	r3, #8
 8000668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800066a:	2340      	movs	r3, #64	@ 0x40
 800066c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800066e:	2340      	movs	r3, #64	@ 0x40
 8000670:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000676:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000678:	2340      	movs	r3, #64	@ 0x40
 800067a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	2104      	movs	r1, #4
 8000680:	4618      	mov	r0, r3
 8000682:	f002 fd41 	bl	8003108 <HAL_RCC_ClockConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <SystemClock_Config+0xe4>
    Error_Handler();
 800068c:	f000 f870 	bl	8000770 <Error_Handler>
  }
}
 8000690:	bf00      	nop
 8000692:	3770      	adds	r7, #112	@ 0x70
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	58024800 	.word	0x58024800
 800069c:	58000400 	.word	0x58000400

080006a0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a6:	4b12      	ldr	r3, [pc, #72]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ac:	4a10      	ldr	r2, [pc, #64]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006b6:	4b0e      	ldr	r3, [pc, #56]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c4:	4b0a      	ldr	r3, [pc, #40]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ca:	4a09      	ldr	r2, [pc, #36]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006cc:	f043 0302 	orr.w	r3, r3, #2
 80006d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MX_GPIO_Init+0x50>)
 80006d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	58024400 	.word	0x58024400

080006f4 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006fa:	463b      	mov	r3, r7
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000706:	f000 fb93 	bl	8000e30 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
   */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800070a:	2301      	movs	r3, #1
 800070c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800070e:	2300      	movs	r3, #0
 8000710:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000716:	231f      	movs	r3, #31
 8000718:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800071a:	2387      	movs	r3, #135	@ 0x87
 800071c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800071e:	2300      	movs	r3, #0
 8000720:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000722:	2300      	movs	r3, #0
 8000724:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000726:	2301      	movs	r3, #1
 8000728:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800072a:	2301      	movs	r3, #1
 800072c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800072e:	2300      	movs	r3, #0
 8000730:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000732:	2300      	movs	r3, #0
 8000734:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000736:	463b      	mov	r3, r7
 8000738:	4618      	mov	r0, r3
 800073a:	f000 fbb1 	bl	8000ea0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800073e:	2004      	movs	r0, #4
 8000740:	f000 fb8e 	bl	8000e60 <HAL_MPU_Enable>
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a04      	ldr	r2, [pc, #16]	@ (800076c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d101      	bne.n	8000762 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800075e:	f000 fa37 	bl	8000bd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40001000 	.word	0x40001000

08000770 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000774:	b672      	cpsid	i
}
 8000776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8000778:	bf00      	nop
 800077a:	e7fd      	b.n	8000778 <Error_Handler+0x8>

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <HAL_MspInit+0x30>)
 8000784:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000788:	4a08      	ldr	r2, [pc, #32]	@ (80007ac <HAL_MspInit+0x30>)
 800078a:	f043 0302 	orr.w	r3, r3, #2
 800078e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_MspInit+0x30>)
 8000794:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000798:	f003 0302 	and.w	r3, r3, #2
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	58024400 	.word	0x58024400

080007b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b090      	sub	sp, #64	@ 0x40
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2b0f      	cmp	r3, #15
 80007bc:	d827      	bhi.n	800080e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80007be:	2200      	movs	r2, #0
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	2036      	movs	r0, #54	@ 0x36
 80007c4:	f000 fb0c 	bl	8000de0 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007c8:	2036      	movs	r0, #54	@ 0x36
 80007ca:	f000 fb23 	bl	8000e14 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80007ce:	4a29      	ldr	r2, [pc, #164]	@ (8000874 <HAL_InitTick+0xc4>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80007d4:	4b28      	ldr	r3, [pc, #160]	@ (8000878 <HAL_InitTick+0xc8>)
 80007d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80007da:	4a27      	ldr	r2, [pc, #156]	@ (8000878 <HAL_InitTick+0xc8>)
 80007dc:	f043 0310 	orr.w	r3, r3, #16
 80007e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80007e4:	4b24      	ldr	r3, [pc, #144]	@ (8000878 <HAL_InitTick+0xc8>)
 80007e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80007ea:	f003 0310 	and.w	r3, r3, #16
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007f2:	f107 0210 	add.w	r2, r7, #16
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	4611      	mov	r1, r2
 80007fc:	4618      	mov	r0, r3
 80007fe:	f002 fff9 	bl	80037f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000804:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000808:	2b00      	cmp	r3, #0
 800080a:	d106      	bne.n	800081a <HAL_InitTick+0x6a>
 800080c:	e001      	b.n	8000812 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800080e:	2301      	movs	r3, #1
 8000810:	e02b      	b.n	800086a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000812:	f002 ffd9 	bl	80037c8 <HAL_RCC_GetPCLK1Freq>
 8000816:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000818:	e004      	b.n	8000824 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800081a:	f002 ffd5 	bl	80037c8 <HAL_RCC_GetPCLK1Freq>
 800081e:	4603      	mov	r3, r0
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000826:	4a15      	ldr	r2, [pc, #84]	@ (800087c <HAL_InitTick+0xcc>)
 8000828:	fba2 2303 	umull	r2, r3, r2, r3
 800082c:	0c9b      	lsrs	r3, r3, #18
 800082e:	3b01      	subs	r3, #1
 8000830:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000832:	4b13      	ldr	r3, [pc, #76]	@ (8000880 <HAL_InitTick+0xd0>)
 8000834:	4a13      	ldr	r2, [pc, #76]	@ (8000884 <HAL_InitTick+0xd4>)
 8000836:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000838:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <HAL_InitTick+0xd0>)
 800083a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800083e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000840:	4a0f      	ldr	r2, [pc, #60]	@ (8000880 <HAL_InitTick+0xd0>)
 8000842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000844:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <HAL_InitTick+0xd0>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800084c:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <HAL_InitTick+0xd0>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000852:	480b      	ldr	r0, [pc, #44]	@ (8000880 <HAL_InitTick+0xd0>)
 8000854:	f004 fb7e 	bl	8004f54 <HAL_TIM_Base_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d104      	bne.n	8000868 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800085e:	4808      	ldr	r0, [pc, #32]	@ (8000880 <HAL_InitTick+0xd0>)
 8000860:	f004 fbda 	bl	8005018 <HAL_TIM_Base_Start_IT>
 8000864:	4603      	mov	r3, r0
 8000866:	e000      	b.n	800086a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000868:	2301      	movs	r3, #1
}
 800086a:	4618      	mov	r0, r3
 800086c:	3740      	adds	r7, #64	@ 0x40
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	24000008 	.word	0x24000008
 8000878:	58024400 	.word	0x58024400
 800087c:	431bde83 	.word	0x431bde83
 8000880:	240001fc 	.word	0x240001fc
 8000884:	40001000 	.word	0x40001000

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <NMI_Handler+0x4>

08000890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <HardFault_Handler+0x4>

08000898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <MemManage_Handler+0x4>

080008a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <BusFault_Handler+0x4>

080008a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <UsageFault_Handler+0x4>

080008b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008ec:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <TIM6_DAC_IRQHandler+0x10>)
 80008ee:	f004 fc0b 	bl	8005108 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	240001fc 	.word	0x240001fc

080008fc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000900:	4802      	ldr	r0, [pc, #8]	@ (800090c <OTG_HS_IRQHandler+0x10>)
 8000902:	f000 fdfe 	bl	8001502 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	24002ef4 	.word	0x24002ef4

08000910 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000914:	4802      	ldr	r0, [pc, #8]	@ (8000920 <OTG_FS_IRQHandler+0x10>)
 8000916:	f000 fdf4 	bl	8001502 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	24002a10 	.word	0x24002a10

08000924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800092c:	4a14      	ldr	r2, [pc, #80]	@ (8000980 <_sbrk+0x5c>)
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <_sbrk+0x60>)
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <_sbrk+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000940:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <_sbrk+0x64>)
 8000942:	4a12      	ldr	r2, [pc, #72]	@ (800098c <_sbrk+0x68>)
 8000944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <_sbrk+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	429a      	cmp	r2, r3
 8000952:	d207      	bcs.n	8000964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000954:	f009 f91c 	bl	8009b90 <__errno>
 8000958:	4603      	mov	r3, r0
 800095a:	220c      	movs	r2, #12
 800095c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
 8000962:	e009      	b.n	8000978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000964:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096a:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <_sbrk+0x64>)
 8000974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000976:	68fb      	ldr	r3, [r7, #12]
}
 8000978:	4618      	mov	r0, r3
 800097a:	3718      	adds	r7, #24
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	24080000 	.word	0x24080000
 8000984:	00000400 	.word	0x00000400
 8000988:	24000248 	.word	0x24000248
 800098c:	24003740 	.word	0x24003740

08000990 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000994:	4b43      	ldr	r3, [pc, #268]	@ (8000aa4 <SystemInit+0x114>)
 8000996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800099a:	4a42      	ldr	r2, [pc, #264]	@ (8000aa4 <SystemInit+0x114>)
 800099c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009a4:	4b40      	ldr	r3, [pc, #256]	@ (8000aa8 <SystemInit+0x118>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f003 030f 	and.w	r3, r3, #15
 80009ac:	2b06      	cmp	r3, #6
 80009ae:	d807      	bhi.n	80009c0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009b0:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa8 <SystemInit+0x118>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f023 030f 	bic.w	r3, r3, #15
 80009b8:	4a3b      	ldr	r2, [pc, #236]	@ (8000aa8 <SystemInit+0x118>)
 80009ba:	f043 0307 	orr.w	r3, r3, #7
 80009be:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80009c0:	4b3a      	ldr	r3, [pc, #232]	@ (8000aac <SystemInit+0x11c>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a39      	ldr	r2, [pc, #228]	@ (8000aac <SystemInit+0x11c>)
 80009c6:	f043 0301 	orr.w	r3, r3, #1
 80009ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009cc:	4b37      	ldr	r3, [pc, #220]	@ (8000aac <SystemInit+0x11c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <SystemInit+0x11c>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4935      	ldr	r1, [pc, #212]	@ (8000aac <SystemInit+0x11c>)
 80009d8:	4b35      	ldr	r3, [pc, #212]	@ (8000ab0 <SystemInit+0x120>)
 80009da:	4013      	ands	r3, r2
 80009dc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009de:	4b32      	ldr	r3, [pc, #200]	@ (8000aa8 <SystemInit+0x118>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f003 0308 	and.w	r3, r3, #8
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d007      	beq.n	80009fa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009ea:	4b2f      	ldr	r3, [pc, #188]	@ (8000aa8 <SystemInit+0x118>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f023 030f 	bic.w	r3, r3, #15
 80009f2:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa8 <SystemInit+0x118>)
 80009f4:	f043 0307 	orr.w	r3, r3, #7
 80009f8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80009fa:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <SystemInit+0x11c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a00:	4b2a      	ldr	r3, [pc, #168]	@ (8000aac <SystemInit+0x11c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a06:	4b29      	ldr	r3, [pc, #164]	@ (8000aac <SystemInit+0x11c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a0c:	4b27      	ldr	r3, [pc, #156]	@ (8000aac <SystemInit+0x11c>)
 8000a0e:	4a29      	ldr	r2, [pc, #164]	@ (8000ab4 <SystemInit+0x124>)
 8000a10:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a12:	4b26      	ldr	r3, [pc, #152]	@ (8000aac <SystemInit+0x11c>)
 8000a14:	4a28      	ldr	r2, [pc, #160]	@ (8000ab8 <SystemInit+0x128>)
 8000a16:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a18:	4b24      	ldr	r3, [pc, #144]	@ (8000aac <SystemInit+0x11c>)
 8000a1a:	4a28      	ldr	r2, [pc, #160]	@ (8000abc <SystemInit+0x12c>)
 8000a1c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a1e:	4b23      	ldr	r3, [pc, #140]	@ (8000aac <SystemInit+0x11c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a24:	4b21      	ldr	r3, [pc, #132]	@ (8000aac <SystemInit+0x11c>)
 8000a26:	4a25      	ldr	r2, [pc, #148]	@ (8000abc <SystemInit+0x12c>)
 8000a28:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a2a:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <SystemInit+0x11c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a30:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <SystemInit+0x11c>)
 8000a32:	4a22      	ldr	r2, [pc, #136]	@ (8000abc <SystemInit+0x12c>)
 8000a34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <SystemInit+0x11c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <SystemInit+0x11c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a1a      	ldr	r2, [pc, #104]	@ (8000aac <SystemInit+0x11c>)
 8000a42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <SystemInit+0x11c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <SystemInit+0x130>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac4 <SystemInit+0x134>)
 8000a54:	4013      	ands	r3, r2
 8000a56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a5a:	d202      	bcs.n	8000a62 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <SystemInit+0x138>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a62:	4b12      	ldr	r3, [pc, #72]	@ (8000aac <SystemInit+0x11c>)
 8000a64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d113      	bne.n	8000a98 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a70:	4b0e      	ldr	r3, [pc, #56]	@ (8000aac <SystemInit+0x11c>)
 8000a72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a76:	4a0d      	ldr	r2, [pc, #52]	@ (8000aac <SystemInit+0x11c>)
 8000a78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a7c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a80:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <SystemInit+0x13c>)
 8000a82:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a86:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a88:	4b08      	ldr	r3, [pc, #32]	@ (8000aac <SystemInit+0x11c>)
 8000a8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a8e:	4a07      	ldr	r2, [pc, #28]	@ (8000aac <SystemInit+0x11c>)
 8000a90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a94:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	e000ed00 	.word	0xe000ed00
 8000aa8:	52002000 	.word	0x52002000
 8000aac:	58024400 	.word	0x58024400
 8000ab0:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ab4:	02020200 	.word	0x02020200
 8000ab8:	01ff0000 	.word	0x01ff0000
 8000abc:	01010280 	.word	0x01010280
 8000ac0:	5c001000 	.word	0x5c001000
 8000ac4:	ffff0000 	.word	0xffff0000
 8000ac8:	51008108 	.word	0x51008108
 8000acc:	52004000 	.word	0x52004000

08000ad0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ada:	f043 0302 	orr.w	r3, r3, #2
 8000ade:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ae0:	bf00      	nop
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0f9      	beq.n	8000ae2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	58024800 	.word	0x58024800

08000b00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b00:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b04:	f7ff ffe4 	bl	8000ad0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b08:	f7ff ff42 	bl	8000990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b0c:	480c      	ldr	r0, [pc, #48]	@ (8000b40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b0e:	490d      	ldr	r1, [pc, #52]	@ (8000b44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b10:	4a0d      	ldr	r2, [pc, #52]	@ (8000b48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b14:	e002      	b.n	8000b1c <LoopCopyDataInit>

08000b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b1a:	3304      	adds	r3, #4

08000b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b20:	d3f9      	bcc.n	8000b16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b22:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b24:	4c0a      	ldr	r4, [pc, #40]	@ (8000b50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b28:	e001      	b.n	8000b2e <LoopFillZerobss>

08000b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b2c:	3204      	adds	r2, #4

08000b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b30:	d3fb      	bcc.n	8000b2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b32:	f009 f833 	bl	8009b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b36:	f7ff fc61 	bl	80003fc <main>
  bx  lr
 8000b3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b44:	2400019c 	.word	0x2400019c
  ldr r2, =_sidata
 8000b48:	0800a6e0 	.word	0x0800a6e0
  ldr r2, =_sbss
 8000b4c:	2400019c 	.word	0x2400019c
  ldr r4, =_ebss
 8000b50:	24003740 	.word	0x24003740

08000b54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b54:	e7fe      	b.n	8000b54 <ADC3_IRQHandler>
	...

08000b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b5e:	2003      	movs	r0, #3
 8000b60:	f000 f933 	bl	8000dca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000b64:	f002 fc86 	bl	8003474 <HAL_RCC_GetSysClockFreq>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	4b15      	ldr	r3, [pc, #84]	@ (8000bc0 <HAL_Init+0x68>)
 8000b6c:	699b      	ldr	r3, [r3, #24]
 8000b6e:	0a1b      	lsrs	r3, r3, #8
 8000b70:	f003 030f 	and.w	r3, r3, #15
 8000b74:	4913      	ldr	r1, [pc, #76]	@ (8000bc4 <HAL_Init+0x6c>)
 8000b76:	5ccb      	ldrb	r3, [r1, r3]
 8000b78:	f003 031f 	and.w	r3, r3, #31
 8000b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b82:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <HAL_Init+0x68>)
 8000b84:	699b      	ldr	r3, [r3, #24]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc4 <HAL_Init+0x6c>)
 8000b8c:	5cd3      	ldrb	r3, [r2, r3]
 8000b8e:	f003 031f 	and.w	r3, r3, #31
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	fa22 f303 	lsr.w	r3, r2, r3
 8000b98:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <HAL_Init+0x70>)
 8000b9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000bcc <HAL_Init+0x74>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ba2:	200f      	movs	r0, #15
 8000ba4:	f7ff fe04 	bl	80007b0 <HAL_InitTick>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e002      	b.n	8000bb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000bb2:	f7ff fde3 	bl	800077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	58024400 	.word	0x58024400
 8000bc4:	0800a68c 	.word	0x0800a68c
 8000bc8:	24000004 	.word	0x24000004
 8000bcc:	24000000 	.word	0x24000000

08000bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <HAL_IncTick+0x20>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_IncTick+0x24>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4413      	add	r3, r2
 8000be0:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <HAL_IncTick+0x24>)
 8000be2:	6013      	str	r3, [r2, #0]
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	2400000c 	.word	0x2400000c
 8000bf4:	2400024c 	.word	0x2400024c

08000bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <HAL_GetTick+0x14>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	2400024c 	.word	0x2400024c

08000c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c18:	f7ff ffee 	bl	8000bf8 <HAL_GetTick>
 8000c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c28:	d005      	beq.n	8000c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c54 <HAL_Delay+0x44>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4413      	add	r3, r2
 8000c34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c36:	bf00      	nop
 8000c38:	f7ff ffde 	bl	8000bf8 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d8f7      	bhi.n	8000c38 <HAL_Delay+0x28>
  {
  }
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	2400000c 	.word	0x2400000c

08000c58 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000c5c:	4b03      	ldr	r3, [pc, #12]	@ (8000c6c <HAL_GetREVID+0x14>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	0c1b      	lsrs	r3, r3, #16
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	5c001000 	.word	0x5c001000

08000c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b085      	sub	sp, #20
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c80:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <__NVIC_SetPriorityGrouping+0x40>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c86:	68ba      	ldr	r2, [r7, #8]
 8000c88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9e:	4a04      	ldr	r2, [pc, #16]	@ (8000cb0 <__NVIC_SetPriorityGrouping+0x40>)
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	60d3      	str	r3, [r2, #12]
}
 8000ca4:	bf00      	nop
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	e000ed00 	.word	0xe000ed00
 8000cb4:	05fa0000 	.word	0x05fa0000

08000cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cbc:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	f003 0307 	and.w	r3, r3, #7
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	db0b      	blt.n	8000cfe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ce6:	88fb      	ldrh	r3, [r7, #6]
 8000ce8:	f003 021f 	and.w	r2, r3, #31
 8000cec:	4907      	ldr	r1, [pc, #28]	@ (8000d0c <__NVIC_EnableIRQ+0x38>)
 8000cee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cf2:	095b      	lsrs	r3, r3, #5
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000e100 	.word	0xe000e100

08000d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	6039      	str	r1, [r7, #0]
 8000d1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	db0a      	blt.n	8000d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	490c      	ldr	r1, [pc, #48]	@ (8000d5c <__NVIC_SetPriority+0x4c>)
 8000d2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d2e:	0112      	lsls	r2, r2, #4
 8000d30:	b2d2      	uxtb	r2, r2
 8000d32:	440b      	add	r3, r1
 8000d34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d38:	e00a      	b.n	8000d50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	4908      	ldr	r1, [pc, #32]	@ (8000d60 <__NVIC_SetPriority+0x50>)
 8000d40:	88fb      	ldrh	r3, [r7, #6]
 8000d42:	f003 030f 	and.w	r3, r3, #15
 8000d46:	3b04      	subs	r3, #4
 8000d48:	0112      	lsls	r2, r2, #4
 8000d4a:	b2d2      	uxtb	r2, r2
 8000d4c:	440b      	add	r3, r1
 8000d4e:	761a      	strb	r2, [r3, #24]
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000e100 	.word	0xe000e100
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b089      	sub	sp, #36	@ 0x24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d78:	69fb      	ldr	r3, [r7, #28]
 8000d7a:	f1c3 0307 	rsb	r3, r3, #7
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	bf28      	it	cs
 8000d82:	2304      	movcs	r3, #4
 8000d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3304      	adds	r3, #4
 8000d8a:	2b06      	cmp	r3, #6
 8000d8c:	d902      	bls.n	8000d94 <NVIC_EncodePriority+0x30>
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3b03      	subs	r3, #3
 8000d92:	e000      	b.n	8000d96 <NVIC_EncodePriority+0x32>
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	f04f 32ff 	mov.w	r2, #4294967295
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000da2:	43da      	mvns	r2, r3
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	401a      	ands	r2, r3
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dac:	f04f 31ff 	mov.w	r1, #4294967295
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	fa01 f303 	lsl.w	r3, r1, r3
 8000db6:	43d9      	mvns	r1, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	4313      	orrs	r3, r2
         );
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3724      	adds	r7, #36	@ 0x24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ff4c 	bl	8000c70 <__NVIC_SetPriorityGrouping>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dee:	f7ff ff63 	bl	8000cb8 <__NVIC_GetPriorityGrouping>
 8000df2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	68b9      	ldr	r1, [r7, #8]
 8000df8:	6978      	ldr	r0, [r7, #20]
 8000dfa:	f7ff ffb3 	bl	8000d64 <NVIC_EncodePriority>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e04:	4611      	mov	r1, r2
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff ff82 	bl	8000d10 <__NVIC_SetPriority>
}
 8000e0c:	bf00      	nop
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff ff56 	bl	8000cd4 <__NVIC_EnableIRQ>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e34:	f3bf 8f5f 	dmb	sy
}
 8000e38:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <HAL_MPU_Disable+0x28>)
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3e:	4a06      	ldr	r2, [pc, #24]	@ (8000e58 <HAL_MPU_Disable+0x28>)
 8000e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e44:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e46:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_MPU_Disable+0x2c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	605a      	str	r2, [r3, #4]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000ed00 	.word	0xe000ed00
 8000e5c:	e000ed90 	.word	0xe000ed90

08000e60 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e68:	4a0b      	ldr	r2, [pc, #44]	@ (8000e98 <HAL_MPU_Enable+0x38>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_MPU_Enable+0x3c>)
 8000e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e76:	4a09      	ldr	r2, [pc, #36]	@ (8000e9c <HAL_MPU_Enable+0x3c>)
 8000e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e7c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e7e:	f3bf 8f4f 	dsb	sy
}
 8000e82:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e84:	f3bf 8f6f 	isb	sy
}
 8000e88:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000ed90 	.word	0xe000ed90
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	785a      	ldrb	r2, [r3, #1]
 8000eac:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <HAL_MPU_ConfigRegion+0x7c>)
 8000eae:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <HAL_MPU_ConfigRegion+0x7c>)
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	4a19      	ldr	r2, [pc, #100]	@ (8000f1c <HAL_MPU_ConfigRegion+0x7c>)
 8000eb6:	f023 0301 	bic.w	r3, r3, #1
 8000eba:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000ebc:	4a17      	ldr	r2, [pc, #92]	@ (8000f1c <HAL_MPU_ConfigRegion+0x7c>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	7b1b      	ldrb	r3, [r3, #12]
 8000ec8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7adb      	ldrb	r3, [r3, #11]
 8000ece:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ed0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7a9b      	ldrb	r3, [r3, #10]
 8000ed6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ed8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7b5b      	ldrb	r3, [r3, #13]
 8000ede:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ee0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	7b9b      	ldrb	r3, [r3, #14]
 8000ee6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ee8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	7bdb      	ldrb	r3, [r3, #15]
 8000eee:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ef0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	7a5b      	ldrb	r3, [r3, #9]
 8000ef6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ef8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	7a1b      	ldrb	r3, [r3, #8]
 8000efe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f00:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f08:	4a04      	ldr	r2, [pc, #16]	@ (8000f1c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f0a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f0c:	6113      	str	r3, [r2, #16]
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000ed90 	.word	0xe000ed90

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f2e:	4b89      	ldr	r3, [pc, #548]	@ (8001154 <HAL_GPIO_Init+0x234>)
 8000f30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f32:	e194      	b.n	800125e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	2101      	movs	r1, #1
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f40:	4013      	ands	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	f000 8186 	beq.w	8001258 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0303 	and.w	r3, r3, #3
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d005      	beq.n	8000f64 <HAL_GPIO_Init+0x44>
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d130      	bne.n	8000fc6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	2203      	movs	r2, #3
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	43db      	mvns	r3, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	68da      	ldr	r2, [r3, #12]
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	091b      	lsrs	r3, r3, #4
 8000fb0:	f003 0201 	and.w	r2, r3, #1
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d017      	beq.n	8001002 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	2203      	movs	r2, #3
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	689a      	ldr	r2, [r3, #8]
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d123      	bne.n	8001056 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	08da      	lsrs	r2, r3, #3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	3208      	adds	r2, #8
 8001016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800101a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	220f      	movs	r2, #15
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	691a      	ldr	r2, [r3, #16]
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	f003 0307 	and.w	r3, r3, #7
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4313      	orrs	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	08da      	lsrs	r2, r3, #3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3208      	adds	r2, #8
 8001050:	69b9      	ldr	r1, [r7, #24]
 8001052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	2203      	movs	r2, #3
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f003 0203 	and.w	r2, r3, #3
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001092:	2b00      	cmp	r3, #0
 8001094:	f000 80e0 	beq.w	8001258 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001098:	4b2f      	ldr	r3, [pc, #188]	@ (8001158 <HAL_GPIO_Init+0x238>)
 800109a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800109e:	4a2e      	ldr	r2, [pc, #184]	@ (8001158 <HAL_GPIO_Init+0x238>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001158 <HAL_GPIO_Init+0x238>)
 80010aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010b6:	4a29      	ldr	r2, [pc, #164]	@ (800115c <HAL_GPIO_Init+0x23c>)
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	3302      	adds	r3, #2
 80010be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	f003 0303 	and.w	r3, r3, #3
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	220f      	movs	r2, #15
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a20      	ldr	r2, [pc, #128]	@ (8001160 <HAL_GPIO_Init+0x240>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d052      	beq.n	8001188 <HAL_GPIO_Init+0x268>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001164 <HAL_GPIO_Init+0x244>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d031      	beq.n	800114e <HAL_GPIO_Init+0x22e>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001168 <HAL_GPIO_Init+0x248>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d02b      	beq.n	800114a <HAL_GPIO_Init+0x22a>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a1d      	ldr	r2, [pc, #116]	@ (800116c <HAL_GPIO_Init+0x24c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d025      	beq.n	8001146 <HAL_GPIO_Init+0x226>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a1c      	ldr	r2, [pc, #112]	@ (8001170 <HAL_GPIO_Init+0x250>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d01f      	beq.n	8001142 <HAL_GPIO_Init+0x222>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <HAL_GPIO_Init+0x254>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d019      	beq.n	800113e <HAL_GPIO_Init+0x21e>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a1a      	ldr	r2, [pc, #104]	@ (8001178 <HAL_GPIO_Init+0x258>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d013      	beq.n	800113a <HAL_GPIO_Init+0x21a>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a19      	ldr	r2, [pc, #100]	@ (800117c <HAL_GPIO_Init+0x25c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00d      	beq.n	8001136 <HAL_GPIO_Init+0x216>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a18      	ldr	r2, [pc, #96]	@ (8001180 <HAL_GPIO_Init+0x260>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d007      	beq.n	8001132 <HAL_GPIO_Init+0x212>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a17      	ldr	r2, [pc, #92]	@ (8001184 <HAL_GPIO_Init+0x264>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d101      	bne.n	800112e <HAL_GPIO_Init+0x20e>
 800112a:	2309      	movs	r3, #9
 800112c:	e02d      	b.n	800118a <HAL_GPIO_Init+0x26a>
 800112e:	230a      	movs	r3, #10
 8001130:	e02b      	b.n	800118a <HAL_GPIO_Init+0x26a>
 8001132:	2308      	movs	r3, #8
 8001134:	e029      	b.n	800118a <HAL_GPIO_Init+0x26a>
 8001136:	2307      	movs	r3, #7
 8001138:	e027      	b.n	800118a <HAL_GPIO_Init+0x26a>
 800113a:	2306      	movs	r3, #6
 800113c:	e025      	b.n	800118a <HAL_GPIO_Init+0x26a>
 800113e:	2305      	movs	r3, #5
 8001140:	e023      	b.n	800118a <HAL_GPIO_Init+0x26a>
 8001142:	2304      	movs	r3, #4
 8001144:	e021      	b.n	800118a <HAL_GPIO_Init+0x26a>
 8001146:	2303      	movs	r3, #3
 8001148:	e01f      	b.n	800118a <HAL_GPIO_Init+0x26a>
 800114a:	2302      	movs	r3, #2
 800114c:	e01d      	b.n	800118a <HAL_GPIO_Init+0x26a>
 800114e:	2301      	movs	r3, #1
 8001150:	e01b      	b.n	800118a <HAL_GPIO_Init+0x26a>
 8001152:	bf00      	nop
 8001154:	58000080 	.word	0x58000080
 8001158:	58024400 	.word	0x58024400
 800115c:	58000400 	.word	0x58000400
 8001160:	58020000 	.word	0x58020000
 8001164:	58020400 	.word	0x58020400
 8001168:	58020800 	.word	0x58020800
 800116c:	58020c00 	.word	0x58020c00
 8001170:	58021000 	.word	0x58021000
 8001174:	58021400 	.word	0x58021400
 8001178:	58021800 	.word	0x58021800
 800117c:	58021c00 	.word	0x58021c00
 8001180:	58022000 	.word	0x58022000
 8001184:	58022400 	.word	0x58022400
 8001188:	2300      	movs	r3, #0
 800118a:	69fa      	ldr	r2, [r7, #28]
 800118c:	f002 0203 	and.w	r2, r2, #3
 8001190:	0092      	lsls	r2, r2, #2
 8001192:	4093      	lsls	r3, r2
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800119a:	4938      	ldr	r1, [pc, #224]	@ (800127c <HAL_GPIO_Init+0x35c>)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	3302      	adds	r3, #2
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80011ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80011fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	3301      	adds	r3, #1
 800125c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa22 f303 	lsr.w	r3, r2, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	f47f ae63 	bne.w	8000f34 <HAL_GPIO_Init+0x14>
  }
}
 800126e:	bf00      	nop
 8001270:	bf00      	nop
 8001272:	3724      	adds	r7, #36	@ 0x24
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	58000400 	.word	0x58000400

08001280 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af02      	add	r7, sp, #8
 8001286:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e0fe      	b.n	8001490 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d106      	bne.n	80012ac <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f008 f86a 	bl	8009380 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2203      	movs	r2, #3
 80012b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f004 fa38 	bl	800572e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6818      	ldr	r0, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1a      	ldrb	r2, [r3, #16]
 80012c6:	f88d 2000 	strb.w	r2, [sp]
 80012ca:	3304      	adds	r3, #4
 80012cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ce:	f004 f909 	bl	80054e4 <USB_CoreInit>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d005      	beq.n	80012e4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2202      	movs	r2, #2
 80012dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e0d5      	b.n	8001490 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f004 fa30 	bl	8005750 <USB_SetCurrentMode>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d005      	beq.n	8001302 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2202      	movs	r2, #2
 80012fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e0c6      	b.n	8001490 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001302:	2300      	movs	r3, #0
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	e04a      	b.n	800139e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001308:	7bfa      	ldrb	r2, [r7, #15]
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	4613      	mov	r3, r2
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	440b      	add	r3, r1
 8001316:	3315      	adds	r3, #21
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800131c:	7bfa      	ldrb	r2, [r7, #15]
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	4613      	mov	r3, r2
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	4413      	add	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	440b      	add	r3, r1
 800132a:	3314      	adds	r3, #20
 800132c:	7bfa      	ldrb	r2, [r7, #15]
 800132e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001330:	7bfa      	ldrb	r2, [r7, #15]
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	b298      	uxth	r0, r3
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	4413      	add	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	332e      	adds	r3, #46	@ 0x2e
 8001344:	4602      	mov	r2, r0
 8001346:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001348:	7bfa      	ldrb	r2, [r7, #15]
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	4613      	mov	r3, r2
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	4413      	add	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	3318      	adds	r3, #24
 8001358:	2200      	movs	r2, #0
 800135a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800135c:	7bfa      	ldrb	r2, [r7, #15]
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	4613      	mov	r3, r2
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	4413      	add	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	331c      	adds	r3, #28
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001370:	7bfa      	ldrb	r2, [r7, #15]
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	4613      	mov	r3, r2
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4413      	add	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	440b      	add	r3, r1
 800137e:	3320      	adds	r3, #32
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001384:	7bfa      	ldrb	r2, [r7, #15]
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	4613      	mov	r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	3324      	adds	r3, #36	@ 0x24
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	3301      	adds	r3, #1
 800139c:	73fb      	strb	r3, [r7, #15]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	791b      	ldrb	r3, [r3, #4]
 80013a2:	7bfa      	ldrb	r2, [r7, #15]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d3af      	bcc.n	8001308 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013a8:	2300      	movs	r3, #0
 80013aa:	73fb      	strb	r3, [r7, #15]
 80013ac:	e044      	b.n	8001438 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013ae:	7bfa      	ldrb	r2, [r7, #15]
 80013b0:	6879      	ldr	r1, [r7, #4]
 80013b2:	4613      	mov	r3, r2
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4413      	add	r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	440b      	add	r3, r1
 80013bc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013c4:	7bfa      	ldrb	r2, [r7, #15]
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	4613      	mov	r3, r2
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80013d6:	7bfa      	ldrb	r2, [r7, #15]
 80013d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013da:	7bfa      	ldrb	r2, [r7, #15]
 80013dc:	6879      	ldr	r1, [r7, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	4413      	add	r3, r2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	440b      	add	r3, r1
 80013e8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013f0:	7bfa      	ldrb	r2, [r7, #15]
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	4413      	add	r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	440b      	add	r3, r1
 80013fe:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001406:	7bfa      	ldrb	r2, [r7, #15]
 8001408:	6879      	ldr	r1, [r7, #4]
 800140a:	4613      	mov	r3, r2
 800140c:	00db      	lsls	r3, r3, #3
 800140e:	4413      	add	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	440b      	add	r3, r1
 8001414:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800141c:	7bfa      	ldrb	r2, [r7, #15]
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4613      	mov	r3, r2
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4413      	add	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	440b      	add	r3, r1
 800142a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001432:	7bfb      	ldrb	r3, [r7, #15]
 8001434:	3301      	adds	r3, #1
 8001436:	73fb      	strb	r3, [r7, #15]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	791b      	ldrb	r3, [r3, #4]
 800143c:	7bfa      	ldrb	r2, [r7, #15]
 800143e:	429a      	cmp	r2, r3
 8001440:	d3b5      	bcc.n	80013ae <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7c1a      	ldrb	r2, [r3, #16]
 800144a:	f88d 2000 	strb.w	r2, [sp]
 800144e:	3304      	adds	r3, #4
 8001450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001452:	f004 f9c9 	bl	80057e8 <USB_DevInit>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2202      	movs	r2, #2
 8001460:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e013      	b.n	8001490 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2201      	movs	r2, #1
 8001472:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	7b1b      	ldrb	r3, [r3, #12]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d102      	bne.n	8001484 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f001 f96e 	bl	8002760 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f005 fa0c 	bl	80068a6 <USB_DevDisconnect>

  return HAL_OK;
 800148e:	2300      	movs	r3, #0
}
 8001490:	4618      	mov	r0, r3
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d101      	bne.n	80014b4 <HAL_PCD_Start+0x1c>
 80014b0:	2302      	movs	r3, #2
 80014b2:	e022      	b.n	80014fa <HAL_PCD_Start+0x62>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d009      	beq.n	80014dc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d105      	bne.n	80014dc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f004 f913 	bl	800570c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f005 f9ba 	bl	8006864 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001502:	b590      	push	{r4, r7, lr}
 8001504:	b08d      	sub	sp, #52	@ 0x34
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f005 fa78 	bl	8006a0e <USB_GetMode>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	f040 84b9 	bne.w	8001e98 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f005 f9dc 	bl	80068e8 <USB_ReadInterrupts>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	f000 84af 	beq.w	8001e96 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	0a1b      	lsrs	r3, r3, #8
 8001542:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f005 f9c9 	bl	80068e8 <USB_ReadInterrupts>
 8001556:	4603      	mov	r3, r0
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b02      	cmp	r3, #2
 800155e:	d107      	bne.n	8001570 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	695a      	ldr	r2, [r3, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f002 0202 	and.w	r2, r2, #2
 800156e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f005 f9b7 	bl	80068e8 <USB_ReadInterrupts>
 800157a:	4603      	mov	r3, r0
 800157c:	f003 0310 	and.w	r3, r3, #16
 8001580:	2b10      	cmp	r3, #16
 8001582:	d161      	bne.n	8001648 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	699a      	ldr	r2, [r3, #24]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f022 0210 	bic.w	r2, r2, #16
 8001592:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	f003 020f 	and.w	r2, r3, #15
 80015a0:	4613      	mov	r3, r2
 80015a2:	00db      	lsls	r3, r3, #3
 80015a4:	4413      	add	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	4413      	add	r3, r2
 80015b0:	3304      	adds	r3, #4
 80015b2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80015ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80015be:	d124      	bne.n	800160a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d035      	beq.n	8001638 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	091b      	lsrs	r3, r3, #4
 80015d4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015da:	b29b      	uxth	r3, r3
 80015dc:	461a      	mov	r2, r3
 80015de:	6a38      	ldr	r0, [r7, #32]
 80015e0:	f004 ffee 	bl	80065c0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	091b      	lsrs	r3, r3, #4
 80015ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015f0:	441a      	add	r2, r3
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	695a      	ldr	r2, [r3, #20]
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001602:	441a      	add	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	615a      	str	r2, [r3, #20]
 8001608:	e016      	b.n	8001638 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001610:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001614:	d110      	bne.n	8001638 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800161c:	2208      	movs	r2, #8
 800161e:	4619      	mov	r1, r3
 8001620:	6a38      	ldr	r0, [r7, #32]
 8001622:	f004 ffcd 	bl	80065c0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	695a      	ldr	r2, [r3, #20]
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	091b      	lsrs	r3, r3, #4
 800162e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001632:	441a      	add	r2, r3
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	699a      	ldr	r2, [r3, #24]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0210 	orr.w	r2, r2, #16
 8001646:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f005 f94b 	bl	80068e8 <USB_ReadInterrupts>
 8001652:	4603      	mov	r3, r0
 8001654:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001658:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800165c:	f040 80a7 	bne.w	80017ae <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4618      	mov	r0, r3
 800166a:	f005 f950 	bl	800690e <USB_ReadDevAllOutEpInterrupt>
 800166e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001670:	e099      	b.n	80017a6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 808e 	beq.w	800179a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	4611      	mov	r1, r2
 8001688:	4618      	mov	r0, r3
 800168a:	f005 f974 	bl	8006976 <USB_ReadDevOutEPInterrupt>
 800168e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00c      	beq.n	80016b4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	015a      	lsls	r2, r3, #5
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	4413      	add	r3, r2
 80016a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016a6:	461a      	mov	r2, r3
 80016a8:	2301      	movs	r3, #1
 80016aa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80016ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 fed0 	bl	8002454 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	f003 0308 	and.w	r3, r3, #8
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00c      	beq.n	80016d8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	015a      	lsls	r2, r3, #5
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	4413      	add	r3, r2
 80016c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016ca:	461a      	mov	r2, r3
 80016cc:	2308      	movs	r3, #8
 80016ce:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80016d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 ffa6 	bl	8002624 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	f003 0310 	and.w	r3, r3, #16
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d008      	beq.n	80016f4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	015a      	lsls	r2, r3, #5
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	4413      	add	r3, r2
 80016ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016ee:	461a      	mov	r2, r3
 80016f0:	2310      	movs	r3, #16
 80016f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d030      	beq.n	8001760 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80016fe:	6a3b      	ldr	r3, [r7, #32]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001706:	2b80      	cmp	r3, #128	@ 0x80
 8001708:	d109      	bne.n	800171e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001718:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800171c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800171e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001720:	4613      	mov	r3, r2
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	4413      	add	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	3304      	adds	r3, #4
 8001732:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	78db      	ldrb	r3, [r3, #3]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d108      	bne.n	800174e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	2200      	movs	r2, #0
 8001740:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4619      	mov	r1, r3
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f007 ff9b 	bl	8009684 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	015a      	lsls	r2, r3, #5
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	4413      	add	r3, r2
 8001756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800175a:	461a      	mov	r2, r3
 800175c:	2302      	movs	r3, #2
 800175e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	f003 0320 	and.w	r3, r3, #32
 8001766:	2b00      	cmp	r3, #0
 8001768:	d008      	beq.n	800177c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800176a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176c:	015a      	lsls	r2, r3, #5
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	4413      	add	r3, r2
 8001772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001776:	461a      	mov	r2, r3
 8001778:	2320      	movs	r3, #32
 800177a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d009      	beq.n	800179a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	015a      	lsls	r2, r3, #5
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	4413      	add	r3, r2
 800178e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001792:	461a      	mov	r2, r3
 8001794:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001798:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800179a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179c:	3301      	adds	r3, #1
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80017a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a2:	085b      	lsrs	r3, r3, #1
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80017a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f47f af62 	bne.w	8001672 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f005 f898 	bl	80068e8 <USB_ReadInterrupts>
 80017b8:	4603      	mov	r3, r0
 80017ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017c2:	f040 80db 	bne.w	800197c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f005 f8b9 	bl	8006942 <USB_ReadDevAllInEpInterrupt>
 80017d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80017d6:	e0cd      	b.n	8001974 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80017d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 80c2 	beq.w	8001968 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	4611      	mov	r1, r2
 80017ee:	4618      	mov	r0, r3
 80017f0:	f005 f8df 	bl	80069b2 <USB_ReadDevInEPInterrupt>
 80017f4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d057      	beq.n	80018b0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	2201      	movs	r2, #1
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001814:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	43db      	mvns	r3, r3
 800181a:	69f9      	ldr	r1, [r7, #28]
 800181c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001820:	4013      	ands	r3, r2
 8001822:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001826:	015a      	lsls	r2, r3, #5
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	4413      	add	r3, r2
 800182c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001830:	461a      	mov	r2, r3
 8001832:	2301      	movs	r3, #1
 8001834:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	799b      	ldrb	r3, [r3, #6]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d132      	bne.n	80018a4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001842:	4613      	mov	r3, r2
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	4413      	add	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	440b      	add	r3, r1
 800184c:	3320      	adds	r3, #32
 800184e:	6819      	ldr	r1, [r3, #0]
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001854:	4613      	mov	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	4413      	add	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4403      	add	r3, r0
 800185e:	331c      	adds	r3, #28
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4419      	add	r1, r3
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001868:	4613      	mov	r3, r2
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	4413      	add	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4403      	add	r3, r0
 8001872:	3320      	adds	r3, #32
 8001874:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	2b00      	cmp	r3, #0
 800187a:	d113      	bne.n	80018a4 <HAL_PCD_IRQHandler+0x3a2>
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001880:	4613      	mov	r3, r2
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	3324      	adds	r3, #36	@ 0x24
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d108      	bne.n	80018a4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6818      	ldr	r0, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800189c:	461a      	mov	r2, r3
 800189e:	2101      	movs	r1, #1
 80018a0:	f005 f8e8 	bl	8006a74 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4619      	mov	r1, r3
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f007 fe65 	bl	800957a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80018ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018bc:	015a      	lsls	r2, r3, #5
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	4413      	add	r3, r2
 80018c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018c6:	461a      	mov	r2, r3
 80018c8:	2308      	movs	r3, #8
 80018ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d008      	beq.n	80018e8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	015a      	lsls	r2, r3, #5
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	4413      	add	r3, r2
 80018de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018e2:	461a      	mov	r2, r3
 80018e4:	2310      	movs	r3, #16
 80018e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d008      	beq.n	8001904 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	015a      	lsls	r2, r3, #5
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	4413      	add	r3, r2
 80018fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80018fe:	461a      	mov	r2, r3
 8001900:	2340      	movs	r3, #64	@ 0x40
 8001902:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d023      	beq.n	8001956 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800190e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001910:	6a38      	ldr	r0, [r7, #32]
 8001912:	f004 f8c7 	bl	8005aa4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001918:	4613      	mov	r3, r2
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	3310      	adds	r3, #16
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	3304      	adds	r3, #4
 8001928:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	78db      	ldrb	r3, [r3, #3]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	2200      	movs	r2, #0
 8001936:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193a:	b2db      	uxtb	r3, r3
 800193c:	4619      	mov	r1, r3
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f007 feb2 	bl	80096a8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001946:	015a      	lsls	r2, r3, #5
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	4413      	add	r3, r2
 800194c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001950:	461a      	mov	r2, r3
 8001952:	2302      	movs	r3, #2
 8001954:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001960:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 fcea 	bl	800233c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	3301      	adds	r3, #1
 800196c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800196e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001970:	085b      	lsrs	r3, r3, #1
 8001972:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001976:	2b00      	cmp	r3, #0
 8001978:	f47f af2e 	bne.w	80017d8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f004 ffb1 	bl	80068e8 <USB_ReadInterrupts>
 8001986:	4603      	mov	r3, r0
 8001988:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800198c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001990:	d122      	bne.n	80019d8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	69fa      	ldr	r2, [r7, #28]
 800199c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d108      	bne.n	80019c2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80019b8:	2100      	movs	r1, #0
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 fef4 	bl	80027a8 <HAL_PCDEx_LPM_Callback>
 80019c0:	e002      	b.n	80019c8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f007 fe50 	bl	8009668 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	695a      	ldr	r2, [r3, #20]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80019d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f004 ff83 	bl	80068e8 <USB_ReadInterrupts>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019ec:	d112      	bne.n	8001a14 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d102      	bne.n	8001a04 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f007 fe0c 	bl	800961c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695a      	ldr	r2, [r3, #20]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001a12:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f004 ff65 	bl	80068e8 <USB_ReadInterrupts>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001a28:	d121      	bne.n	8001a6e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	695a      	ldr	r2, [r3, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001a38:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d111      	bne.n	8001a68 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	f003 020f 	and.w	r2, r3, #15
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001a5e:	2101      	movs	r1, #1
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f000 fea1 	bl	80027a8 <HAL_PCDEx_LPM_Callback>
 8001a66:	e002      	b.n	8001a6e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f007 fdd7 	bl	800961c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f004 ff38 	bl	80068e8 <USB_ReadInterrupts>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a82:	f040 80b7 	bne.w	8001bf4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	69fa      	ldr	r2, [r7, #28]
 8001a90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a94:	f023 0301 	bic.w	r3, r3, #1
 8001a98:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2110      	movs	r1, #16
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f003 ffff 	bl	8005aa4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001aaa:	e046      	b.n	8001b3a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aae:	015a      	lsls	r2, r3, #5
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ab8:	461a      	mov	r2, r3
 8001aba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001abe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac2:	015a      	lsls	r2, r3, #5
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ad0:	0151      	lsls	r1, r2, #5
 8001ad2:	69fa      	ldr	r2, [r7, #28]
 8001ad4:	440a      	add	r2, r1
 8001ad6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001ada:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001ade:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae2:	015a      	lsls	r2, r3, #5
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aec:	461a      	mov	r2, r3
 8001aee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001af2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af6:	015a      	lsls	r2, r3, #5
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	4413      	add	r3, r2
 8001afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b04:	0151      	lsls	r1, r2, #5
 8001b06:	69fa      	ldr	r2, [r7, #28]
 8001b08:	440a      	add	r2, r1
 8001b0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001b0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001b12:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b16:	015a      	lsls	r2, r3, #5
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b24:	0151      	lsls	r1, r2, #5
 8001b26:	69fa      	ldr	r2, [r7, #28]
 8001b28:	440a      	add	r2, r1
 8001b2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001b2e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b32:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b36:	3301      	adds	r3, #1
 8001b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	791b      	ldrb	r3, [r3, #4]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d3b2      	bcc.n	8001aac <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b54:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001b58:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	7bdb      	ldrb	r3, [r3, #15]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d016      	beq.n	8001b90 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b6c:	69fa      	ldr	r2, [r7, #28]
 8001b6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b72:	f043 030b 	orr.w	r3, r3, #11
 8001b76:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b88:	f043 030b 	orr.w	r3, r3, #11
 8001b8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b8e:	e015      	b.n	8001bbc <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b96:	695a      	ldr	r2, [r3, #20]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	69fa      	ldr	r2, [r7, #28]
 8001bb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bb6:	f043 030b 	orr.w	r3, r3, #11
 8001bba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	69fa      	ldr	r2, [r7, #28]
 8001bc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001bce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001bde:	461a      	mov	r2, r3
 8001be0:	f004 ff48 	bl	8006a74 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	695a      	ldr	r2, [r3, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001bf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 fe75 	bl	80068e8 <USB_ReadInterrupts>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c08:	d123      	bne.n	8001c52 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 ff0c 	bl	8006a2c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f003 ffbc 	bl	8005b96 <USB_GetDevSpeed>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	461a      	mov	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681c      	ldr	r4, [r3, #0]
 8001c2a:	f001 fd9d 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 8001c2e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c34:	461a      	mov	r2, r3
 8001c36:	4620      	mov	r0, r4
 8001c38:	f003 fcc6 	bl	80055c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f007 fcc4 	bl	80095ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	695a      	ldr	r2, [r3, #20]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001c50:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f004 fe46 	bl	80068e8 <USB_ReadInterrupts>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d10a      	bne.n	8001c7c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f007 fca1 	bl	80095ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695a      	ldr	r2, [r3, #20]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f002 0208 	and.w	r2, r2, #8
 8001c7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f004 fe31 	bl	80068e8 <USB_ReadInterrupts>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c8c:	2b80      	cmp	r3, #128	@ 0x80
 8001c8e:	d123      	bne.n	8001cd8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ca0:	e014      	b.n	8001ccc <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001ca2:	6879      	ldr	r1, [r7, #4]
 8001ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	4413      	add	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	440b      	add	r3, r1
 8001cb0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d105      	bne.n	8001cc6 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f000 fb0a 	bl	80022da <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	3301      	adds	r3, #1
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	791b      	ldrb	r3, [r3, #4]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d3e4      	bcc.n	8001ca2 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f004 fe03 	bl	80068e8 <USB_ReadInterrupts>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ce8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cec:	d13c      	bne.n	8001d68 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cee:	2301      	movs	r3, #1
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cf2:	e02b      	b.n	8001d4c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf6:	015a      	lsls	r2, r3, #5
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d04:	6879      	ldr	r1, [r7, #4]
 8001d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d08:	4613      	mov	r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	440b      	add	r3, r1
 8001d12:	3318      	adds	r3, #24
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d115      	bne.n	8001d46 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001d1a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	da12      	bge.n	8001d46 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d24:	4613      	mov	r3, r2
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	4413      	add	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	3317      	adds	r3, #23
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	4619      	mov	r1, r3
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 faca 	bl	80022da <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	3301      	adds	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	791b      	ldrb	r3, [r3, #4]
 8001d50:	461a      	mov	r2, r3
 8001d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d3cd      	bcc.n	8001cf4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	695a      	ldr	r2, [r3, #20]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001d66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f004 fdbb 	bl	80068e8 <USB_ReadInterrupts>
 8001d72:	4603      	mov	r3, r0
 8001d74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d7c:	d156      	bne.n	8001e2c <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d7e:	2301      	movs	r3, #1
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d82:	e045      	b.n	8001e10 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d98:	4613      	mov	r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4413      	add	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d12e      	bne.n	8001e0a <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001dac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	da2b      	bge.n	8001e0a <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	0c1a      	lsrs	r2, r3, #16
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001dbc:	4053      	eors	r3, r2
 8001dbe:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d121      	bne.n	8001e0a <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dca:	4613      	mov	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001de4:	6a3b      	ldr	r3, [r7, #32]
 8001de6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d10a      	bne.n	8001e0a <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	69fa      	ldr	r2, [r7, #28]
 8001dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e06:	6053      	str	r3, [r2, #4]
            break;
 8001e08:	e008      	b.n	8001e1c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	791b      	ldrb	r3, [r3, #4]
 8001e14:	461a      	mov	r2, r3
 8001e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d3b3      	bcc.n	8001d84 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	695a      	ldr	r2, [r3, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001e2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f004 fd59 	bl	80068e8 <USB_ReadInterrupts>
 8001e36:	4603      	mov	r3, r0
 8001e38:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e40:	d10a      	bne.n	8001e58 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f007 fc42 	bl	80096cc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001e56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f004 fd43 	bl	80068e8 <USB_ReadInterrupts>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b04      	cmp	r3, #4
 8001e6a:	d115      	bne.n	8001e98 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f007 fc32 	bl	80096e8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6859      	ldr	r1, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	e000      	b.n	8001e98 <HAL_PCD_IRQHandler+0x996>
      return;
 8001e96:	bf00      	nop
    }
  }
}
 8001e98:	3734      	adds	r7, #52	@ 0x34
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd90      	pop	{r4, r7, pc}

08001e9e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d101      	bne.n	8001eb8 <HAL_PCD_SetAddress+0x1a>
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	e012      	b.n	8001ede <HAL_PCD_SetAddress+0x40>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	78fa      	ldrb	r2, [r7, #3]
 8001ec4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	78fa      	ldrb	r2, [r7, #3]
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f004 fca2 	bl	8006818 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b084      	sub	sp, #16
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
 8001eee:	4608      	mov	r0, r1
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	70fb      	strb	r3, [r7, #3]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	803b      	strh	r3, [r7, #0]
 8001efc:	4613      	mov	r3, r2
 8001efe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	da0f      	bge.n	8001f2c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	f003 020f 	and.w	r2, r3, #15
 8001f12:	4613      	mov	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	3310      	adds	r3, #16
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	4413      	add	r3, r2
 8001f20:	3304      	adds	r3, #4
 8001f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2201      	movs	r2, #1
 8001f28:	705a      	strb	r2, [r3, #1]
 8001f2a:	e00f      	b.n	8001f4c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	f003 020f 	and.w	r2, r3, #15
 8001f32:	4613      	mov	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	3304      	adds	r3, #4
 8001f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f4c:	78fb      	ldrb	r3, [r7, #3]
 8001f4e:	f003 030f 	and.w	r3, r3, #15
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f58:	883b      	ldrh	r3, [r7, #0]
 8001f5a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	78ba      	ldrb	r2, [r7, #2]
 8001f66:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	785b      	ldrb	r3, [r3, #1]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	461a      	mov	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f7a:	78bb      	ldrb	r3, [r7, #2]
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d102      	bne.n	8001f86 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d101      	bne.n	8001f94 <HAL_PCD_EP_Open+0xae>
 8001f90:	2302      	movs	r3, #2
 8001f92:	e00e      	b.n	8001fb2 <HAL_PCD_EP_Open+0xcc>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68f9      	ldr	r1, [r7, #12]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 fe1c 	bl	8005be0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001fb0:	7afb      	ldrb	r3, [r7, #11]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b084      	sub	sp, #16
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	da0f      	bge.n	8001fee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fce:	78fb      	ldrb	r3, [r7, #3]
 8001fd0:	f003 020f 	and.w	r2, r3, #15
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	4413      	add	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	3310      	adds	r3, #16
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3304      	adds	r3, #4
 8001fe4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	705a      	strb	r2, [r3, #1]
 8001fec:	e00f      	b.n	800200e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fee:	78fb      	ldrb	r3, [r7, #3]
 8001ff0:	f003 020f 	and.w	r2, r3, #15
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	3304      	adds	r3, #4
 8002006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800200e:	78fb      	ldrb	r3, [r7, #3]
 8002010:	f003 030f 	and.w	r3, r3, #15
 8002014:	b2da      	uxtb	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002020:	2b01      	cmp	r3, #1
 8002022:	d101      	bne.n	8002028 <HAL_PCD_EP_Close+0x6e>
 8002024:	2302      	movs	r3, #2
 8002026:	e00e      	b.n	8002046 <HAL_PCD_EP_Close+0x8c>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68f9      	ldr	r1, [r7, #12]
 8002036:	4618      	mov	r0, r3
 8002038:	f003 fe5a 	bl	8005cf0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	607a      	str	r2, [r7, #4]
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	460b      	mov	r3, r1
 800205c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800205e:	7afb      	ldrb	r3, [r7, #11]
 8002060:	f003 020f 	and.w	r2, r3, #15
 8002064:	4613      	mov	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	4413      	add	r3, r2
 8002074:	3304      	adds	r3, #4
 8002076:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2200      	movs	r2, #0
 8002088:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002090:	7afb      	ldrb	r3, [r7, #11]
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	b2da      	uxtb	r2, r3
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	799b      	ldrb	r3, [r3, #6]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d102      	bne.n	80020aa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6818      	ldr	r0, [r3, #0]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	799b      	ldrb	r3, [r3, #6]
 80020b2:	461a      	mov	r2, r3
 80020b4:	6979      	ldr	r1, [r7, #20]
 80020b6:	f003 fef7 	bl	8005ea8 <USB_EPStartXfer>

  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	f003 020f 	and.w	r2, r3, #15
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	4613      	mov	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	607a      	str	r2, [r7, #4]
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	460b      	mov	r3, r1
 8002102:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002104:	7afb      	ldrb	r3, [r7, #11]
 8002106:	f003 020f 	and.w	r2, r3, #15
 800210a:	4613      	mov	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	3310      	adds	r3, #16
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	4413      	add	r3, r2
 8002118:	3304      	adds	r3, #4
 800211a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2201      	movs	r2, #1
 8002132:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002134:	7afb      	ldrb	r3, [r7, #11]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	b2da      	uxtb	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	799b      	ldrb	r3, [r3, #6]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d102      	bne.n	800214e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6818      	ldr	r0, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	799b      	ldrb	r3, [r3, #6]
 8002156:	461a      	mov	r2, r3
 8002158:	6979      	ldr	r1, [r7, #20]
 800215a:	f003 fea5 	bl	8005ea8 <USB_EPStartXfer>

  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002174:	78fb      	ldrb	r3, [r7, #3]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	7912      	ldrb	r2, [r2, #4]
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e04f      	b.n	8002226 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002186:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800218a:	2b00      	cmp	r3, #0
 800218c:	da0f      	bge.n	80021ae <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800218e:	78fb      	ldrb	r3, [r7, #3]
 8002190:	f003 020f 	and.w	r2, r3, #15
 8002194:	4613      	mov	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	4413      	add	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	3310      	adds	r3, #16
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	3304      	adds	r3, #4
 80021a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2201      	movs	r2, #1
 80021aa:	705a      	strb	r2, [r3, #1]
 80021ac:	e00d      	b.n	80021ca <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80021ae:	78fa      	ldrb	r2, [r7, #3]
 80021b0:	4613      	mov	r3, r2
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	4413      	add	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	4413      	add	r3, r2
 80021c0:	3304      	adds	r3, #4
 80021c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2201      	movs	r2, #1
 80021ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021d0:	78fb      	ldrb	r3, [r7, #3]
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d101      	bne.n	80021ea <HAL_PCD_EP_SetStall+0x82>
 80021e6:	2302      	movs	r3, #2
 80021e8:	e01d      	b.n	8002226 <HAL_PCD_EP_SetStall+0xbe>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68f9      	ldr	r1, [r7, #12]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f004 fa39 	bl	8006670 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021fe:	78fb      	ldrb	r3, [r7, #3]
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	2b00      	cmp	r3, #0
 8002206:	d109      	bne.n	800221c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6818      	ldr	r0, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7999      	ldrb	r1, [r3, #6]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002216:	461a      	mov	r2, r3
 8002218:	f004 fc2c 	bl	8006a74 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
 8002236:	460b      	mov	r3, r1
 8002238:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800223a:	78fb      	ldrb	r3, [r7, #3]
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	7912      	ldrb	r2, [r2, #4]
 8002244:	4293      	cmp	r3, r2
 8002246:	d901      	bls.n	800224c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e042      	b.n	80022d2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800224c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002250:	2b00      	cmp	r3, #0
 8002252:	da0f      	bge.n	8002274 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002254:	78fb      	ldrb	r3, [r7, #3]
 8002256:	f003 020f 	and.w	r2, r3, #15
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	3310      	adds	r3, #16
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4413      	add	r3, r2
 8002268:	3304      	adds	r3, #4
 800226a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2201      	movs	r2, #1
 8002270:	705a      	strb	r2, [r3, #1]
 8002272:	e00f      	b.n	8002294 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	f003 020f 	and.w	r2, r3, #15
 800227a:	4613      	mov	r3, r2
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	4413      	add	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	3304      	adds	r3, #4
 800228c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800229a:	78fb      	ldrb	r3, [r7, #3]
 800229c:	f003 030f 	and.w	r3, r3, #15
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_PCD_EP_ClrStall+0x86>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e00e      	b.n	80022d2 <HAL_PCD_EP_ClrStall+0xa4>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68f9      	ldr	r1, [r7, #12]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f004 fa42 	bl	800674c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b084      	sub	sp, #16
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
 80022e2:	460b      	mov	r3, r1
 80022e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80022e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	da0c      	bge.n	8002308 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	f003 020f 	and.w	r2, r3, #15
 80022f4:	4613      	mov	r3, r2
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	4413      	add	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	3310      	adds	r3, #16
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	3304      	adds	r3, #4
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	e00c      	b.n	8002322 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	f003 020f 	and.w	r2, r3, #15
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4413      	add	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	3304      	adds	r3, #4
 8002320:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68f9      	ldr	r1, [r7, #12]
 8002328:	4618      	mov	r0, r3
 800232a:	f004 f861 	bl	80063f0 <USB_EPStopXfer>
 800232e:	4603      	mov	r3, r0
 8002330:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002332:	7afb      	ldrb	r3, [r7, #11]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	@ 0x28
 8002340:	af02      	add	r7, sp, #8
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	4613      	mov	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	4413      	add	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	3310      	adds	r3, #16
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	4413      	add	r3, r2
 8002360:	3304      	adds	r3, #4
 8002362:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	429a      	cmp	r2, r3
 800236e:	d901      	bls.n	8002374 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e06b      	b.n	800244c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	69fa      	ldr	r2, [r7, #28]
 8002386:	429a      	cmp	r2, r3
 8002388:	d902      	bls.n	8002390 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	3303      	adds	r3, #3
 8002394:	089b      	lsrs	r3, r3, #2
 8002396:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002398:	e02a      	b.n	80023f0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	691a      	ldr	r2, [r3, #16]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d902      	bls.n	80023b6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3303      	adds	r3, #3
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	68d9      	ldr	r1, [r3, #12]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	4603      	mov	r3, r0
 80023d2:	6978      	ldr	r0, [r7, #20]
 80023d4:	f004 f8b6 	bl	8006544 <USB_WritePacket>

    ep->xfer_buff  += len;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	441a      	add	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	695a      	ldr	r2, [r3, #20]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	441a      	add	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	015a      	lsls	r2, r3, #5
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4413      	add	r3, r2
 80023f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	429a      	cmp	r2, r3
 8002404:	d809      	bhi.n	800241a <PCD_WriteEmptyTxFifo+0xde>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800240e:	429a      	cmp	r2, r3
 8002410:	d203      	bcs.n	800241a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1bf      	bne.n	800239a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	691a      	ldr	r2, [r3, #16]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	429a      	cmp	r2, r3
 8002424:	d811      	bhi.n	800244a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	f003 030f 	and.w	r3, r3, #15
 800242c:	2201      	movs	r2, #1
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800243a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	43db      	mvns	r3, r3
 8002440:	6939      	ldr	r1, [r7, #16]
 8002442:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002446:	4013      	ands	r3, r2
 8002448:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	333c      	adds	r3, #60	@ 0x3c
 800246c:	3304      	adds	r3, #4
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	015a      	lsls	r2, r3, #5
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	4413      	add	r3, r2
 800247a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	799b      	ldrb	r3, [r3, #6]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d17b      	bne.n	8002582 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d015      	beq.n	80024c0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	4a61      	ldr	r2, [pc, #388]	@ (800261c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	f240 80b9 	bls.w	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 80b3 	beq.w	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	015a      	lsls	r2, r3, #5
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	4413      	add	r3, r2
 80024b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b6:	461a      	mov	r2, r3
 80024b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024bc:	6093      	str	r3, [r2, #8]
 80024be:	e0a7      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d009      	beq.n	80024de <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	015a      	lsls	r2, r3, #5
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	4413      	add	r3, r2
 80024d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024d6:	461a      	mov	r2, r3
 80024d8:	2320      	movs	r3, #32
 80024da:	6093      	str	r3, [r2, #8]
 80024dc:	e098      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f040 8093 	bne.w	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	4a4b      	ldr	r2, [pc, #300]	@ (800261c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d90f      	bls.n	8002512 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00a      	beq.n	8002512 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	015a      	lsls	r2, r3, #5
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	4413      	add	r3, r2
 8002504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002508:	461a      	mov	r2, r3
 800250a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800250e:	6093      	str	r3, [r2, #8]
 8002510:	e07e      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	4613      	mov	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	4413      	add	r3, r2
 8002524:	3304      	adds	r3, #4
 8002526:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a1a      	ldr	r2, [r3, #32]
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	0159      	lsls	r1, r3, #5
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	440b      	add	r3, r1
 8002534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800253e:	1ad2      	subs	r2, r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d114      	bne.n	8002574 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d109      	bne.n	8002566 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800255c:	461a      	mov	r2, r3
 800255e:	2101      	movs	r1, #1
 8002560:	f004 fa88 	bl	8006a74 <USB_EP0_OutStart>
 8002564:	e006      	b.n	8002574 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	68da      	ldr	r2, [r3, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	441a      	add	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	4619      	mov	r1, r3
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f006 ffe2 	bl	8009544 <HAL_PCD_DataOutStageCallback>
 8002580:	e046      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	4a26      	ldr	r2, [pc, #152]	@ (8002620 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d124      	bne.n	80025d4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00a      	beq.n	80025aa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	4413      	add	r3, r2
 800259c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025a0:	461a      	mov	r2, r3
 80025a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025a6:	6093      	str	r3, [r2, #8]
 80025a8:	e032      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	f003 0320 	and.w	r3, r3, #32
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	015a      	lsls	r2, r3, #5
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	4413      	add	r3, r2
 80025bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025c0:	461a      	mov	r2, r3
 80025c2:	2320      	movs	r3, #32
 80025c4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	4619      	mov	r1, r3
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f006 ffb9 	bl	8009544 <HAL_PCD_DataOutStageCallback>
 80025d2:	e01d      	b.n	8002610 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d114      	bne.n	8002604 <PCD_EP_OutXfrComplete_int+0x1b0>
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	4613      	mov	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	4413      	add	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	440b      	add	r3, r1
 80025e8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d108      	bne.n	8002604 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6818      	ldr	r0, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025fc:	461a      	mov	r2, r3
 80025fe:	2100      	movs	r1, #0
 8002600:	f004 fa38 	bl	8006a74 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f006 ff9a 	bl	8009544 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3720      	adds	r7, #32
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	4f54300a 	.word	0x4f54300a
 8002620:	4f54310a 	.word	0x4f54310a

08002624 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	333c      	adds	r3, #60	@ 0x3c
 800263c:	3304      	adds	r3, #4
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	015a      	lsls	r2, r3, #5
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4413      	add	r3, r2
 800264a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4a15      	ldr	r2, [pc, #84]	@ (80026ac <PCD_EP_OutSetupPacket_int+0x88>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d90e      	bls.n	8002678 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002660:	2b00      	cmp	r3, #0
 8002662:	d009      	beq.n	8002678 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	015a      	lsls	r2, r3, #5
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	4413      	add	r3, r2
 800266c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002670:	461a      	mov	r2, r3
 8002672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002676:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f006 ff51 	bl	8009520 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <PCD_EP_OutSetupPacket_int+0x88>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d90c      	bls.n	80026a0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	799b      	ldrb	r3, [r3, #6]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d108      	bne.n	80026a0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6818      	ldr	r0, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002698:	461a      	mov	r2, r3
 800269a:	2101      	movs	r1, #1
 800269c:	f004 f9ea 	bl	8006a74 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	4f54300a 	.word	0x4f54300a

080026b0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	70fb      	strb	r3, [r7, #3]
 80026bc:	4613      	mov	r3, r2
 80026be:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80026c8:	78fb      	ldrb	r3, [r7, #3]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d107      	bne.n	80026de <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80026ce:	883b      	ldrh	r3, [r7, #0]
 80026d0:	0419      	lsls	r1, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	430a      	orrs	r2, r1
 80026da:	629a      	str	r2, [r3, #40]	@ 0x28
 80026dc:	e028      	b.n	8002730 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e4:	0c1b      	lsrs	r3, r3, #16
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	4413      	add	r3, r2
 80026ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80026ec:	2300      	movs	r3, #0
 80026ee:	73fb      	strb	r3, [r7, #15]
 80026f0:	e00d      	b.n	800270e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	3340      	adds	r3, #64	@ 0x40
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	0c1b      	lsrs	r3, r3, #16
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	4413      	add	r3, r2
 8002706:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	3301      	adds	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	3b01      	subs	r3, #1
 8002714:	429a      	cmp	r2, r3
 8002716:	d3ec      	bcc.n	80026f2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002718:	883b      	ldrh	r3, [r7, #0]
 800271a:	0418      	lsls	r0, r3, #16
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6819      	ldr	r1, [r3, #0]
 8002720:	78fb      	ldrb	r3, [r7, #3]
 8002722:	3b01      	subs	r3, #1
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	4302      	orrs	r2, r0
 8002728:	3340      	adds	r3, #64	@ 0x40
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	460b      	mov	r3, r1
 8002748:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800278e:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <HAL_PCDEx_ActivateLPM+0x44>)
 8002790:	4313      	orrs	r3, r2
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	10000003 	.word	0x10000003

080027a8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80027c8:	4b19      	ldr	r3, [pc, #100]	@ (8002830 <HAL_PWREx_ConfigSupply+0x70>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d00a      	beq.n	80027ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80027d4:	4b16      	ldr	r3, [pc, #88]	@ (8002830 <HAL_PWREx_ConfigSupply+0x70>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d001      	beq.n	80027e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e01f      	b.n	8002826 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	e01d      	b.n	8002826 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80027ea:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <HAL_PWREx_ConfigSupply+0x70>)
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f023 0207 	bic.w	r2, r3, #7
 80027f2:	490f      	ldr	r1, [pc, #60]	@ (8002830 <HAL_PWREx_ConfigSupply+0x70>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80027fa:	f7fe f9fd 	bl	8000bf8 <HAL_GetTick>
 80027fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002800:	e009      	b.n	8002816 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002802:	f7fe f9f9 	bl	8000bf8 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002810:	d901      	bls.n	8002816 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e007      	b.n	8002826 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002816:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <HAL_PWREx_ConfigSupply+0x70>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800281e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002822:	d1ee      	bne.n	8002802 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	58024800 	.word	0x58024800

08002834 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002838:	4b05      	ldr	r3, [pc, #20]	@ (8002850 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	4a04      	ldr	r2, [pc, #16]	@ (8002850 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800283e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002842:	60d3      	str	r3, [r2, #12]
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	58024800 	.word	0x58024800

08002854 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	@ 0x30
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d102      	bne.n	8002868 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	f000 bc48 	b.w	80030f8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 8088 	beq.w	8002986 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002876:	4b99      	ldr	r3, [pc, #612]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800287e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002880:	4b96      	ldr	r3, [pc, #600]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002888:	2b10      	cmp	r3, #16
 800288a:	d007      	beq.n	800289c <HAL_RCC_OscConfig+0x48>
 800288c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800288e:	2b18      	cmp	r3, #24
 8002890:	d111      	bne.n	80028b6 <HAL_RCC_OscConfig+0x62>
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	f003 0303 	and.w	r3, r3, #3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d10c      	bne.n	80028b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800289c:	4b8f      	ldr	r3, [pc, #572]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d06d      	beq.n	8002984 <HAL_RCC_OscConfig+0x130>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d169      	bne.n	8002984 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f000 bc21 	b.w	80030f8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028be:	d106      	bne.n	80028ce <HAL_RCC_OscConfig+0x7a>
 80028c0:	4b86      	ldr	r3, [pc, #536]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a85      	ldr	r2, [pc, #532]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	e02e      	b.n	800292c <HAL_RCC_OscConfig+0xd8>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10c      	bne.n	80028f0 <HAL_RCC_OscConfig+0x9c>
 80028d6:	4b81      	ldr	r3, [pc, #516]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a80      	ldr	r2, [pc, #512]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028e0:	6013      	str	r3, [r2, #0]
 80028e2:	4b7e      	ldr	r3, [pc, #504]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a7d      	ldr	r2, [pc, #500]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	e01d      	b.n	800292c <HAL_RCC_OscConfig+0xd8>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028f8:	d10c      	bne.n	8002914 <HAL_RCC_OscConfig+0xc0>
 80028fa:	4b78      	ldr	r3, [pc, #480]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a77      	ldr	r2, [pc, #476]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002904:	6013      	str	r3, [r2, #0]
 8002906:	4b75      	ldr	r3, [pc, #468]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a74      	ldr	r2, [pc, #464]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 800290c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	e00b      	b.n	800292c <HAL_RCC_OscConfig+0xd8>
 8002914:	4b71      	ldr	r3, [pc, #452]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a70      	ldr	r2, [pc, #448]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 800291a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291e:	6013      	str	r3, [r2, #0]
 8002920:	4b6e      	ldr	r3, [pc, #440]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a6d      	ldr	r2, [pc, #436]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800292a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d013      	beq.n	800295c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002934:	f7fe f960 	bl	8000bf8 <HAL_GetTick>
 8002938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293c:	f7fe f95c 	bl	8000bf8 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	@ 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e3d4      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800294e:	4b63      	ldr	r3, [pc, #396]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCC_OscConfig+0xe8>
 800295a:	e014      	b.n	8002986 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295c:	f7fe f94c 	bl	8000bf8 <HAL_GetTick>
 8002960:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002964:	f7fe f948 	bl	8000bf8 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b64      	cmp	r3, #100	@ 0x64
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e3c0      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002976:	4b59      	ldr	r3, [pc, #356]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x110>
 8002982:	e000      	b.n	8002986 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 80ca 	beq.w	8002b28 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002994:	4b51      	ldr	r3, [pc, #324]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800299c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800299e:	4b4f      	ldr	r3, [pc, #316]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d007      	beq.n	80029ba <HAL_RCC_OscConfig+0x166>
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	2b18      	cmp	r3, #24
 80029ae:	d156      	bne.n	8002a5e <HAL_RCC_OscConfig+0x20a>
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d151      	bne.n	8002a5e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029ba:	4b48      	ldr	r3, [pc, #288]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0304 	and.w	r3, r3, #4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d005      	beq.n	80029d2 <HAL_RCC_OscConfig+0x17e>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e392      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029d2:	4b42      	ldr	r3, [pc, #264]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 0219 	bic.w	r2, r3, #25
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	493f      	ldr	r1, [pc, #252]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7fe f908 	bl	8000bf8 <HAL_GetTick>
 80029e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ec:	f7fe f904 	bl	8000bf8 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e37c      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029fe:	4b37      	ldr	r3, [pc, #220]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0a:	f7fe f925 	bl	8000c58 <HAL_GetREVID>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d817      	bhi.n	8002a48 <HAL_RCC_OscConfig+0x1f4>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	2b40      	cmp	r3, #64	@ 0x40
 8002a1e:	d108      	bne.n	8002a32 <HAL_RCC_OscConfig+0x1de>
 8002a20:	4b2e      	ldr	r3, [pc, #184]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a28:	4a2c      	ldr	r2, [pc, #176]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a2e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a30:	e07a      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a32:	4b2a      	ldr	r3, [pc, #168]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	031b      	lsls	r3, r3, #12
 8002a40:	4926      	ldr	r1, [pc, #152]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a46:	e06f      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a48:	4b24      	ldr	r3, [pc, #144]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	061b      	lsls	r3, r3, #24
 8002a56:	4921      	ldr	r1, [pc, #132]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a5c:	e064      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d047      	beq.n	8002af6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a66:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f023 0219 	bic.w	r2, r3, #25
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	491a      	ldr	r1, [pc, #104]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a78:	f7fe f8be 	bl	8000bf8 <HAL_GetTick>
 8002a7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a80:	f7fe f8ba 	bl	8000bf8 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e332      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a92:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9e:	f7fe f8db 	bl	8000c58 <HAL_GetREVID>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d819      	bhi.n	8002ae0 <HAL_RCC_OscConfig+0x28c>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	2b40      	cmp	r3, #64	@ 0x40
 8002ab2:	d108      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x272>
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002abc:	4a07      	ldr	r2, [pc, #28]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002abe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ac2:	6053      	str	r3, [r2, #4]
 8002ac4:	e030      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
 8002ac6:	4b05      	ldr	r3, [pc, #20]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	031b      	lsls	r3, r3, #12
 8002ad4:	4901      	ldr	r1, [pc, #4]	@ (8002adc <HAL_RCC_OscConfig+0x288>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	604b      	str	r3, [r1, #4]
 8002ada:	e025      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
 8002adc:	58024400 	.word	0x58024400
 8002ae0:	4b9a      	ldr	r3, [pc, #616]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	061b      	lsls	r3, r3, #24
 8002aee:	4997      	ldr	r1, [pc, #604]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	604b      	str	r3, [r1, #4]
 8002af4:	e018      	b.n	8002b28 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002af6:	4b95      	ldr	r3, [pc, #596]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a94      	ldr	r2, [pc, #592]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002afc:	f023 0301 	bic.w	r3, r3, #1
 8002b00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7fe f879 	bl	8000bf8 <HAL_GetTick>
 8002b06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b0a:	f7fe f875 	bl	8000bf8 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e2ed      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b1c:	4b8b      	ldr	r3, [pc, #556]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1f0      	bne.n	8002b0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0310 	and.w	r3, r3, #16
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 80a9 	beq.w	8002c88 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b36:	4b85      	ldr	r3, [pc, #532]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b40:	4b82      	ldr	r3, [pc, #520]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b44:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d007      	beq.n	8002b5c <HAL_RCC_OscConfig+0x308>
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	2b18      	cmp	r3, #24
 8002b50:	d13a      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x374>
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f003 0303 	and.w	r3, r3, #3
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d135      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b5c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_OscConfig+0x320>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	2b80      	cmp	r3, #128	@ 0x80
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e2c1      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b74:	f7fe f870 	bl	8000c58 <HAL_GetREVID>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d817      	bhi.n	8002bb2 <HAL_RCC_OscConfig+0x35e>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	d108      	bne.n	8002b9c <HAL_RCC_OscConfig+0x348>
 8002b8a:	4b70      	ldr	r3, [pc, #448]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b92:	4a6e      	ldr	r2, [pc, #440]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b94:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b98:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b9a:	e075      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	069b      	lsls	r3, r3, #26
 8002baa:	4968      	ldr	r1, [pc, #416]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bb0:	e06a      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bb2:	4b66      	ldr	r3, [pc, #408]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	061b      	lsls	r3, r3, #24
 8002bc0:	4962      	ldr	r1, [pc, #392]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bc6:	e05f      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d042      	beq.n	8002c56 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002bd0:	4b5e      	ldr	r3, [pc, #376]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bdc:	f7fe f80c 	bl	8000bf8 <HAL_GetTick>
 8002be0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002be4:	f7fe f808 	bl	8000bf8 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e280      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bf6:	4b55      	ldr	r3, [pc, #340]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c02:	f7fe f829 	bl	8000c58 <HAL_GetREVID>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d817      	bhi.n	8002c40 <HAL_RCC_OscConfig+0x3ec>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	2b20      	cmp	r3, #32
 8002c16:	d108      	bne.n	8002c2a <HAL_RCC_OscConfig+0x3d6>
 8002c18:	4b4c      	ldr	r3, [pc, #304]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c20:	4a4a      	ldr	r2, [pc, #296]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c26:	6053      	str	r3, [r2, #4]
 8002c28:	e02e      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
 8002c2a:	4b48      	ldr	r3, [pc, #288]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	069b      	lsls	r3, r3, #26
 8002c38:	4944      	ldr	r1, [pc, #272]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]
 8002c3e:	e023      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
 8002c40:	4b42      	ldr	r3, [pc, #264]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	061b      	lsls	r3, r3, #24
 8002c4e:	493f      	ldr	r1, [pc, #252]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	60cb      	str	r3, [r1, #12]
 8002c54:	e018      	b.n	8002c88 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002c56:	4b3d      	ldr	r3, [pc, #244]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a3c      	ldr	r2, [pc, #240]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c62:	f7fd ffc9 	bl	8000bf8 <HAL_GetTick>
 8002c66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c6a:	f7fd ffc5 	bl	8000bf8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e23d      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c7c:	4b33      	ldr	r3, [pc, #204]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f0      	bne.n	8002c6a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0308 	and.w	r3, r3, #8
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d036      	beq.n	8002d02 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d019      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca8:	f7fd ffa6 	bl	8000bf8 <HAL_GetTick>
 8002cac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb0:	f7fd ffa2 	bl	8000bf8 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e21a      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cc2:	4b22      	ldr	r3, [pc, #136]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0f0      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x45c>
 8002cce:	e018      	b.n	8002d02 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002cd6:	f023 0301 	bic.w	r3, r3, #1
 8002cda:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fd ff8c 	bl	8000bf8 <HAL_GetTick>
 8002ce0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce4:	f7fd ff88 	bl	8000bf8 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e200      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cf6:	4b15      	ldr	r3, [pc, #84]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d039      	beq.n	8002d82 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01c      	beq.n	8002d50 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d16:	4b0d      	ldr	r3, [pc, #52]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002d1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d20:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d22:	f7fd ff69 	bl	8000bf8 <HAL_GetTick>
 8002d26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d2a:	f7fd ff65 	bl	8000bf8 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e1dd      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d3c:	4b03      	ldr	r3, [pc, #12]	@ (8002d4c <HAL_RCC_OscConfig+0x4f8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x4d6>
 8002d48:	e01b      	b.n	8002d82 <HAL_RCC_OscConfig+0x52e>
 8002d4a:	bf00      	nop
 8002d4c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d50:	4b9b      	ldr	r3, [pc, #620]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a9a      	ldr	r2, [pc, #616]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002d56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d5a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d5c:	f7fd ff4c 	bl	8000bf8 <HAL_GetTick>
 8002d60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d64:	f7fd ff48 	bl	8000bf8 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e1c0      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d76:	4b92      	ldr	r3, [pc, #584]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f0      	bne.n	8002d64 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f000 8081 	beq.w	8002e92 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d90:	4b8c      	ldr	r3, [pc, #560]	@ (8002fc4 <HAL_RCC_OscConfig+0x770>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a8b      	ldr	r2, [pc, #556]	@ (8002fc4 <HAL_RCC_OscConfig+0x770>)
 8002d96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d9c:	f7fd ff2c 	bl	8000bf8 <HAL_GetTick>
 8002da0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da4:	f7fd ff28 	bl	8000bf8 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b64      	cmp	r3, #100	@ 0x64
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e1a0      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002db6:	4b83      	ldr	r3, [pc, #524]	@ (8002fc4 <HAL_RCC_OscConfig+0x770>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d106      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x584>
 8002dca:	4b7d      	ldr	r3, [pc, #500]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	4a7c      	ldr	r2, [pc, #496]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd6:	e02d      	b.n	8002e34 <HAL_RCC_OscConfig+0x5e0>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10c      	bne.n	8002dfa <HAL_RCC_OscConfig+0x5a6>
 8002de0:	4b77      	ldr	r3, [pc, #476]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de4:	4a76      	ldr	r2, [pc, #472]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dec:	4b74      	ldr	r3, [pc, #464]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df0:	4a73      	ldr	r2, [pc, #460]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002df2:	f023 0304 	bic.w	r3, r3, #4
 8002df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df8:	e01c      	b.n	8002e34 <HAL_RCC_OscConfig+0x5e0>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b05      	cmp	r3, #5
 8002e00:	d10c      	bne.n	8002e1c <HAL_RCC_OscConfig+0x5c8>
 8002e02:	4b6f      	ldr	r3, [pc, #444]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e06:	4a6e      	ldr	r2, [pc, #440]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e08:	f043 0304 	orr.w	r3, r3, #4
 8002e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e0e:	4b6c      	ldr	r3, [pc, #432]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e12:	4a6b      	ldr	r2, [pc, #428]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e1a:	e00b      	b.n	8002e34 <HAL_RCC_OscConfig+0x5e0>
 8002e1c:	4b68      	ldr	r3, [pc, #416]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e20:	4a67      	ldr	r2, [pc, #412]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e22:	f023 0301 	bic.w	r3, r3, #1
 8002e26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e28:	4b65      	ldr	r3, [pc, #404]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2c:	4a64      	ldr	r2, [pc, #400]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e2e:	f023 0304 	bic.w	r3, r3, #4
 8002e32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d015      	beq.n	8002e68 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e3c:	f7fd fedc 	bl	8000bf8 <HAL_GetTick>
 8002e40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e44:	f7fd fed8 	bl	8000bf8 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e14e      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e5a:	4b59      	ldr	r3, [pc, #356]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0ee      	beq.n	8002e44 <HAL_RCC_OscConfig+0x5f0>
 8002e66:	e014      	b.n	8002e92 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e68:	f7fd fec6 	bl	8000bf8 <HAL_GetTick>
 8002e6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e70:	f7fd fec2 	bl	8000bf8 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e138      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e86:	4b4e      	ldr	r3, [pc, #312]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1ee      	bne.n	8002e70 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 812d 	beq.w	80030f6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e9c:	4b48      	ldr	r3, [pc, #288]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea4:	2b18      	cmp	r3, #24
 8002ea6:	f000 80bd 	beq.w	8003024 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	f040 809e 	bne.w	8002ff0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb4:	4b42      	ldr	r3, [pc, #264]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a41      	ldr	r2, [pc, #260]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fd fe9a 	bl	8000bf8 <HAL_GetTick>
 8002ec4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec8:	f7fd fe96 	bl	8000bf8 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e10e      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eda:	4b39      	ldr	r3, [pc, #228]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee6:	4b36      	ldr	r3, [pc, #216]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002ee8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002eea:	4b37      	ldr	r3, [pc, #220]	@ (8002fc8 <HAL_RCC_OscConfig+0x774>)
 8002eec:	4013      	ands	r3, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ef6:	0112      	lsls	r2, r2, #4
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	4931      	ldr	r1, [pc, #196]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	628b      	str	r3, [r1, #40]	@ 0x28
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f04:	3b01      	subs	r3, #1
 8002f06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	025b      	lsls	r3, r3, #9
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	431a      	orrs	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	041b      	lsls	r3, r3, #16
 8002f1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	061b      	lsls	r3, r3, #24
 8002f2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f30:	4923      	ldr	r1, [pc, #140]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f36:	4b22      	ldr	r3, [pc, #136]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	4a21      	ldr	r2, [pc, #132]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f3c:	f023 0301 	bic.w	r3, r3, #1
 8002f40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f42:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f46:	4b21      	ldr	r3, [pc, #132]	@ (8002fcc <HAL_RCC_OscConfig+0x778>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f4e:	00d2      	lsls	r2, r2, #3
 8002f50:	491b      	ldr	r1, [pc, #108]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f56:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5a:	f023 020c 	bic.w	r2, r3, #12
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	4917      	ldr	r1, [pc, #92]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f68:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	f023 0202 	bic.w	r2, r3, #2
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f74:	4912      	ldr	r1, [pc, #72]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f7a:	4b11      	ldr	r3, [pc, #68]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7e:	4a10      	ldr	r2, [pc, #64]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f86:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f92:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f96:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f9e:	4b08      	ldr	r3, [pc, #32]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa2:	4a07      	ldr	r2, [pc, #28]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002faa:	4b05      	ldr	r3, [pc, #20]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <HAL_RCC_OscConfig+0x76c>)
 8002fb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb6:	f7fd fe1f 	bl	8000bf8 <HAL_GetTick>
 8002fba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fbc:	e011      	b.n	8002fe2 <HAL_RCC_OscConfig+0x78e>
 8002fbe:	bf00      	nop
 8002fc0:	58024400 	.word	0x58024400
 8002fc4:	58024800 	.word	0x58024800
 8002fc8:	fffffc0c 	.word	0xfffffc0c
 8002fcc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd0:	f7fd fe12 	bl	8000bf8 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e08a      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fe2:	4b47      	ldr	r3, [pc, #284]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x77c>
 8002fee:	e082      	b.n	80030f6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff0:	4b43      	ldr	r3, [pc, #268]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a42      	ldr	r2, [pc, #264]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 8002ff6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffc:	f7fd fdfc 	bl	8000bf8 <HAL_GetTick>
 8003000:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003004:	f7fd fdf8 	bl	8000bf8 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e070      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003016:	4b3a      	ldr	r3, [pc, #232]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCC_OscConfig+0x7b0>
 8003022:	e068      	b.n	80030f6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003024:	4b36      	ldr	r3, [pc, #216]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 8003026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003028:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800302a:	4b35      	ldr	r3, [pc, #212]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003034:	2b01      	cmp	r3, #1
 8003036:	d031      	beq.n	800309c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	f003 0203 	and.w	r2, r3, #3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003042:	429a      	cmp	r2, r3
 8003044:	d12a      	bne.n	800309c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	091b      	lsrs	r3, r3, #4
 800304a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003052:	429a      	cmp	r2, r3
 8003054:	d122      	bne.n	800309c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003062:	429a      	cmp	r2, r3
 8003064:	d11a      	bne.n	800309c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	0a5b      	lsrs	r3, r3, #9
 800306a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003072:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003074:	429a      	cmp	r2, r3
 8003076:	d111      	bne.n	800309c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	0c1b      	lsrs	r3, r3, #16
 800307c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003084:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003086:	429a      	cmp	r2, r3
 8003088:	d108      	bne.n	800309c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	0e1b      	lsrs	r3, r3, #24
 800308e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003096:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003098:	429a      	cmp	r2, r3
 800309a:	d001      	beq.n	80030a0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e02b      	b.n	80030f8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80030a0:	4b17      	ldr	r3, [pc, #92]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030a4:	08db      	lsrs	r3, r3, #3
 80030a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d01f      	beq.n	80030f6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80030b6:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	4a11      	ldr	r2, [pc, #68]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030bc:	f023 0301 	bic.w	r3, r3, #1
 80030c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030c2:	f7fd fd99 	bl	8000bf8 <HAL_GetTick>
 80030c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80030c8:	bf00      	nop
 80030ca:	f7fd fd95 	bl	8000bf8 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d0f9      	beq.n	80030ca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <HAL_RCC_OscConfig+0x8b0>)
 80030dc:	4013      	ands	r3, r2
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030e2:	00d2      	lsls	r2, r2, #3
 80030e4:	4906      	ldr	r1, [pc, #24]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ee:	4a04      	ldr	r2, [pc, #16]	@ (8003100 <HAL_RCC_OscConfig+0x8ac>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3730      	adds	r7, #48	@ 0x30
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	58024400 	.word	0x58024400
 8003104:	ffff0007 	.word	0xffff0007

08003108 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e19c      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800311c:	4b8a      	ldr	r3, [pc, #552]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 030f 	and.w	r3, r3, #15
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	429a      	cmp	r2, r3
 8003128:	d910      	bls.n	800314c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312a:	4b87      	ldr	r3, [pc, #540]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 020f 	bic.w	r2, r3, #15
 8003132:	4985      	ldr	r1, [pc, #532]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	4313      	orrs	r3, r2
 8003138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800313a:	4b83      	ldr	r3, [pc, #524]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d001      	beq.n	800314c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e184      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	2b00      	cmp	r3, #0
 8003156:	d010      	beq.n	800317a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	4b7b      	ldr	r3, [pc, #492]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003164:	429a      	cmp	r2, r3
 8003166:	d908      	bls.n	800317a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003168:	4b78      	ldr	r3, [pc, #480]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	4975      	ldr	r1, [pc, #468]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003176:	4313      	orrs	r3, r2
 8003178:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d010      	beq.n	80031a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	695a      	ldr	r2, [r3, #20]
 800318a:	4b70      	ldr	r3, [pc, #448]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003192:	429a      	cmp	r2, r3
 8003194:	d908      	bls.n	80031a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003196:	4b6d      	ldr	r3, [pc, #436]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	496a      	ldr	r1, [pc, #424]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0310 	and.w	r3, r3, #16
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d010      	beq.n	80031d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699a      	ldr	r2, [r3, #24]
 80031b8:	4b64      	ldr	r3, [pc, #400]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d908      	bls.n	80031d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80031c4:	4b61      	ldr	r3, [pc, #388]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	495e      	ldr	r1, [pc, #376]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d010      	beq.n	8003204 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	4b59      	ldr	r3, [pc, #356]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d908      	bls.n	8003204 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80031f2:	4b56      	ldr	r3, [pc, #344]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	4953      	ldr	r1, [pc, #332]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003200:	4313      	orrs	r3, r2
 8003202:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d010      	beq.n	8003232 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	4b4d      	ldr	r3, [pc, #308]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	429a      	cmp	r2, r3
 800321e:	d908      	bls.n	8003232 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003220:	4b4a      	ldr	r3, [pc, #296]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f023 020f 	bic.w	r2, r3, #15
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	4947      	ldr	r1, [pc, #284]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800322e:	4313      	orrs	r3, r2
 8003230:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d055      	beq.n	80032ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800323e:	4b43      	ldr	r3, [pc, #268]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	4940      	ldr	r1, [pc, #256]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800324c:	4313      	orrs	r3, r2
 800324e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d107      	bne.n	8003268 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003258:	4b3c      	ldr	r3, [pc, #240]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d121      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0f6      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b03      	cmp	r3, #3
 800326e:	d107      	bne.n	8003280 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003270:	4b36      	ldr	r3, [pc, #216]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d115      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0ea      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d107      	bne.n	8003298 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003288:	4b30      	ldr	r3, [pc, #192]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003290:	2b00      	cmp	r3, #0
 8003292:	d109      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e0de      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003298:	4b2c      	ldr	r3, [pc, #176]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d101      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0d6      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032a8:	4b28      	ldr	r3, [pc, #160]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	f023 0207 	bic.w	r2, r3, #7
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	4925      	ldr	r1, [pc, #148]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ba:	f7fd fc9d 	bl	8000bf8 <HAL_GetTick>
 80032be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c2:	f7fd fc99 	bl	8000bf8 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0be      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032d8:	4b1c      	ldr	r3, [pc, #112]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d1eb      	bne.n	80032c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d010      	beq.n	8003318 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	4b14      	ldr	r3, [pc, #80]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	429a      	cmp	r2, r3
 8003304:	d208      	bcs.n	8003318 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003306:	4b11      	ldr	r3, [pc, #68]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	f023 020f 	bic.w	r2, r3, #15
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	490e      	ldr	r1, [pc, #56]	@ (800334c <HAL_RCC_ClockConfig+0x244>)
 8003314:	4313      	orrs	r3, r2
 8003316:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003318:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 030f 	and.w	r3, r3, #15
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d214      	bcs.n	8003350 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003326:	4b08      	ldr	r3, [pc, #32]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 020f 	bic.w	r2, r3, #15
 800332e:	4906      	ldr	r1, [pc, #24]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003336:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <HAL_RCC_ClockConfig+0x240>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e086      	b.n	8003456 <HAL_RCC_ClockConfig+0x34e>
 8003348:	52002000 	.word	0x52002000
 800334c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d010      	beq.n	800337e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	4b3f      	ldr	r3, [pc, #252]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003368:	429a      	cmp	r2, r3
 800336a:	d208      	bcs.n	800337e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800336c:	4b3c      	ldr	r3, [pc, #240]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	4939      	ldr	r1, [pc, #228]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 800337a:	4313      	orrs	r3, r2
 800337c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	2b00      	cmp	r3, #0
 8003388:	d010      	beq.n	80033ac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	4b34      	ldr	r3, [pc, #208]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003396:	429a      	cmp	r2, r3
 8003398:	d208      	bcs.n	80033ac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800339a:	4b31      	ldr	r3, [pc, #196]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	492e      	ldr	r1, [pc, #184]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0310 	and.w	r3, r3, #16
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d010      	beq.n	80033da <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	699a      	ldr	r2, [r3, #24]
 80033bc:	4b28      	ldr	r3, [pc, #160]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d208      	bcs.n	80033da <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80033c8:	4b25      	ldr	r3, [pc, #148]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	4922      	ldr	r1, [pc, #136]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d010      	beq.n	8003408 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69da      	ldr	r2, [r3, #28]
 80033ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d208      	bcs.n	8003408 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80033f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	4917      	ldr	r1, [pc, #92]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 8003404:	4313      	orrs	r3, r2
 8003406:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003408:	f000 f834 	bl	8003474 <HAL_RCC_GetSysClockFreq>
 800340c:	4602      	mov	r2, r0
 800340e:	4b14      	ldr	r3, [pc, #80]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	0a1b      	lsrs	r3, r3, #8
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	4912      	ldr	r1, [pc, #72]	@ (8003464 <HAL_RCC_ClockConfig+0x35c>)
 800341a:	5ccb      	ldrb	r3, [r1, r3]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
 8003424:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003426:	4b0e      	ldr	r3, [pc, #56]	@ (8003460 <HAL_RCC_ClockConfig+0x358>)
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	4a0d      	ldr	r2, [pc, #52]	@ (8003464 <HAL_RCC_ClockConfig+0x35c>)
 8003430:	5cd3      	ldrb	r3, [r2, r3]
 8003432:	f003 031f 	and.w	r3, r3, #31
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	fa22 f303 	lsr.w	r3, r2, r3
 800343c:	4a0a      	ldr	r2, [pc, #40]	@ (8003468 <HAL_RCC_ClockConfig+0x360>)
 800343e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003440:	4a0a      	ldr	r2, [pc, #40]	@ (800346c <HAL_RCC_ClockConfig+0x364>)
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003446:	4b0a      	ldr	r3, [pc, #40]	@ (8003470 <HAL_RCC_ClockConfig+0x368>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f7fd f9b0 	bl	80007b0 <HAL_InitTick>
 8003450:	4603      	mov	r3, r0
 8003452:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	58024400 	.word	0x58024400
 8003464:	0800a68c 	.word	0x0800a68c
 8003468:	24000004 	.word	0x24000004
 800346c:	24000000 	.word	0x24000000
 8003470:	24000008 	.word	0x24000008

08003474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	@ 0x24
 8003478:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800347a:	4bb3      	ldr	r3, [pc, #716]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003482:	2b18      	cmp	r3, #24
 8003484:	f200 8155 	bhi.w	8003732 <HAL_RCC_GetSysClockFreq+0x2be>
 8003488:	a201      	add	r2, pc, #4	@ (adr r2, 8003490 <HAL_RCC_GetSysClockFreq+0x1c>)
 800348a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348e:	bf00      	nop
 8003490:	080034f5 	.word	0x080034f5
 8003494:	08003733 	.word	0x08003733
 8003498:	08003733 	.word	0x08003733
 800349c:	08003733 	.word	0x08003733
 80034a0:	08003733 	.word	0x08003733
 80034a4:	08003733 	.word	0x08003733
 80034a8:	08003733 	.word	0x08003733
 80034ac:	08003733 	.word	0x08003733
 80034b0:	0800351b 	.word	0x0800351b
 80034b4:	08003733 	.word	0x08003733
 80034b8:	08003733 	.word	0x08003733
 80034bc:	08003733 	.word	0x08003733
 80034c0:	08003733 	.word	0x08003733
 80034c4:	08003733 	.word	0x08003733
 80034c8:	08003733 	.word	0x08003733
 80034cc:	08003733 	.word	0x08003733
 80034d0:	08003521 	.word	0x08003521
 80034d4:	08003733 	.word	0x08003733
 80034d8:	08003733 	.word	0x08003733
 80034dc:	08003733 	.word	0x08003733
 80034e0:	08003733 	.word	0x08003733
 80034e4:	08003733 	.word	0x08003733
 80034e8:	08003733 	.word	0x08003733
 80034ec:	08003733 	.word	0x08003733
 80034f0:	08003527 	.word	0x08003527
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034f4:	4b94      	ldr	r3, [pc, #592]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0320 	and.w	r3, r3, #32
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d009      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003500:	4b91      	ldr	r3, [pc, #580]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	08db      	lsrs	r3, r3, #3
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	4a90      	ldr	r2, [pc, #576]	@ (800374c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800350c:	fa22 f303 	lsr.w	r3, r2, r3
 8003510:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003512:	e111      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003514:	4b8d      	ldr	r3, [pc, #564]	@ (800374c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003516:	61bb      	str	r3, [r7, #24]
      break;
 8003518:	e10e      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800351a:	4b8d      	ldr	r3, [pc, #564]	@ (8003750 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800351c:	61bb      	str	r3, [r7, #24]
      break;
 800351e:	e10b      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003520:	4b8c      	ldr	r3, [pc, #560]	@ (8003754 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003522:	61bb      	str	r3, [r7, #24]
      break;
 8003524:	e108      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003526:	4b88      	ldr	r3, [pc, #544]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003530:	4b85      	ldr	r3, [pc, #532]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800353a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800353c:	4b82      	ldr	r3, [pc, #520]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800353e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003546:	4b80      	ldr	r3, [pc, #512]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800354a:	08db      	lsrs	r3, r3, #3
 800354c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	ee07 3a90 	vmov	s15, r3
 800355a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800355e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80e1 	beq.w	800372c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	2b02      	cmp	r3, #2
 800356e:	f000 8083 	beq.w	8003678 <HAL_RCC_GetSysClockFreq+0x204>
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b02      	cmp	r3, #2
 8003576:	f200 80a1 	bhi.w	80036bc <HAL_RCC_GetSysClockFreq+0x248>
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x114>
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d056      	beq.n	8003634 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003586:	e099      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003588:	4b6f      	ldr	r3, [pc, #444]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	2b00      	cmp	r3, #0
 8003592:	d02d      	beq.n	80035f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003594:	4b6c      	ldr	r3, [pc, #432]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	08db      	lsrs	r3, r3, #3
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	4a6b      	ldr	r2, [pc, #428]	@ (800374c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
 80035a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	ee07 3a90 	vmov	s15, r3
 80035ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035be:	4b62      	ldr	r3, [pc, #392]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80035d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80035ee:	e087      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	ee07 3a90 	vmov	s15, r3
 80035f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800375c <HAL_RCC_GetSysClockFreq+0x2e8>
 80035fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003602:	4b51      	ldr	r3, [pc, #324]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360a:	ee07 3a90 	vmov	s15, r3
 800360e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003612:	ed97 6a02 	vldr	s12, [r7, #8]
 8003616:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e4>
 800361a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003632:	e065      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003760 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003646:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364e:	ee07 3a90 	vmov	s15, r3
 8003652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003656:	ed97 6a02 	vldr	s12, [r7, #8]
 800365a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e4>
 800365e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800366a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800366e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003672:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003676:	e043      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	ee07 3a90 	vmov	s15, r3
 800367e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003682:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003764 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800368a:	4b2f      	ldr	r3, [pc, #188]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003692:	ee07 3a90 	vmov	s15, r3
 8003696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800369a:	ed97 6a02 	vldr	s12, [r7, #8]
 800369e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036ba:	e021      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	ee07 3a90 	vmov	s15, r3
 80036c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003760 <HAL_RCC_GetSysClockFreq+0x2ec>
 80036ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d6:	ee07 3a90 	vmov	s15, r3
 80036da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036de:	ed97 6a02 	vldr	s12, [r7, #8]
 80036e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003700:	4b11      	ldr	r3, [pc, #68]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	0a5b      	lsrs	r3, r3, #9
 8003706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800370a:	3301      	adds	r3, #1
 800370c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	ee07 3a90 	vmov	s15, r3
 8003714:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003718:	edd7 6a07 	vldr	s13, [r7, #28]
 800371c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003724:	ee17 3a90 	vmov	r3, s15
 8003728:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800372a:	e005      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800372c:	2300      	movs	r3, #0
 800372e:	61bb      	str	r3, [r7, #24]
      break;
 8003730:	e002      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003732:	4b07      	ldr	r3, [pc, #28]	@ (8003750 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003734:	61bb      	str	r3, [r7, #24]
      break;
 8003736:	bf00      	nop
  }

  return sysclockfreq;
 8003738:	69bb      	ldr	r3, [r7, #24]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3724      	adds	r7, #36	@ 0x24
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	58024400 	.word	0x58024400
 800374c:	03d09000 	.word	0x03d09000
 8003750:	003d0900 	.word	0x003d0900
 8003754:	017d7840 	.word	0x017d7840
 8003758:	46000000 	.word	0x46000000
 800375c:	4c742400 	.word	0x4c742400
 8003760:	4a742400 	.word	0x4a742400
 8003764:	4bbebc20 	.word	0x4bbebc20

08003768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800376e:	f7ff fe81 	bl	8003474 <HAL_RCC_GetSysClockFreq>
 8003772:	4602      	mov	r2, r0
 8003774:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	0a1b      	lsrs	r3, r3, #8
 800377a:	f003 030f 	and.w	r3, r3, #15
 800377e:	490f      	ldr	r1, [pc, #60]	@ (80037bc <HAL_RCC_GetHCLKFreq+0x54>)
 8003780:	5ccb      	ldrb	r3, [r1, r3]
 8003782:	f003 031f 	and.w	r3, r3, #31
 8003786:	fa22 f303 	lsr.w	r3, r2, r3
 800378a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800378c:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	f003 030f 	and.w	r3, r3, #15
 8003794:	4a09      	ldr	r2, [pc, #36]	@ (80037bc <HAL_RCC_GetHCLKFreq+0x54>)
 8003796:	5cd3      	ldrb	r3, [r2, r3]
 8003798:	f003 031f 	and.w	r3, r3, #31
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	fa22 f303 	lsr.w	r3, r2, r3
 80037a2:	4a07      	ldr	r2, [pc, #28]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80037a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037a6:	4a07      	ldr	r2, [pc, #28]	@ (80037c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80037ac:	4b04      	ldr	r3, [pc, #16]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80037ae:	681b      	ldr	r3, [r3, #0]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	58024400 	.word	0x58024400
 80037bc:	0800a68c 	.word	0x0800a68c
 80037c0:	24000004 	.word	0x24000004
 80037c4:	24000000 	.word	0x24000000

080037c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80037cc:	f7ff ffcc 	bl	8003768 <HAL_RCC_GetHCLKFreq>
 80037d0:	4602      	mov	r2, r0
 80037d2:	4b06      	ldr	r3, [pc, #24]	@ (80037ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	4904      	ldr	r1, [pc, #16]	@ (80037f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037de:	5ccb      	ldrb	r3, [r1, r3]
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	58024400 	.word	0x58024400
 80037f0:	0800a68c 	.word	0x0800a68c

080037f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	223f      	movs	r2, #63	@ 0x3f
 8003802:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003804:	4b1a      	ldr	r3, [pc, #104]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f003 0207 	and.w	r2, r3, #7
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003810:	4b17      	ldr	r3, [pc, #92]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800381c:	4b14      	ldr	r3, [pc, #80]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f003 020f 	and.w	r2, r3, #15
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003828:	4b11      	ldr	r3, [pc, #68]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003834:	4b0e      	ldr	r3, [pc, #56]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003840:	4b0b      	ldr	r3, [pc, #44]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800384c:	4b08      	ldr	r3, [pc, #32]	@ (8003870 <HAL_RCC_GetClockConfig+0x7c>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <HAL_RCC_GetClockConfig+0x80>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 020f 	and.w	r2, r3, #15
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	601a      	str	r2, [r3, #0]
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	58024400 	.word	0x58024400
 8003874:	52002000 	.word	0x52002000

08003878 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800387c:	b0ca      	sub	sp, #296	@ 0x128
 800387e:	af00      	add	r7, sp, #0
 8003880:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003884:	2300      	movs	r3, #0
 8003886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800388a:	2300      	movs	r3, #0
 800388c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003898:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800389c:	2500      	movs	r5, #0
 800389e:	ea54 0305 	orrs.w	r3, r4, r5
 80038a2:	d049      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80038a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80038ae:	d02f      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80038b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80038b4:	d828      	bhi.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80038b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038ba:	d01a      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80038bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038c0:	d822      	bhi.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80038c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038ca:	d007      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80038cc:	e01c      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ce:	4bb8      	ldr	r3, [pc, #736]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d2:	4ab7      	ldr	r2, [pc, #732]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038da:	e01a      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80038dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e0:	3308      	adds	r3, #8
 80038e2:	2102      	movs	r1, #2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f001 f9d1 	bl	8004c8c <RCCEx_PLL2_Config>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80038f0:	e00f      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f6:	3328      	adds	r3, #40	@ 0x28
 80038f8:	2102      	movs	r1, #2
 80038fa:	4618      	mov	r0, r3
 80038fc:	f001 fa78 	bl	8004df0 <RCCEx_PLL3_Config>
 8003900:	4603      	mov	r3, r0
 8003902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003906:	e004      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800390e:	e000      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800391a:	4ba5      	ldr	r3, [pc, #660]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800391c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003926:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003928:	4aa1      	ldr	r2, [pc, #644]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800392a:	430b      	orrs	r3, r1
 800392c:	6513      	str	r3, [r2, #80]	@ 0x50
 800392e:	e003      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003934:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003940:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003944:	f04f 0900 	mov.w	r9, #0
 8003948:	ea58 0309 	orrs.w	r3, r8, r9
 800394c:	d047      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800394e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003954:	2b04      	cmp	r3, #4
 8003956:	d82a      	bhi.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003958:	a201      	add	r2, pc, #4	@ (adr r2, 8003960 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800395a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395e:	bf00      	nop
 8003960:	08003975 	.word	0x08003975
 8003964:	08003983 	.word	0x08003983
 8003968:	08003999 	.word	0x08003999
 800396c:	080039b7 	.word	0x080039b7
 8003970:	080039b7 	.word	0x080039b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003974:	4b8e      	ldr	r3, [pc, #568]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003978:	4a8d      	ldr	r2, [pc, #564]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800397a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800397e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003980:	e01a      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003986:	3308      	adds	r3, #8
 8003988:	2100      	movs	r1, #0
 800398a:	4618      	mov	r0, r3
 800398c:	f001 f97e 	bl	8004c8c <RCCEx_PLL2_Config>
 8003990:	4603      	mov	r3, r0
 8003992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003996:	e00f      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	3328      	adds	r3, #40	@ 0x28
 800399e:	2100      	movs	r1, #0
 80039a0:	4618      	mov	r0, r3
 80039a2:	f001 fa25 	bl	8004df0 <RCCEx_PLL3_Config>
 80039a6:	4603      	mov	r3, r0
 80039a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039ac:	e004      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039b4:	e000      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80039b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10a      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039c0:	4b7b      	ldr	r3, [pc, #492]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c4:	f023 0107 	bic.w	r1, r3, #7
 80039c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ce:	4a78      	ldr	r2, [pc, #480]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039d0:	430b      	orrs	r3, r1
 80039d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80039d4:	e003      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80039de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80039ea:	f04f 0b00 	mov.w	fp, #0
 80039ee:	ea5a 030b 	orrs.w	r3, sl, fp
 80039f2:	d04c      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80039f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fe:	d030      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a04:	d829      	bhi.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a06:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a08:	d02d      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003a0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a0c:	d825      	bhi.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a0e:	2b80      	cmp	r3, #128	@ 0x80
 8003a10:	d018      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003a12:	2b80      	cmp	r3, #128	@ 0x80
 8003a14:	d821      	bhi.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003a1a:	2b40      	cmp	r3, #64	@ 0x40
 8003a1c:	d007      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003a1e:	e01c      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a20:	4b63      	ldr	r3, [pc, #396]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	4a62      	ldr	r2, [pc, #392]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a2c:	e01c      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a32:	3308      	adds	r3, #8
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 f928 	bl	8004c8c <RCCEx_PLL2_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a42:	e011      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a48:	3328      	adds	r3, #40	@ 0x28
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f001 f9cf 	bl	8004df0 <RCCEx_PLL3_Config>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003a58:	e006      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a60:	e002      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a62:	bf00      	nop
 8003a64:	e000      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003a66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10a      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003a70:	4b4f      	ldr	r3, [pc, #316]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a74:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a80:	430b      	orrs	r3, r1
 8003a82:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a84:	e003      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a96:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003a9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003aa4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	d053      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003ab6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003aba:	d035      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003abc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ac0:	d82e      	bhi.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ac2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003ac6:	d031      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003ac8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003acc:	d828      	bhi.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ad2:	d01a      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003ad4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ad8:	d822      	bhi.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003ade:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ae2:	d007      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003ae4:	e01c      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ae6:	4b32      	ldr	r3, [pc, #200]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aea:	4a31      	ldr	r2, [pc, #196]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003af0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003af2:	e01c      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af8:	3308      	adds	r3, #8
 8003afa:	2100      	movs	r1, #0
 8003afc:	4618      	mov	r0, r3
 8003afe:	f001 f8c5 	bl	8004c8c <RCCEx_PLL2_Config>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003b08:	e011      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0e:	3328      	adds	r3, #40	@ 0x28
 8003b10:	2100      	movs	r1, #0
 8003b12:	4618      	mov	r0, r3
 8003b14:	f001 f96c 	bl	8004df0 <RCCEx_PLL3_Config>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b1e:	e006      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b26:	e002      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003b28:	bf00      	nop
 8003b2a:	e000      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003b2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10b      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003b36:	4b1e      	ldr	r3, [pc, #120]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b46:	4a1a      	ldr	r2, [pc, #104]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b4c:	e003      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003b62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003b66:	2300      	movs	r3, #0
 8003b68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003b6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003b70:	460b      	mov	r3, r1
 8003b72:	4313      	orrs	r3, r2
 8003b74:	d056      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b82:	d038      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003b84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b88:	d831      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b8e:	d034      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003b90:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003b94:	d82b      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003b96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b9a:	d01d      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003b9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ba0:	d825      	bhi.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d006      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003ba6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003baa:	d00a      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003bac:	e01f      	b.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003bae:	bf00      	nop
 8003bb0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bb4:	4ba2      	ldr	r3, [pc, #648]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	4aa1      	ldr	r2, [pc, #644]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bc0:	e01c      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	3308      	adds	r3, #8
 8003bc8:	2100      	movs	r1, #0
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f001 f85e 	bl	8004c8c <RCCEx_PLL2_Config>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003bd6:	e011      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	3328      	adds	r3, #40	@ 0x28
 8003bde:	2100      	movs	r1, #0
 8003be0:	4618      	mov	r0, r3
 8003be2:	f001 f905 	bl	8004df0 <RCCEx_PLL3_Config>
 8003be6:	4603      	mov	r3, r0
 8003be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bec:	e006      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf4:	e002      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003bf6:	bf00      	nop
 8003bf8:	e000      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003bfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003c04:	4b8e      	ldr	r3, [pc, #568]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c08:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003c14:	4a8a      	ldr	r2, [pc, #552]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c16:	430b      	orrs	r3, r1
 8003c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1a:	e003      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003c34:	2300      	movs	r3, #0
 8003c36:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003c3a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4313      	orrs	r3, r2
 8003c42:	d03a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4a:	2b30      	cmp	r3, #48	@ 0x30
 8003c4c:	d01f      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003c4e:	2b30      	cmp	r3, #48	@ 0x30
 8003c50:	d819      	bhi.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d00c      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003c56:	2b20      	cmp	r3, #32
 8003c58:	d815      	bhi.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d019      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003c5e:	2b10      	cmp	r3, #16
 8003c60:	d111      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c62:	4b77      	ldr	r3, [pc, #476]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c66:	4a76      	ldr	r2, [pc, #472]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c6e:	e011      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c74:	3308      	adds	r3, #8
 8003c76:	2102      	movs	r1, #2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f001 f807 	bl	8004c8c <RCCEx_PLL2_Config>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003c84:	e006      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c8c:	e002      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c8e:	bf00      	nop
 8003c90:	e000      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003c92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10a      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003c9c:	4b68      	ldr	r3, [pc, #416]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003caa:	4a65      	ldr	r2, [pc, #404]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cac:	430b      	orrs	r3, r1
 8003cae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cb0:	e003      	b.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003cc6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003cd0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	d051      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ce4:	d035      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003ce6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cea:	d82e      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003cec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cf0:	d031      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003cf2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cf6:	d828      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cfc:	d01a      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d02:	d822      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003d08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d0c:	d007      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003d0e:	e01c      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d10:	4b4b      	ldr	r3, [pc, #300]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	4a4a      	ldr	r2, [pc, #296]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d1c:	e01c      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d22:	3308      	adds	r3, #8
 8003d24:	2100      	movs	r1, #0
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 ffb0 	bl	8004c8c <RCCEx_PLL2_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d32:	e011      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d38:	3328      	adds	r3, #40	@ 0x28
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f001 f857 	bl	8004df0 <RCCEx_PLL3_Config>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003d48:	e006      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d50:	e002      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003d52:	bf00      	nop
 8003d54:	e000      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003d56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10a      	bne.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003d60:	4b37      	ldr	r3, [pc, #220]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d64:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6e:	4a34      	ldr	r2, [pc, #208]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d74:	e003      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003d8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003d94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003d98:	460b      	mov	r3, r1
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	d056      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003da4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003da8:	d033      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003daa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dae:	d82c      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003db0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003db4:	d02f      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003db6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dba:	d826      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003dbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003dc0:	d02b      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003dc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003dc6:	d820      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003dc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dcc:	d012      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003dce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dd2:	d81a      	bhi.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d022      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ddc:	d115      	bne.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	3308      	adds	r3, #8
 8003de4:	2101      	movs	r1, #1
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 ff50 	bl	8004c8c <RCCEx_PLL2_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003df2:	e015      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df8:	3328      	adds	r3, #40	@ 0x28
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 fff7 	bl	8004df0 <RCCEx_PLL3_Config>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003e08:	e00a      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e10:	e006      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e12:	bf00      	nop
 8003e14:	e004      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e16:	bf00      	nop
 8003e18:	e002      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e1a:	bf00      	nop
 8003e1c:	e000      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003e1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10d      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003e28:	4b05      	ldr	r3, [pc, #20]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e2c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e36:	4a02      	ldr	r2, [pc, #8]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e3c:	e006      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003e3e:	bf00      	nop
 8003e40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e54:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	d055      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e78:	d033      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003e7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e7e:	d82c      	bhi.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e84:	d02f      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e8a:	d826      	bhi.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e90:	d02b      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003e92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e96:	d820      	bhi.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003e98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e9c:	d012      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003e9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ea2:	d81a      	bhi.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d022      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003ea8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003eac:	d115      	bne.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb2:	3308      	adds	r3, #8
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 fee8 	bl	8004c8c <RCCEx_PLL2_Config>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ec2:	e015      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec8:	3328      	adds	r3, #40	@ 0x28
 8003eca:	2101      	movs	r1, #1
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 ff8f 	bl	8004df0 <RCCEx_PLL3_Config>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ee0:	e006      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ee2:	bf00      	nop
 8003ee4:	e004      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ee6:	bf00      	nop
 8003ee8:	e002      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003eea:	bf00      	nop
 8003eec:	e000      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10b      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ef8:	4ba3      	ldr	r3, [pc, #652]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003efc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f08:	4a9f      	ldr	r2, [pc, #636]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f0a:	430b      	orrs	r3, r1
 8003f0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f0e:	e003      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f20:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003f24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003f2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f32:	460b      	mov	r3, r1
 8003f34:	4313      	orrs	r3, r2
 8003f36:	d037      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f42:	d00e      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f48:	d816      	bhi.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d018      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003f4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f52:	d111      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f54:	4b8c      	ldr	r3, [pc, #560]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f58:	4a8b      	ldr	r2, [pc, #556]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f60:	e00f      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	3308      	adds	r3, #8
 8003f68:	2101      	movs	r1, #1
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 fe8e 	bl	8004c8c <RCCEx_PLL2_Config>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003f76:	e004      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f7e:	e000      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10a      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f8e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f98:	4a7b      	ldr	r2, [pc, #492]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f9a:	430b      	orrs	r3, r1
 8003f9c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f9e:	e003      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003fbe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	d039      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fce:	2b03      	cmp	r3, #3
 8003fd0:	d81c      	bhi.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd8:	08004015 	.word	0x08004015
 8003fdc:	08003fe9 	.word	0x08003fe9
 8003fe0:	08003ff7 	.word	0x08003ff7
 8003fe4:	08004015 	.word	0x08004015
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fe8:	4b67      	ldr	r3, [pc, #412]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	4a66      	ldr	r2, [pc, #408]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ff4:	e00f      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffa:	3308      	adds	r3, #8
 8003ffc:	2102      	movs	r1, #2
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 fe44 	bl	8004c8c <RCCEx_PLL2_Config>
 8004004:	4603      	mov	r3, r0
 8004006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800400a:	e004      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004012:	e000      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10a      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800401e:	4b5a      	ldr	r3, [pc, #360]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004022:	f023 0103 	bic.w	r1, r3, #3
 8004026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800402c:	4a56      	ldr	r2, [pc, #344]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800402e:	430b      	orrs	r3, r1
 8004030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004032:	e003      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004038:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800403c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004044:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004048:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800404c:	2300      	movs	r3, #0
 800404e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004052:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004056:	460b      	mov	r3, r1
 8004058:	4313      	orrs	r3, r2
 800405a:	f000 809f 	beq.w	800419c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800405e:	4b4b      	ldr	r3, [pc, #300]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a4a      	ldr	r2, [pc, #296]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004064:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004068:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800406a:	f7fc fdc5 	bl	8000bf8 <HAL_GetTick>
 800406e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004072:	e00b      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004074:	f7fc fdc0 	bl	8000bf8 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b64      	cmp	r3, #100	@ 0x64
 8004082:	d903      	bls.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800408a:	e005      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800408c:	4b3f      	ldr	r3, [pc, #252]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0ed      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409c:	2b00      	cmp	r3, #0
 800409e:	d179      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80040a0:	4b39      	ldr	r3, [pc, #228]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80040a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040ac:	4053      	eors	r3, r2
 80040ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d015      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040b6:	4b34      	ldr	r3, [pc, #208]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040c2:	4b31      	ldr	r3, [pc, #196]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c6:	4a30      	ldr	r2, [pc, #192]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80040da:	4a2b      	ldr	r2, [pc, #172]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80040e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80040e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040ee:	d118      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fc fd82 	bl	8000bf8 <HAL_GetTick>
 80040f4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040f8:	e00d      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fa:	f7fc fd7d 	bl	8000bf8 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004104:	1ad2      	subs	r2, r2, r3
 8004106:	f241 3388 	movw	r3, #5000	@ 0x1388
 800410a:	429a      	cmp	r2, r3
 800410c:	d903      	bls.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004114:	e005      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004116:	4b1c      	ldr	r3, [pc, #112]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0eb      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004126:	2b00      	cmp	r3, #0
 8004128:	d129      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800412a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004136:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800413a:	d10e      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800413c:	4b12      	ldr	r3, [pc, #72]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004148:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800414c:	091a      	lsrs	r2, r3, #4
 800414e:	4b10      	ldr	r3, [pc, #64]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004150:	4013      	ands	r3, r2
 8004152:	4a0d      	ldr	r2, [pc, #52]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004154:	430b      	orrs	r3, r1
 8004156:	6113      	str	r3, [r2, #16]
 8004158:	e005      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	4a0a      	ldr	r2, [pc, #40]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004160:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004164:	6113      	str	r3, [r2, #16]
 8004166:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004168:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004176:	4a04      	ldr	r2, [pc, #16]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004178:	430b      	orrs	r3, r1
 800417a:	6713      	str	r3, [r2, #112]	@ 0x70
 800417c:	e00e      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800417e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004186:	e009      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004188:	58024400 	.word	0x58024400
 800418c:	58024800 	.word	0x58024800
 8004190:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a4:	f002 0301 	and.w	r3, r2, #1
 80041a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80041ac:	2300      	movs	r3, #0
 80041ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f000 8089 	beq.w	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80041be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041c4:	2b28      	cmp	r3, #40	@ 0x28
 80041c6:	d86b      	bhi.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80041c8:	a201      	add	r2, pc, #4	@ (adr r2, 80041d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80041ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ce:	bf00      	nop
 80041d0:	080042a9 	.word	0x080042a9
 80041d4:	080042a1 	.word	0x080042a1
 80041d8:	080042a1 	.word	0x080042a1
 80041dc:	080042a1 	.word	0x080042a1
 80041e0:	080042a1 	.word	0x080042a1
 80041e4:	080042a1 	.word	0x080042a1
 80041e8:	080042a1 	.word	0x080042a1
 80041ec:	080042a1 	.word	0x080042a1
 80041f0:	08004275 	.word	0x08004275
 80041f4:	080042a1 	.word	0x080042a1
 80041f8:	080042a1 	.word	0x080042a1
 80041fc:	080042a1 	.word	0x080042a1
 8004200:	080042a1 	.word	0x080042a1
 8004204:	080042a1 	.word	0x080042a1
 8004208:	080042a1 	.word	0x080042a1
 800420c:	080042a1 	.word	0x080042a1
 8004210:	0800428b 	.word	0x0800428b
 8004214:	080042a1 	.word	0x080042a1
 8004218:	080042a1 	.word	0x080042a1
 800421c:	080042a1 	.word	0x080042a1
 8004220:	080042a1 	.word	0x080042a1
 8004224:	080042a1 	.word	0x080042a1
 8004228:	080042a1 	.word	0x080042a1
 800422c:	080042a1 	.word	0x080042a1
 8004230:	080042a9 	.word	0x080042a9
 8004234:	080042a1 	.word	0x080042a1
 8004238:	080042a1 	.word	0x080042a1
 800423c:	080042a1 	.word	0x080042a1
 8004240:	080042a1 	.word	0x080042a1
 8004244:	080042a1 	.word	0x080042a1
 8004248:	080042a1 	.word	0x080042a1
 800424c:	080042a1 	.word	0x080042a1
 8004250:	080042a9 	.word	0x080042a9
 8004254:	080042a1 	.word	0x080042a1
 8004258:	080042a1 	.word	0x080042a1
 800425c:	080042a1 	.word	0x080042a1
 8004260:	080042a1 	.word	0x080042a1
 8004264:	080042a1 	.word	0x080042a1
 8004268:	080042a1 	.word	0x080042a1
 800426c:	080042a1 	.word	0x080042a1
 8004270:	080042a9 	.word	0x080042a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	3308      	adds	r3, #8
 800427a:	2101      	movs	r1, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fd05 	bl	8004c8c <RCCEx_PLL2_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004288:	e00f      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800428a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428e:	3328      	adds	r3, #40	@ 0x28
 8004290:	2101      	movs	r1, #1
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fdac 	bl	8004df0 <RCCEx_PLL3_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800429e:	e004      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042a6:	e000      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80042a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10a      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80042b2:	4bbf      	ldr	r3, [pc, #764]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80042ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042c0:	4abb      	ldr	r2, [pc, #748]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042c2:	430b      	orrs	r3, r1
 80042c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80042c6:	e003      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d8:	f002 0302 	and.w	r3, r2, #2
 80042dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042e0:	2300      	movs	r3, #0
 80042e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80042e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80042ea:	460b      	mov	r3, r1
 80042ec:	4313      	orrs	r3, r2
 80042ee:	d041      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80042f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042f6:	2b05      	cmp	r3, #5
 80042f8:	d824      	bhi.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80042fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004300 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80042fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004300:	0800434d 	.word	0x0800434d
 8004304:	08004319 	.word	0x08004319
 8004308:	0800432f 	.word	0x0800432f
 800430c:	0800434d 	.word	0x0800434d
 8004310:	0800434d 	.word	0x0800434d
 8004314:	0800434d 	.word	0x0800434d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431c:	3308      	adds	r3, #8
 800431e:	2101      	movs	r1, #1
 8004320:	4618      	mov	r0, r3
 8004322:	f000 fcb3 	bl	8004c8c <RCCEx_PLL2_Config>
 8004326:	4603      	mov	r3, r0
 8004328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800432c:	e00f      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800432e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004332:	3328      	adds	r3, #40	@ 0x28
 8004334:	2101      	movs	r1, #1
 8004336:	4618      	mov	r0, r3
 8004338:	f000 fd5a 	bl	8004df0 <RCCEx_PLL3_Config>
 800433c:	4603      	mov	r3, r0
 800433e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004342:	e004      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800434a:	e000      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800434c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800434e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10a      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004356:	4b96      	ldr	r3, [pc, #600]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800435a:	f023 0107 	bic.w	r1, r3, #7
 800435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004362:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004364:	4a92      	ldr	r2, [pc, #584]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004366:	430b      	orrs	r3, r1
 8004368:	6553      	str	r3, [r2, #84]	@ 0x54
 800436a:	e003      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004370:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437c:	f002 0304 	and.w	r3, r2, #4
 8004380:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004384:	2300      	movs	r3, #0
 8004386:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800438a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800438e:	460b      	mov	r3, r1
 8004390:	4313      	orrs	r3, r2
 8004392:	d044      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800439c:	2b05      	cmp	r3, #5
 800439e:	d825      	bhi.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80043a0:	a201      	add	r2, pc, #4	@ (adr r2, 80043a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80043a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a6:	bf00      	nop
 80043a8:	080043f5 	.word	0x080043f5
 80043ac:	080043c1 	.word	0x080043c1
 80043b0:	080043d7 	.word	0x080043d7
 80043b4:	080043f5 	.word	0x080043f5
 80043b8:	080043f5 	.word	0x080043f5
 80043bc:	080043f5 	.word	0x080043f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c4:	3308      	adds	r3, #8
 80043c6:	2101      	movs	r1, #1
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fc5f 	bl	8004c8c <RCCEx_PLL2_Config>
 80043ce:	4603      	mov	r3, r0
 80043d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80043d4:	e00f      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043da:	3328      	adds	r3, #40	@ 0x28
 80043dc:	2101      	movs	r1, #1
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 fd06 	bl	8004df0 <RCCEx_PLL3_Config>
 80043e4:	4603      	mov	r3, r0
 80043e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80043ea:	e004      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043f2:	e000      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80043f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10b      	bne.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043fe:	4b6c      	ldr	r3, [pc, #432]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004402:	f023 0107 	bic.w	r1, r3, #7
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800440e:	4a68      	ldr	r2, [pc, #416]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004410:	430b      	orrs	r3, r1
 8004412:	6593      	str	r3, [r2, #88]	@ 0x58
 8004414:	e003      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800441a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800441e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004426:	f002 0320 	and.w	r3, r2, #32
 800442a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800442e:	2300      	movs	r3, #0
 8004430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004434:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004438:	460b      	mov	r3, r1
 800443a:	4313      	orrs	r3, r2
 800443c:	d055      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800443e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800444a:	d033      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800444c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004450:	d82c      	bhi.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004456:	d02f      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800445c:	d826      	bhi.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800445e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004462:	d02b      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004464:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004468:	d820      	bhi.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800446a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800446e:	d012      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004470:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004474:	d81a      	bhi.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004476:	2b00      	cmp	r3, #0
 8004478:	d022      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800447a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800447e:	d115      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004484:	3308      	adds	r3, #8
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fbff 	bl	8004c8c <RCCEx_PLL2_Config>
 800448e:	4603      	mov	r3, r0
 8004490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004494:	e015      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449a:	3328      	adds	r3, #40	@ 0x28
 800449c:	2102      	movs	r1, #2
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fca6 	bl	8004df0 <RCCEx_PLL3_Config>
 80044a4:	4603      	mov	r3, r0
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80044aa:	e00a      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044b2:	e006      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044b4:	bf00      	nop
 80044b6:	e004      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044b8:	bf00      	nop
 80044ba:	e002      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044bc:	bf00      	nop
 80044be:	e000      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80044c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10b      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044ca:	4b39      	ldr	r3, [pc, #228]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80044d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044da:	4a35      	ldr	r2, [pc, #212]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044dc:	430b      	orrs	r3, r1
 80044de:	6553      	str	r3, [r2, #84]	@ 0x54
 80044e0:	e003      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80044ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80044f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044fa:	2300      	movs	r3, #0
 80044fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004500:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004504:	460b      	mov	r3, r1
 8004506:	4313      	orrs	r3, r2
 8004508:	d058      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800450a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004512:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004516:	d033      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004518:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800451c:	d82c      	bhi.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800451e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004522:	d02f      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004524:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004528:	d826      	bhi.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800452a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800452e:	d02b      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004530:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004534:	d820      	bhi.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004536:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800453a:	d012      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800453c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004540:	d81a      	bhi.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004542:	2b00      	cmp	r3, #0
 8004544:	d022      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454a:	d115      	bne.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800454c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004550:	3308      	adds	r3, #8
 8004552:	2100      	movs	r1, #0
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fb99 	bl	8004c8c <RCCEx_PLL2_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004560:	e015      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	3328      	adds	r3, #40	@ 0x28
 8004568:	2102      	movs	r1, #2
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fc40 	bl	8004df0 <RCCEx_PLL3_Config>
 8004570:	4603      	mov	r3, r0
 8004572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004576:	e00a      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800457e:	e006      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004580:	bf00      	nop
 8004582:	e004      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004584:	bf00      	nop
 8004586:	e002      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004588:	bf00      	nop
 800458a:	e000      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800458c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10e      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004596:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800459a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045a6:	4a02      	ldr	r2, [pc, #8]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045a8:	430b      	orrs	r3, r1
 80045aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ac:	e006      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80045ae:	bf00      	nop
 80045b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80045bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80045c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80045cc:	2300      	movs	r3, #0
 80045ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80045d6:	460b      	mov	r3, r1
 80045d8:	4313      	orrs	r3, r2
 80045da:	d055      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80045dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80045e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80045e8:	d033      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80045ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80045ee:	d82c      	bhi.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045f4:	d02f      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80045f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045fa:	d826      	bhi.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80045fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004600:	d02b      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004602:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004606:	d820      	bhi.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004608:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800460c:	d012      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800460e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004612:	d81a      	bhi.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004614:	2b00      	cmp	r3, #0
 8004616:	d022      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004618:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800461c:	d115      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004622:	3308      	adds	r3, #8
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fb30 	bl	8004c8c <RCCEx_PLL2_Config>
 800462c:	4603      	mov	r3, r0
 800462e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004632:	e015      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	3328      	adds	r3, #40	@ 0x28
 800463a:	2102      	movs	r1, #2
 800463c:	4618      	mov	r0, r3
 800463e:	f000 fbd7 	bl	8004df0 <RCCEx_PLL3_Config>
 8004642:	4603      	mov	r3, r0
 8004644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004648:	e00a      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004650:	e006      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004652:	bf00      	nop
 8004654:	e004      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004656:	bf00      	nop
 8004658:	e002      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800465a:	bf00      	nop
 800465c:	e000      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800465e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10b      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004668:	4ba1      	ldr	r3, [pc, #644]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800466a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004674:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004678:	4a9d      	ldr	r2, [pc, #628]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800467a:	430b      	orrs	r3, r1
 800467c:	6593      	str	r3, [r2, #88]	@ 0x58
 800467e:	e003      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004684:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004690:	f002 0308 	and.w	r3, r2, #8
 8004694:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004698:	2300      	movs	r3, #0
 800469a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800469e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80046a2:	460b      	mov	r3, r1
 80046a4:	4313      	orrs	r3, r2
 80046a6:	d01e      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80046a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80046b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ba:	3328      	adds	r3, #40	@ 0x28
 80046bc:	2102      	movs	r1, #2
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fb96 	bl	8004df0 <RCCEx_PLL3_Config>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80046d0:	4b87      	ldr	r3, [pc, #540]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046e0:	4a83      	ldr	r2, [pc, #524]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046e2:	430b      	orrs	r3, r1
 80046e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ee:	f002 0310 	and.w	r3, r2, #16
 80046f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046f6:	2300      	movs	r3, #0
 80046f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80046fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004700:	460b      	mov	r3, r1
 8004702:	4313      	orrs	r3, r2
 8004704:	d01e      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800470e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004712:	d10c      	bne.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004718:	3328      	adds	r3, #40	@ 0x28
 800471a:	2102      	movs	r1, #2
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fb67 	bl	8004df0 <RCCEx_PLL3_Config>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800472e:	4b70      	ldr	r3, [pc, #448]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004732:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800473e:	4a6c      	ldr	r2, [pc, #432]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004740:	430b      	orrs	r3, r1
 8004742:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004750:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004754:	2300      	movs	r3, #0
 8004756:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800475a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800475e:	460b      	mov	r3, r1
 8004760:	4313      	orrs	r3, r2
 8004762:	d03e      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004768:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800476c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004770:	d022      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004776:	d81b      	bhi.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800477c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004780:	d00b      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004782:	e015      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004788:	3308      	adds	r3, #8
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fa7d 	bl	8004c8c <RCCEx_PLL2_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004798:	e00f      	b.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479e:	3328      	adds	r3, #40	@ 0x28
 80047a0:	2102      	movs	r1, #2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fb24 	bl	8004df0 <RCCEx_PLL3_Config>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80047ae:	e004      	b.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047b6:	e000      	b.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80047b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10b      	bne.n	80047da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047c2:	4b4b      	ldr	r3, [pc, #300]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80047d2:	4a47      	ldr	r2, [pc, #284]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047d4:	430b      	orrs	r3, r1
 80047d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80047d8:	e003      	b.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80047ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047f0:	2300      	movs	r3, #0
 80047f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80047f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80047f8:	460b      	mov	r3, r1
 80047fa:	4313      	orrs	r3, r2
 80047fc:	d03b      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80047fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004806:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800480a:	d01f      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800480c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004810:	d818      	bhi.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004816:	d003      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004818:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800481c:	d007      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800481e:	e011      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004820:	4b33      	ldr	r3, [pc, #204]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004824:	4a32      	ldr	r2, [pc, #200]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004826:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800482a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800482c:	e00f      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	3328      	adds	r3, #40	@ 0x28
 8004834:	2101      	movs	r1, #1
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fada 	bl	8004df0 <RCCEx_PLL3_Config>
 800483c:	4603      	mov	r3, r0
 800483e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004842:	e004      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800484a:	e000      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800484c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800484e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10b      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004856:	4b26      	ldr	r3, [pc, #152]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800485a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004866:	4a22      	ldr	r2, [pc, #136]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004868:	430b      	orrs	r3, r1
 800486a:	6553      	str	r3, [r2, #84]	@ 0x54
 800486c:	e003      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004882:	673b      	str	r3, [r7, #112]	@ 0x70
 8004884:	2300      	movs	r3, #0
 8004886:	677b      	str	r3, [r7, #116]	@ 0x74
 8004888:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800488c:	460b      	mov	r3, r1
 800488e:	4313      	orrs	r3, r2
 8004890:	d034      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800489c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048a0:	d007      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80048a2:	e011      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a4:	4b12      	ldr	r3, [pc, #72]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a8:	4a11      	ldr	r2, [pc, #68]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80048b0:	e00e      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b6:	3308      	adds	r3, #8
 80048b8:	2102      	movs	r1, #2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 f9e6 	bl	8004c8c <RCCEx_PLL2_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80048c6:	e003      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10d      	bne.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80048d8:	4b05      	ldr	r3, [pc, #20]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e6:	4a02      	ldr	r2, [pc, #8]	@ (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048e8:	430b      	orrs	r3, r1
 80048ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048ec:	e006      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80048ee:	bf00      	nop
 80048f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80048fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004904:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004908:	66bb      	str	r3, [r7, #104]	@ 0x68
 800490a:	2300      	movs	r3, #0
 800490c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800490e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004912:	460b      	mov	r3, r1
 8004914:	4313      	orrs	r3, r2
 8004916:	d00c      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491c:	3328      	adds	r3, #40	@ 0x28
 800491e:	2102      	movs	r1, #2
 8004920:	4618      	mov	r0, r3
 8004922:	f000 fa65 	bl	8004df0 <RCCEx_PLL3_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d002      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800493e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004940:	2300      	movs	r3, #0
 8004942:	667b      	str	r3, [r7, #100]	@ 0x64
 8004944:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004948:	460b      	mov	r3, r1
 800494a:	4313      	orrs	r3, r2
 800494c:	d038      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004956:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800495a:	d018      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800495c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004960:	d811      	bhi.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004962:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004966:	d014      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800496c:	d80b      	bhi.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800496e:	2b00      	cmp	r3, #0
 8004970:	d011      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004976:	d106      	bne.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004978:	4bc3      	ldr	r3, [pc, #780]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800497a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497c:	4ac2      	ldr	r2, [pc, #776]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800497e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004984:	e008      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800498c:	e004      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049a0:	4bb9      	ldr	r3, [pc, #740]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80049a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049b0:	4ab5      	ldr	r2, [pc, #724]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80049b6:	e003      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80049cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049ce:	2300      	movs	r3, #0
 80049d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049d2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80049d6:	460b      	mov	r3, r1
 80049d8:	4313      	orrs	r3, r2
 80049da:	d009      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049dc:	4baa      	ldr	r3, [pc, #680]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80049e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ea:	4aa7      	ldr	r2, [pc, #668]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049ec:	430b      	orrs	r3, r1
 80049ee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80049f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80049fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80049fe:	2300      	movs	r3, #0
 8004a00:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a02:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004a06:	460b      	mov	r3, r1
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	d00a      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004a0c:	4b9e      	ldr	r3, [pc, #632]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a18:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004a1c:	4a9a      	ldr	r2, [pc, #616]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a1e:	430b      	orrs	r3, r1
 8004a20:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a30:	2300      	movs	r3, #0
 8004a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	d009      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a3e:	4b92      	ldr	r3, [pc, #584]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a42:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a4c:	4a8e      	ldr	r2, [pc, #568]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a4e:	430b      	orrs	r3, r1
 8004a50:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004a5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a60:	2300      	movs	r3, #0
 8004a62:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a64:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004a68:	460b      	mov	r3, r1
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	d00e      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a6e:	4b86      	ldr	r3, [pc, #536]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	4a85      	ldr	r2, [pc, #532]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004a78:	6113      	str	r3, [r2, #16]
 8004a7a:	4b83      	ldr	r3, [pc, #524]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a7c:	6919      	ldr	r1, [r3, #16]
 8004a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004a86:	4a80      	ldr	r2, [pc, #512]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004a88:	430b      	orrs	r3, r1
 8004a8a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004a98:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	d009      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004aa8:	4b77      	ldr	r3, [pc, #476]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab6:	4a74      	ldr	r2, [pc, #464]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ab8:	430b      	orrs	r3, r1
 8004aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004ac8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aca:	2300      	movs	r3, #0
 8004acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ace:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	d00a      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ad8:	4b6b      	ldr	r3, [pc, #428]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004adc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ae8:	4a67      	ldr	r2, [pc, #412]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004aea:	430b      	orrs	r3, r1
 8004aec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	2100      	movs	r1, #0
 8004af8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b00:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004b04:	460b      	mov	r3, r1
 8004b06:	4313      	orrs	r3, r2
 8004b08:	d011      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0e:	3308      	adds	r3, #8
 8004b10:	2100      	movs	r1, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 f8ba 	bl	8004c8c <RCCEx_PLL2_Config>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b36:	2100      	movs	r1, #0
 8004b38:	6239      	str	r1, [r7, #32]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b40:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004b44:	460b      	mov	r3, r1
 8004b46:	4313      	orrs	r3, r2
 8004b48:	d011      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4e:	3308      	adds	r3, #8
 8004b50:	2101      	movs	r1, #1
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 f89a 	bl	8004c8c <RCCEx_PLL2_Config>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b76:	2100      	movs	r1, #0
 8004b78:	61b9      	str	r1, [r7, #24]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004b84:	460b      	mov	r3, r1
 8004b86:	4313      	orrs	r3, r2
 8004b88:	d011      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8e:	3308      	adds	r3, #8
 8004b90:	2102      	movs	r1, #2
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 f87a 	bl	8004c8c <RCCEx_PLL2_Config>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004baa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	6139      	str	r1, [r7, #16]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	d011      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bce:	3328      	adds	r3, #40	@ 0x28
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 f90c 	bl	8004df0 <RCCEx_PLL3_Config>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	f003 0310 	and.w	r3, r3, #16
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004c04:	460b      	mov	r3, r1
 8004c06:	4313      	orrs	r3, r2
 8004c08:	d011      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0e:	3328      	adds	r3, #40	@ 0x28
 8004c10:	2101      	movs	r1, #1
 8004c12:	4618      	mov	r0, r3
 8004c14:	f000 f8ec 	bl	8004df0 <RCCEx_PLL3_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c36:	2100      	movs	r1, #0
 8004c38:	6039      	str	r1, [r7, #0]
 8004c3a:	f003 0320 	and.w	r3, r3, #32
 8004c3e:	607b      	str	r3, [r7, #4]
 8004c40:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004c44:	460b      	mov	r3, r1
 8004c46:	4313      	orrs	r3, r2
 8004c48:	d011      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	3328      	adds	r3, #40	@ 0x28
 8004c50:	2102      	movs	r1, #2
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 f8cc 	bl	8004df0 <RCCEx_PLL3_Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004c6e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	e000      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004c82:	46bd      	mov	sp, r7
 8004c84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c88:	58024400 	.word	0x58024400

08004c8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c9a:	4b53      	ldr	r3, [pc, #332]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	2b03      	cmp	r3, #3
 8004ca4:	d101      	bne.n	8004caa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e099      	b.n	8004dde <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004caa:	4b4f      	ldr	r3, [pc, #316]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a4e      	ldr	r2, [pc, #312]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004cb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cb6:	f7fb ff9f 	bl	8000bf8 <HAL_GetTick>
 8004cba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cbc:	e008      	b.n	8004cd0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cbe:	f7fb ff9b 	bl	8000bf8 <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d901      	bls.n	8004cd0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e086      	b.n	8004dde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cd0:	4b45      	ldr	r3, [pc, #276]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1f0      	bne.n	8004cbe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004cdc:	4b42      	ldr	r3, [pc, #264]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	031b      	lsls	r3, r3, #12
 8004cea:	493f      	ldr	r1, [pc, #252]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	628b      	str	r3, [r1, #40]	@ 0x28
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	025b      	lsls	r3, r3, #9
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	431a      	orrs	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	041b      	lsls	r3, r3, #16
 8004d0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d12:	431a      	orrs	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	061b      	lsls	r3, r3, #24
 8004d1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d20:	4931      	ldr	r1, [pc, #196]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d26:	4b30      	ldr	r3, [pc, #192]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	492d      	ldr	r1, [pc, #180]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d38:	4b2b      	ldr	r3, [pc, #172]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	f023 0220 	bic.w	r2, r3, #32
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	4928      	ldr	r1, [pc, #160]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d46:	4313      	orrs	r3, r2
 8004d48:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d4a:	4b27      	ldr	r3, [pc, #156]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4e:	4a26      	ldr	r2, [pc, #152]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d50:	f023 0310 	bic.w	r3, r3, #16
 8004d54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d56:	4b24      	ldr	r3, [pc, #144]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d5a:	4b24      	ldr	r3, [pc, #144]	@ (8004dec <RCCEx_PLL2_Config+0x160>)
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	69d2      	ldr	r2, [r2, #28]
 8004d62:	00d2      	lsls	r2, r2, #3
 8004d64:	4920      	ldr	r1, [pc, #128]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d70:	f043 0310 	orr.w	r3, r3, #16
 8004d74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d106      	bne.n	8004d8a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	4a19      	ldr	r2, [pc, #100]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d82:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d88:	e00f      	b.n	8004daa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d106      	bne.n	8004d9e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004d90:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d94:	4a14      	ldr	r2, [pc, #80]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004d96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d9c:	e005      	b.n	8004daa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004d9e:	4b12      	ldr	r3, [pc, #72]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da2:	4a11      	ldr	r2, [pc, #68]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004da4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004da8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004daa:	4b0f      	ldr	r3, [pc, #60]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a0e      	ldr	r2, [pc, #56]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004db0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004db4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db6:	f7fb ff1f 	bl	8000bf8 <HAL_GetTick>
 8004dba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dbc:	e008      	b.n	8004dd0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dbe:	f7fb ff1b 	bl	8000bf8 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d901      	bls.n	8004dd0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e006      	b.n	8004dde <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dd0:	4b05      	ldr	r3, [pc, #20]	@ (8004de8 <RCCEx_PLL2_Config+0x15c>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0f0      	beq.n	8004dbe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	58024400 	.word	0x58024400
 8004dec:	ffff0007 	.word	0xffff0007

08004df0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004dfe:	4b53      	ldr	r3, [pc, #332]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b03      	cmp	r3, #3
 8004e08:	d101      	bne.n	8004e0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e099      	b.n	8004f42 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e0e:	4b4f      	ldr	r3, [pc, #316]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a4e      	ldr	r2, [pc, #312]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e1a:	f7fb feed 	bl	8000bf8 <HAL_GetTick>
 8004e1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e20:	e008      	b.n	8004e34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e22:	f7fb fee9 	bl	8000bf8 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e086      	b.n	8004f42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e34:	4b45      	ldr	r3, [pc, #276]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1f0      	bne.n	8004e22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e40:	4b42      	ldr	r3, [pc, #264]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e44:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	051b      	lsls	r3, r3, #20
 8004e4e:	493f      	ldr	r1, [pc, #252]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	025b      	lsls	r3, r3, #9
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	431a      	orrs	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	041b      	lsls	r3, r3, #16
 8004e72:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e76:	431a      	orrs	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	061b      	lsls	r3, r3, #24
 8004e80:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e84:	4931      	ldr	r1, [pc, #196]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004e8a:	4b30      	ldr	r3, [pc, #192]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	492d      	ldr	r1, [pc, #180]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	4928      	ldr	r1, [pc, #160]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004eae:	4b27      	ldr	r3, [pc, #156]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb2:	4a26      	ldr	r2, [pc, #152]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004eba:	4b24      	ldr	r3, [pc, #144]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ebe:	4b24      	ldr	r3, [pc, #144]	@ (8004f50 <RCCEx_PLL3_Config+0x160>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	69d2      	ldr	r2, [r2, #28]
 8004ec6:	00d2      	lsls	r2, r2, #3
 8004ec8:	4920      	ldr	r1, [pc, #128]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004ece:	4b1f      	ldr	r3, [pc, #124]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d106      	bne.n	8004eee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ee6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004eea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004eec:	e00f      	b.n	8004f0e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d106      	bne.n	8004f02 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004ef4:	4b15      	ldr	r3, [pc, #84]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef8:	4a14      	ldr	r2, [pc, #80]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004efa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004efe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f00:	e005      	b.n	8004f0e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f02:	4b12      	ldr	r3, [pc, #72]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f06:	4a11      	ldr	r2, [pc, #68]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004f08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a0e      	ldr	r2, [pc, #56]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f1a:	f7fb fe6d 	bl	8000bf8 <HAL_GetTick>
 8004f1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f20:	e008      	b.n	8004f34 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f22:	f7fb fe69 	bl	8000bf8 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d901      	bls.n	8004f34 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e006      	b.n	8004f42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <RCCEx_PLL3_Config+0x15c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0f0      	beq.n	8004f22 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	58024400 	.word	0x58024400
 8004f50:	ffff0007 	.word	0xffff0007

08004f54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e049      	b.n	8004ffa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f841 	bl	8005002 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f000 f9e8 	bl	8005368 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
	...

08005018 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e054      	b.n	80050da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0201 	orr.w	r2, r2, #1
 8005046:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a26      	ldr	r2, [pc, #152]	@ (80050e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d022      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505a:	d01d      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a22      	ldr	r2, [pc, #136]	@ (80050ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d018      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a21      	ldr	r2, [pc, #132]	@ (80050f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d013      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a1f      	ldr	r2, [pc, #124]	@ (80050f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00e      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a1e      	ldr	r2, [pc, #120]	@ (80050f8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d009      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a1c      	ldr	r2, [pc, #112]	@ (80050fc <HAL_TIM_Base_Start_IT+0xe4>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <HAL_TIM_Base_Start_IT+0x80>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1b      	ldr	r2, [pc, #108]	@ (8005100 <HAL_TIM_Base_Start_IT+0xe8>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d115      	bne.n	80050c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <HAL_TIM_Base_Start_IT+0xec>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2b06      	cmp	r3, #6
 80050a8:	d015      	beq.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b0:	d011      	beq.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c2:	e008      	b.n	80050d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0201 	orr.w	r2, r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	e000      	b.n	80050d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	40010000 	.word	0x40010000
 80050ec:	40000400 	.word	0x40000400
 80050f0:	40000800 	.word	0x40000800
 80050f4:	40000c00 	.word	0x40000c00
 80050f8:	40010400 	.word	0x40010400
 80050fc:	40001800 	.word	0x40001800
 8005100:	40014000 	.word	0x40014000
 8005104:	00010007 	.word	0x00010007

08005108 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d020      	beq.n	800516c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01b      	beq.n	800516c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0202 	mvn.w	r2, #2
 800513c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f8e9 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 8005158:	e005      	b.n	8005166 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f8db 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f8ec 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d020      	beq.n	80051b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01b      	beq.n	80051b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f06f 0204 	mvn.w	r2, #4
 8005188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2202      	movs	r2, #2
 800518e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f8c3 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 80051a4:	e005      	b.n	80051b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 f8b5 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 f8c6 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d020      	beq.n	8005204 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f003 0308 	and.w	r3, r3, #8
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d01b      	beq.n	8005204 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f06f 0208 	mvn.w	r2, #8
 80051d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2204      	movs	r2, #4
 80051da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	69db      	ldr	r3, [r3, #28]
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d003      	beq.n	80051f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f89d 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 80051f0:	e005      	b.n	80051fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f000 f88f 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f8a0 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f003 0310 	and.w	r3, r3, #16
 800520a:	2b00      	cmp	r3, #0
 800520c:	d020      	beq.n	8005250 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f003 0310 	and.w	r3, r3, #16
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01b      	beq.n	8005250 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f06f 0210 	mvn.w	r2, #16
 8005220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2208      	movs	r2, #8
 8005226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f877 	bl	800532a <HAL_TIM_IC_CaptureCallback>
 800523c:	e005      	b.n	800524a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f869 	bl	8005316 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f87a 	bl	800533e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d007      	beq.n	8005274 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f06f 0201 	mvn.w	r2, #1
 800526c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fb fa6c 	bl	800074c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800527a:	2b00      	cmp	r3, #0
 800527c:	d104      	bne.n	8005288 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00c      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f90d 	bl	80054bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00c      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80052be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f905 	bl	80054d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00c      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d007      	beq.n	80052ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f834 	bl	8005352 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00c      	beq.n	800530e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f06f 0220 	mvn.w	r2, #32
 8005306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f8cd 	bl	80054a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800530e:	bf00      	nop
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a43      	ldr	r2, [pc, #268]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d013      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005386:	d00f      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a40      	ldr	r2, [pc, #256]	@ (800548c <TIM_Base_SetConfig+0x124>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d00b      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a3f      	ldr	r2, [pc, #252]	@ (8005490 <TIM_Base_SetConfig+0x128>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d007      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a3e      	ldr	r2, [pc, #248]	@ (8005494 <TIM_Base_SetConfig+0x12c>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d003      	beq.n	80053a8 <TIM_Base_SetConfig+0x40>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a3d      	ldr	r2, [pc, #244]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d108      	bne.n	80053ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a32      	ldr	r2, [pc, #200]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d01f      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053c8:	d01b      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a2f      	ldr	r2, [pc, #188]	@ (800548c <TIM_Base_SetConfig+0x124>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d017      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a2e      	ldr	r2, [pc, #184]	@ (8005490 <TIM_Base_SetConfig+0x128>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d013      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005494 <TIM_Base_SetConfig+0x12c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00f      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a2c      	ldr	r2, [pc, #176]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00b      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a2b      	ldr	r2, [pc, #172]	@ (800549c <TIM_Base_SetConfig+0x134>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d007      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a2a      	ldr	r2, [pc, #168]	@ (80054a0 <TIM_Base_SetConfig+0x138>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d003      	beq.n	8005402 <TIM_Base_SetConfig+0x9a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a29      	ldr	r2, [pc, #164]	@ (80054a4 <TIM_Base_SetConfig+0x13c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d108      	bne.n	8005414 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4313      	orrs	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a14      	ldr	r2, [pc, #80]	@ (8005488 <TIM_Base_SetConfig+0x120>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00f      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a16      	ldr	r2, [pc, #88]	@ (8005498 <TIM_Base_SetConfig+0x130>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00b      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a15      	ldr	r2, [pc, #84]	@ (800549c <TIM_Base_SetConfig+0x134>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d007      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a14      	ldr	r2, [pc, #80]	@ (80054a0 <TIM_Base_SetConfig+0x138>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <TIM_Base_SetConfig+0xf2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a13      	ldr	r2, [pc, #76]	@ (80054a4 <TIM_Base_SetConfig+0x13c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d103      	bne.n	8005462 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	691a      	ldr	r2, [r3, #16]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f043 0204 	orr.w	r2, r3, #4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	601a      	str	r2, [r3, #0]
}
 800547a:	bf00      	nop
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40010000 	.word	0x40010000
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800
 8005494:	40000c00 	.word	0x40000c00
 8005498:	40010400 	.word	0x40010400
 800549c:	40014000 	.word	0x40014000
 80054a0:	40014400 	.word	0x40014400
 80054a4:	40014800 	.word	0x40014800

080054a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054e4:	b084      	sub	sp, #16
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
 80054ee:	f107 001c 	add.w	r0, r7, #28
 80054f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d121      	bne.n	8005542 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005502:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	4b2c      	ldr	r3, [pc, #176]	@ (80055c0 <USB_CoreInit+0xdc>)
 8005510:	4013      	ands	r3, r2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005522:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005526:	2b01      	cmp	r3, #1
 8005528:	d105      	bne.n	8005536 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f001 fafa 	bl	8006b30 <USB_CoreReset>
 800553c:	4603      	mov	r3, r0
 800553e:	73fb      	strb	r3, [r7, #15]
 8005540:	e01b      	b.n	800557a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f001 faee 	bl	8006b30 <USB_CoreReset>
 8005554:	4603      	mov	r3, r0
 8005556:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005558:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800555c:	2b00      	cmp	r3, #0
 800555e:	d106      	bne.n	800556e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005564:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	639a      	str	r2, [r3, #56]	@ 0x38
 800556c:	e005      	b.n	800557a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005572:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800557a:	7fbb      	ldrb	r3, [r7, #30]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d116      	bne.n	80055ae <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005584:	b29a      	uxth	r2, r3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800558e:	4b0d      	ldr	r3, [pc, #52]	@ (80055c4 <USB_CoreInit+0xe0>)
 8005590:	4313      	orrs	r3, r2
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f043 0206 	orr.w	r2, r3, #6
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f043 0220 	orr.w	r2, r3, #32
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055ba:	b004      	add	sp, #16
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	ffbdffbf 	.word	0xffbdffbf
 80055c4:	03ee0000 	.word	0x03ee0000

080055c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b087      	sub	sp, #28
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	4613      	mov	r3, r2
 80055d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80055d6:	79fb      	ldrb	r3, [r7, #7]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d165      	bne.n	80056a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	4a41      	ldr	r2, [pc, #260]	@ (80056e4 <USB_SetTurnaroundTime+0x11c>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d906      	bls.n	80055f2 <USB_SetTurnaroundTime+0x2a>
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	4a40      	ldr	r2, [pc, #256]	@ (80056e8 <USB_SetTurnaroundTime+0x120>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d202      	bcs.n	80055f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80055ec:	230f      	movs	r3, #15
 80055ee:	617b      	str	r3, [r7, #20]
 80055f0:	e062      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	4a3c      	ldr	r2, [pc, #240]	@ (80056e8 <USB_SetTurnaroundTime+0x120>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d306      	bcc.n	8005608 <USB_SetTurnaroundTime+0x40>
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	4a3b      	ldr	r2, [pc, #236]	@ (80056ec <USB_SetTurnaroundTime+0x124>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d202      	bcs.n	8005608 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005602:	230e      	movs	r3, #14
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	e057      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	4a38      	ldr	r2, [pc, #224]	@ (80056ec <USB_SetTurnaroundTime+0x124>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d306      	bcc.n	800561e <USB_SetTurnaroundTime+0x56>
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	4a37      	ldr	r2, [pc, #220]	@ (80056f0 <USB_SetTurnaroundTime+0x128>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d202      	bcs.n	800561e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005618:	230d      	movs	r3, #13
 800561a:	617b      	str	r3, [r7, #20]
 800561c:	e04c      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	4a33      	ldr	r2, [pc, #204]	@ (80056f0 <USB_SetTurnaroundTime+0x128>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d306      	bcc.n	8005634 <USB_SetTurnaroundTime+0x6c>
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	4a32      	ldr	r2, [pc, #200]	@ (80056f4 <USB_SetTurnaroundTime+0x12c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d802      	bhi.n	8005634 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800562e:	230c      	movs	r3, #12
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	e041      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	4a2f      	ldr	r2, [pc, #188]	@ (80056f4 <USB_SetTurnaroundTime+0x12c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d906      	bls.n	800564a <USB_SetTurnaroundTime+0x82>
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	4a2e      	ldr	r2, [pc, #184]	@ (80056f8 <USB_SetTurnaroundTime+0x130>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d802      	bhi.n	800564a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005644:	230b      	movs	r3, #11
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	e036      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	4a2a      	ldr	r2, [pc, #168]	@ (80056f8 <USB_SetTurnaroundTime+0x130>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d906      	bls.n	8005660 <USB_SetTurnaroundTime+0x98>
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	4a29      	ldr	r2, [pc, #164]	@ (80056fc <USB_SetTurnaroundTime+0x134>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d802      	bhi.n	8005660 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800565a:	230a      	movs	r3, #10
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	e02b      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	4a26      	ldr	r2, [pc, #152]	@ (80056fc <USB_SetTurnaroundTime+0x134>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d906      	bls.n	8005676 <USB_SetTurnaroundTime+0xae>
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	4a25      	ldr	r2, [pc, #148]	@ (8005700 <USB_SetTurnaroundTime+0x138>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d202      	bcs.n	8005676 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005670:	2309      	movs	r3, #9
 8005672:	617b      	str	r3, [r7, #20]
 8005674:	e020      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	4a21      	ldr	r2, [pc, #132]	@ (8005700 <USB_SetTurnaroundTime+0x138>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d306      	bcc.n	800568c <USB_SetTurnaroundTime+0xc4>
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	4a20      	ldr	r2, [pc, #128]	@ (8005704 <USB_SetTurnaroundTime+0x13c>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d802      	bhi.n	800568c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005686:	2308      	movs	r3, #8
 8005688:	617b      	str	r3, [r7, #20]
 800568a:	e015      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	4a1d      	ldr	r2, [pc, #116]	@ (8005704 <USB_SetTurnaroundTime+0x13c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d906      	bls.n	80056a2 <USB_SetTurnaroundTime+0xda>
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	4a1c      	ldr	r2, [pc, #112]	@ (8005708 <USB_SetTurnaroundTime+0x140>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d202      	bcs.n	80056a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800569c:	2307      	movs	r3, #7
 800569e:	617b      	str	r3, [r7, #20]
 80056a0:	e00a      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80056a2:	2306      	movs	r3, #6
 80056a4:	617b      	str	r3, [r7, #20]
 80056a6:	e007      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80056a8:	79fb      	ldrb	r3, [r7, #7]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d102      	bne.n	80056b4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80056ae:	2309      	movs	r3, #9
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	e001      	b.n	80056b8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80056b4:	2309      	movs	r3, #9
 80056b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	029b      	lsls	r3, r3, #10
 80056cc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80056d0:	431a      	orrs	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	371c      	adds	r7, #28
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	00d8acbf 	.word	0x00d8acbf
 80056e8:	00e4e1c0 	.word	0x00e4e1c0
 80056ec:	00f42400 	.word	0x00f42400
 80056f0:	01067380 	.word	0x01067380
 80056f4:	011a499f 	.word	0x011a499f
 80056f8:	01312cff 	.word	0x01312cff
 80056fc:	014ca43f 	.word	0x014ca43f
 8005700:	016e3600 	.word	0x016e3600
 8005704:	01a6ab1f 	.word	0x01a6ab1f
 8005708:	01e84800 	.word	0x01e84800

0800570c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	f043 0201 	orr.w	r2, r3, #1
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr

0800572e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800572e:	b480      	push	{r7}
 8005730:	b083      	sub	sp, #12
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f023 0201 	bic.w	r2, r3, #1
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800576c:	78fb      	ldrb	r3, [r7, #3]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d115      	bne.n	800579e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800577e:	200a      	movs	r0, #10
 8005780:	f7fb fa46 	bl	8000c10 <HAL_Delay>
      ms += 10U;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	330a      	adds	r3, #10
 8005788:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f001 f93f 	bl	8006a0e <USB_GetMode>
 8005790:	4603      	mov	r3, r0
 8005792:	2b01      	cmp	r3, #1
 8005794:	d01e      	beq.n	80057d4 <USB_SetCurrentMode+0x84>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2bc7      	cmp	r3, #199	@ 0xc7
 800579a:	d9f0      	bls.n	800577e <USB_SetCurrentMode+0x2e>
 800579c:	e01a      	b.n	80057d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800579e:	78fb      	ldrb	r3, [r7, #3]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d115      	bne.n	80057d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057b0:	200a      	movs	r0, #10
 80057b2:	f7fb fa2d 	bl	8000c10 <HAL_Delay>
      ms += 10U;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	330a      	adds	r3, #10
 80057ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f001 f926 	bl	8006a0e <USB_GetMode>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <USB_SetCurrentMode+0x84>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80057cc:	d9f0      	bls.n	80057b0 <USB_SetCurrentMode+0x60>
 80057ce:	e001      	b.n	80057d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e005      	b.n	80057e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2bc8      	cmp	r3, #200	@ 0xc8
 80057d8:	d101      	bne.n	80057de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e000      	b.n	80057e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057e8:	b084      	sub	sp, #16
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b086      	sub	sp, #24
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80057f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005802:	2300      	movs	r3, #0
 8005804:	613b      	str	r3, [r7, #16]
 8005806:	e009      	b.n	800581c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	3340      	adds	r3, #64	@ 0x40
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	2200      	movs	r2, #0
 8005814:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	3301      	adds	r3, #1
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	2b0e      	cmp	r3, #14
 8005820:	d9f2      	bls.n	8005808 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005822:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005826:	2b00      	cmp	r3, #0
 8005828:	d11c      	bne.n	8005864 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005838:	f043 0302 	orr.w	r3, r3, #2
 800583c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005842:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	601a      	str	r2, [r3, #0]
 8005862:	e005      	b.n	8005870 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005868:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005876:	461a      	mov	r2, r3
 8005878:	2300      	movs	r3, #0
 800587a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800587c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005880:	2b01      	cmp	r3, #1
 8005882:	d10d      	bne.n	80058a0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005884:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005888:	2b00      	cmp	r3, #0
 800588a:	d104      	bne.n	8005896 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800588c:	2100      	movs	r1, #0
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f968 	bl	8005b64 <USB_SetDevSpeed>
 8005894:	e008      	b.n	80058a8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005896:	2101      	movs	r1, #1
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f963 	bl	8005b64 <USB_SetDevSpeed>
 800589e:	e003      	b.n	80058a8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80058a0:	2103      	movs	r1, #3
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f95e 	bl	8005b64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80058a8:	2110      	movs	r1, #16
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f8fa 	bl	8005aa4 <USB_FlushTxFifo>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f924 	bl	8005b08 <USB_FlushRxFifo>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d0:	461a      	mov	r2, r3
 80058d2:	2300      	movs	r3, #0
 80058d4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058dc:	461a      	mov	r2, r3
 80058de:	2300      	movs	r3, #0
 80058e0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e8:	461a      	mov	r2, r3
 80058ea:	2300      	movs	r3, #0
 80058ec:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058ee:	2300      	movs	r3, #0
 80058f0:	613b      	str	r3, [r7, #16]
 80058f2:	e043      	b.n	800597c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005906:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800590a:	d118      	bne.n	800593e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10a      	bne.n	8005928 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	4413      	add	r3, r2
 800591a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800591e:	461a      	mov	r2, r3
 8005920:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	e013      	b.n	8005950 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	015a      	lsls	r2, r3, #5
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4413      	add	r3, r2
 8005930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005934:	461a      	mov	r2, r3
 8005936:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800593a:	6013      	str	r3, [r2, #0]
 800593c:	e008      	b.n	8005950 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	015a      	lsls	r2, r3, #5
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	4413      	add	r3, r2
 8005946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594a:	461a      	mov	r2, r3
 800594c:	2300      	movs	r3, #0
 800594e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	015a      	lsls	r2, r3, #5
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	4413      	add	r3, r2
 8005958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800595c:	461a      	mov	r2, r3
 800595e:	2300      	movs	r3, #0
 8005960:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	015a      	lsls	r2, r3, #5
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4413      	add	r3, r2
 800596a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800596e:	461a      	mov	r2, r3
 8005970:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005974:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	3301      	adds	r3, #1
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005980:	461a      	mov	r2, r3
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	4293      	cmp	r3, r2
 8005986:	d3b5      	bcc.n	80058f4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005988:	2300      	movs	r3, #0
 800598a:	613b      	str	r3, [r7, #16]
 800598c:	e043      	b.n	8005a16 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	015a      	lsls	r2, r3, #5
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	4413      	add	r3, r2
 8005996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059a4:	d118      	bne.n	80059d8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10a      	bne.n	80059c2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b8:	461a      	mov	r2, r3
 80059ba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80059be:	6013      	str	r3, [r2, #0]
 80059c0:	e013      	b.n	80059ea <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	015a      	lsls	r2, r3, #5
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	4413      	add	r3, r2
 80059ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059ce:	461a      	mov	r2, r3
 80059d0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	e008      	b.n	80059ea <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	015a      	lsls	r2, r3, #5
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	4413      	add	r3, r2
 80059e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e4:	461a      	mov	r2, r3
 80059e6:	2300      	movs	r3, #0
 80059e8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	015a      	lsls	r2, r3, #5
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	4413      	add	r3, r2
 80059f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f6:	461a      	mov	r2, r3
 80059f8:	2300      	movs	r3, #0
 80059fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	015a      	lsls	r2, r3, #5
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4413      	add	r3, r2
 8005a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a08:	461a      	mov	r2, r3
 8005a0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a0e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	3301      	adds	r3, #1
 8005a14:	613b      	str	r3, [r7, #16]
 8005a16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d3b5      	bcc.n	800598e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a34:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005a42:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005a44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d105      	bne.n	8005a58 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	f043 0210 	orr.w	r2, r3, #16
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699a      	ldr	r2, [r3, #24]
 8005a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a9c <USB_DevInit+0x2b4>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005a64:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d005      	beq.n	8005a78 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	f043 0208 	orr.w	r2, r3, #8
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005a78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d105      	bne.n	8005a8c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	699a      	ldr	r2, [r3, #24]
 8005a84:	4b06      	ldr	r3, [pc, #24]	@ (8005aa0 <USB_DevInit+0x2b8>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3718      	adds	r7, #24
 8005a92:	46bd      	mov	sp, r7
 8005a94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a98:	b004      	add	sp, #16
 8005a9a:	4770      	bx	lr
 8005a9c:	803c3800 	.word	0x803c3800
 8005aa0:	40000004 	.word	0x40000004

08005aa4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005abe:	d901      	bls.n	8005ac4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e01b      	b.n	8005afc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	daf2      	bge.n	8005ab2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005acc:	2300      	movs	r3, #0
 8005ace:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	019b      	lsls	r3, r3, #6
 8005ad4:	f043 0220 	orr.w	r2, r3, #32
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ae8:	d901      	bls.n	8005aee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e006      	b.n	8005afc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	f003 0320 	and.w	r3, r3, #32
 8005af6:	2b20      	cmp	r3, #32
 8005af8:	d0f0      	beq.n	8005adc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3714      	adds	r7, #20
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3301      	adds	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b20:	d901      	bls.n	8005b26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e018      	b.n	8005b58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	daf2      	bge.n	8005b14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2210      	movs	r2, #16
 8005b36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b44:	d901      	bls.n	8005b4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e006      	b.n	8005b58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b10      	cmp	r3, #16
 8005b54:	d0f0      	beq.n	8005b38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3714      	adds	r7, #20
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	78fb      	ldrb	r3, [r7, #3]
 8005b7e:	68f9      	ldr	r1, [r7, #12]
 8005b80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b84:	4313      	orrs	r3, r2
 8005b86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b087      	sub	sp, #28
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 0306 	and.w	r3, r3, #6
 8005bae:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d102      	bne.n	8005bbc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	75fb      	strb	r3, [r7, #23]
 8005bba:	e00a      	b.n	8005bd2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d002      	beq.n	8005bc8 <USB_GetDevSpeed+0x32>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b06      	cmp	r3, #6
 8005bc6:	d102      	bne.n	8005bce <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005bc8:	2302      	movs	r3, #2
 8005bca:	75fb      	strb	r3, [r7, #23]
 8005bcc:	e001      	b.n	8005bd2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005bce:	230f      	movs	r3, #15
 8005bd0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	785b      	ldrb	r3, [r3, #1]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d139      	bne.n	8005c70 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c02:	69da      	ldr	r2, [r3, #28]
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	f003 030f 	and.w	r3, r3, #15
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	68f9      	ldr	r1, [r7, #12]
 8005c16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d153      	bne.n	8005cdc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	791b      	ldrb	r3, [r3, #4]
 8005c4e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c50:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	059b      	lsls	r3, r3, #22
 8005c56:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	0159      	lsls	r1, r3, #5
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	440b      	add	r3, r1
 8005c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c66:	4619      	mov	r1, r3
 8005c68:	4b20      	ldr	r3, [pc, #128]	@ (8005cec <USB_ActivateEndpoint+0x10c>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	600b      	str	r3, [r1, #0]
 8005c6e:	e035      	b.n	8005cdc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c76:	69da      	ldr	r2, [r3, #28]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	2101      	movs	r1, #1
 8005c82:	fa01 f303 	lsl.w	r3, r1, r3
 8005c86:	041b      	lsls	r3, r3, #16
 8005c88:	68f9      	ldr	r1, [r7, #12]
 8005c8a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d119      	bne.n	8005cdc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	015a      	lsls	r2, r3, #5
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4413      	add	r3, r2
 8005cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	791b      	ldrb	r3, [r3, #4]
 8005cc2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	0159      	lsls	r1, r3, #5
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	440b      	add	r3, r1
 8005cd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	4b05      	ldr	r3, [pc, #20]	@ (8005cec <USB_ActivateEndpoint+0x10c>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3714      	adds	r7, #20
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	10008000 	.word	0x10008000

08005cf0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	785b      	ldrb	r3, [r3, #1]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d161      	bne.n	8005dd0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	015a      	lsls	r2, r3, #5
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	4413      	add	r3, r2
 8005d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d22:	d11f      	bne.n	8005d64 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	015a      	lsls	r2, r3, #5
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	0151      	lsls	r1, r2, #5
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	440a      	add	r2, r1
 8005d3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d42:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	015a      	lsls	r2, r3, #5
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	0151      	lsls	r1, r2, #5
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	440a      	add	r2, r1
 8005d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	f003 030f 	and.w	r3, r3, #15
 8005d74:	2101      	movs	r1, #1
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	43db      	mvns	r3, r3
 8005d7e:	68f9      	ldr	r1, [r7, #12]
 8005d80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d84:	4013      	ands	r3, r2
 8005d86:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d8e:	69da      	ldr	r2, [r3, #28]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	f003 030f 	and.w	r3, r3, #15
 8005d98:	2101      	movs	r1, #1
 8005d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	43db      	mvns	r3, r3
 8005da2:	68f9      	ldr	r1, [r7, #12]
 8005da4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005da8:	4013      	ands	r3, r2
 8005daa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	0159      	lsls	r1, r3, #5
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	440b      	add	r3, r1
 8005dc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	4b35      	ldr	r3, [pc, #212]	@ (8005ea0 <USB_DeactivateEndpoint+0x1b0>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	600b      	str	r3, [r1, #0]
 8005dce:	e060      	b.n	8005e92 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	015a      	lsls	r2, r3, #5
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005de2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005de6:	d11f      	bne.n	8005e28 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	0151      	lsls	r1, r2, #5
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	440a      	add	r2, r1
 8005dfe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e06:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	0151      	lsls	r1, r2, #5
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	440a      	add	r2, r1
 8005e1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e26:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	2101      	movs	r1, #1
 8005e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e3e:	041b      	lsls	r3, r3, #16
 8005e40:	43db      	mvns	r3, r3
 8005e42:	68f9      	ldr	r1, [r7, #12]
 8005e44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e48:	4013      	ands	r3, r2
 8005e4a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e52:	69da      	ldr	r2, [r3, #28]
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	f003 030f 	and.w	r3, r3, #15
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e62:	041b      	lsls	r3, r3, #16
 8005e64:	43db      	mvns	r3, r3
 8005e66:	68f9      	ldr	r1, [r7, #12]
 8005e68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	0159      	lsls	r1, r3, #5
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	440b      	add	r3, r1
 8005e86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ea4 <USB_DeactivateEndpoint+0x1b4>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3714      	adds	r7, #20
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	ec337800 	.word	0xec337800
 8005ea4:	eff37800 	.word	0xeff37800

08005ea8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08a      	sub	sp, #40	@ 0x28
 8005eac:	af02      	add	r7, sp, #8
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	785b      	ldrb	r3, [r3, #1]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	f040 8185 	bne.w	80061d4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d132      	bne.n	8005f38 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	0159      	lsls	r1, r3, #5
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	440b      	add	r3, r1
 8005ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eec:	4619      	mov	r1, r3
 8005eee:	4ba7      	ldr	r3, [pc, #668]	@ (800618c <USB_EPStartXfer+0x2e4>)
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	0151      	lsls	r1, r2, #5
 8005f06:	69fa      	ldr	r2, [r7, #28]
 8005f08:	440a      	add	r2, r1
 8005f0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f0e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f20:	691a      	ldr	r2, [r3, #16]
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	0159      	lsls	r1, r3, #5
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	440b      	add	r3, r1
 8005f2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f2e:	4619      	mov	r1, r3
 8005f30:	4b97      	ldr	r3, [pc, #604]	@ (8006190 <USB_EPStartXfer+0x2e8>)
 8005f32:	4013      	ands	r3, r2
 8005f34:	610b      	str	r3, [r1, #16]
 8005f36:	e097      	b.n	8006068 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	0159      	lsls	r1, r3, #5
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	440b      	add	r3, r1
 8005f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f52:	4619      	mov	r1, r3
 8005f54:	4b8e      	ldr	r3, [pc, #568]	@ (8006190 <USB_EPStartXfer+0x2e8>)
 8005f56:	4013      	ands	r3, r2
 8005f58:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	015a      	lsls	r2, r3, #5
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4413      	add	r3, r2
 8005f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f66:	691a      	ldr	r2, [r3, #16]
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	0159      	lsls	r1, r3, #5
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	440b      	add	r3, r1
 8005f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f74:	4619      	mov	r1, r3
 8005f76:	4b85      	ldr	r3, [pc, #532]	@ (800618c <USB_EPStartXfer+0x2e4>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d11a      	bne.n	8005fb8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	691a      	ldr	r2, [r3, #16]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d903      	bls.n	8005f96 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	689a      	ldr	r2, [r3, #8]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	0151      	lsls	r1, r2, #5
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	440a      	add	r2, r1
 8005fac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005fb4:	6113      	str	r3, [r2, #16]
 8005fb6:	e044      	b.n	8006042 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	1e5a      	subs	r2, r3, #1
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fcc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	8afb      	ldrh	r3, [r7, #22]
 8005fde:	04d9      	lsls	r1, r3, #19
 8005fe0:	4b6c      	ldr	r3, [pc, #432]	@ (8006194 <USB_EPStartXfer+0x2ec>)
 8005fe2:	400b      	ands	r3, r1
 8005fe4:	69b9      	ldr	r1, [r7, #24]
 8005fe6:	0148      	lsls	r0, r1, #5
 8005fe8:	69f9      	ldr	r1, [r7, #28]
 8005fea:	4401      	add	r1, r0
 8005fec:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	791b      	ldrb	r3, [r3, #4]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d122      	bne.n	8006042 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	4413      	add	r3, r2
 8006004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	69ba      	ldr	r2, [r7, #24]
 800600c:	0151      	lsls	r1, r2, #5
 800600e:	69fa      	ldr	r2, [r7, #28]
 8006010:	440a      	add	r2, r1
 8006012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006016:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800601a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006028:	691a      	ldr	r2, [r3, #16]
 800602a:	8afb      	ldrh	r3, [r7, #22]
 800602c:	075b      	lsls	r3, r3, #29
 800602e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006032:	69b9      	ldr	r1, [r7, #24]
 8006034:	0148      	lsls	r0, r1, #5
 8006036:	69f9      	ldr	r1, [r7, #28]
 8006038:	4401      	add	r1, r0
 800603a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800603e:	4313      	orrs	r3, r2
 8006040:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800604e:	691a      	ldr	r2, [r3, #16]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006058:	69b9      	ldr	r1, [r7, #24]
 800605a:	0148      	lsls	r0, r1, #5
 800605c:	69f9      	ldr	r1, [r7, #28]
 800605e:	4401      	add	r1, r0
 8006060:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006064:	4313      	orrs	r3, r2
 8006066:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d14b      	bne.n	8006106 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	69db      	ldr	r3, [r3, #28]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d009      	beq.n	800608a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	4413      	add	r3, r2
 800607e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006082:	461a      	mov	r2, r3
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	69db      	ldr	r3, [r3, #28]
 8006088:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	791b      	ldrb	r3, [r3, #4]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d128      	bne.n	80060e4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d110      	bne.n	80060c4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	015a      	lsls	r2, r3, #5
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	0151      	lsls	r1, r2, #5
 80060b4:	69fa      	ldr	r2, [r7, #28]
 80060b6:	440a      	add	r2, r1
 80060b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	e00f      	b.n	80060e4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	69ba      	ldr	r2, [r7, #24]
 80060d4:	0151      	lsls	r1, r2, #5
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	440a      	add	r2, r1
 80060da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060e2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	015a      	lsls	r2, r3, #5
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	0151      	lsls	r1, r2, #5
 80060f6:	69fa      	ldr	r2, [r7, #28]
 80060f8:	440a      	add	r2, r1
 80060fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060fe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	e169      	b.n	80063da <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	4413      	add	r3, r2
 800610e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	0151      	lsls	r1, r2, #5
 8006118:	69fa      	ldr	r2, [r7, #28]
 800611a:	440a      	add	r2, r1
 800611c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006120:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006124:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	791b      	ldrb	r3, [r3, #4]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d015      	beq.n	800615a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	2b00      	cmp	r3, #0
 8006134:	f000 8151 	beq.w	80063da <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800613e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	2101      	movs	r1, #1
 800614a:	fa01 f303 	lsl.w	r3, r1, r3
 800614e:	69f9      	ldr	r1, [r7, #28]
 8006150:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006154:	4313      	orrs	r3, r2
 8006156:	634b      	str	r3, [r1, #52]	@ 0x34
 8006158:	e13f      	b.n	80063da <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006166:	2b00      	cmp	r3, #0
 8006168:	d116      	bne.n	8006198 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	015a      	lsls	r2, r3, #5
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	4413      	add	r3, r2
 8006172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	0151      	lsls	r1, r2, #5
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	440a      	add	r2, r1
 8006180:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006184:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	e015      	b.n	80061b8 <USB_EPStartXfer+0x310>
 800618c:	e007ffff 	.word	0xe007ffff
 8006190:	fff80000 	.word	0xfff80000
 8006194:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	69ba      	ldr	r2, [r7, #24]
 80061a8:	0151      	lsls	r1, r2, #5
 80061aa:	69fa      	ldr	r2, [r7, #28]
 80061ac:	440a      	add	r2, r1
 80061ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061b6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	68d9      	ldr	r1, [r3, #12]
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	781a      	ldrb	r2, [r3, #0]
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	b298      	uxth	r0, r3
 80061c6:	79fb      	ldrb	r3, [r7, #7]
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	4603      	mov	r3, r0
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f9b9 	bl	8006544 <USB_WritePacket>
 80061d2:	e102      	b.n	80063da <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e0:	691a      	ldr	r2, [r3, #16]
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	0159      	lsls	r1, r3, #5
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	440b      	add	r3, r1
 80061ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ee:	4619      	mov	r1, r3
 80061f0:	4b7c      	ldr	r3, [pc, #496]	@ (80063e4 <USB_EPStartXfer+0x53c>)
 80061f2:	4013      	ands	r3, r2
 80061f4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	015a      	lsls	r2, r3, #5
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	4413      	add	r3, r2
 80061fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006202:	691a      	ldr	r2, [r3, #16]
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	0159      	lsls	r1, r3, #5
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	440b      	add	r3, r1
 800620c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006210:	4619      	mov	r1, r3
 8006212:	4b75      	ldr	r3, [pc, #468]	@ (80063e8 <USB_EPStartXfer+0x540>)
 8006214:	4013      	ands	r3, r2
 8006216:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d12f      	bne.n	800627e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d003      	beq.n	800622e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	689a      	ldr	r2, [r3, #8]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	4413      	add	r3, r2
 800623e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006242:	691a      	ldr	r2, [r3, #16]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800624c:	69b9      	ldr	r1, [r7, #24]
 800624e:	0148      	lsls	r0, r1, #5
 8006250:	69f9      	ldr	r1, [r7, #28]
 8006252:	4401      	add	r1, r0
 8006254:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006258:	4313      	orrs	r3, r2
 800625a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	015a      	lsls	r2, r3, #5
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	4413      	add	r3, r2
 8006264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	0151      	lsls	r1, r2, #5
 800626e:	69fa      	ldr	r2, [r7, #28]
 8006270:	440a      	add	r2, r1
 8006272:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006276:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800627a:	6113      	str	r3, [r2, #16]
 800627c:	e05f      	b.n	800633e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d123      	bne.n	80062ce <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006292:	691a      	ldr	r2, [r3, #16]
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800629c:	69b9      	ldr	r1, [r7, #24]
 800629e:	0148      	lsls	r0, r1, #5
 80062a0:	69f9      	ldr	r1, [r7, #28]
 80062a2:	4401      	add	r1, r0
 80062a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80062a8:	4313      	orrs	r3, r2
 80062aa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	0151      	lsls	r1, r2, #5
 80062be:	69fa      	ldr	r2, [r7, #28]
 80062c0:	440a      	add	r2, r1
 80062c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062ca:	6113      	str	r3, [r2, #16]
 80062cc:	e037      	b.n	800633e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	4413      	add	r3, r2
 80062d8:	1e5a      	subs	r2, r3, #1
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	8afa      	ldrh	r2, [r7, #22]
 80062ea:	fb03 f202 	mul.w	r2, r3, r2
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062fe:	691a      	ldr	r2, [r3, #16]
 8006300:	8afb      	ldrh	r3, [r7, #22]
 8006302:	04d9      	lsls	r1, r3, #19
 8006304:	4b39      	ldr	r3, [pc, #228]	@ (80063ec <USB_EPStartXfer+0x544>)
 8006306:	400b      	ands	r3, r1
 8006308:	69b9      	ldr	r1, [r7, #24]
 800630a:	0148      	lsls	r0, r1, #5
 800630c:	69f9      	ldr	r1, [r7, #28]
 800630e:	4401      	add	r1, r0
 8006310:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006314:	4313      	orrs	r3, r2
 8006316:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	4413      	add	r3, r2
 8006320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006324:	691a      	ldr	r2, [r3, #16]
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632e:	69b9      	ldr	r1, [r7, #24]
 8006330:	0148      	lsls	r0, r1, #5
 8006332:	69f9      	ldr	r1, [r7, #28]
 8006334:	4401      	add	r1, r0
 8006336:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800633a:	4313      	orrs	r3, r2
 800633c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800633e:	79fb      	ldrb	r3, [r7, #7]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d10d      	bne.n	8006360 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d009      	beq.n	8006360 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	68d9      	ldr	r1, [r3, #12]
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	015a      	lsls	r2, r3, #5
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	4413      	add	r3, r2
 8006358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800635c:	460a      	mov	r2, r1
 800635e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	791b      	ldrb	r3, [r3, #4]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d128      	bne.n	80063ba <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006374:	2b00      	cmp	r3, #0
 8006376:	d110      	bne.n	800639a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	0151      	lsls	r1, r2, #5
 800638a:	69fa      	ldr	r2, [r7, #28]
 800638c:	440a      	add	r2, r1
 800638e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006392:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	e00f      	b.n	80063ba <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69ba      	ldr	r2, [r7, #24]
 80063aa:	0151      	lsls	r1, r2, #5
 80063ac:	69fa      	ldr	r2, [r7, #28]
 80063ae:	440a      	add	r2, r1
 80063b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063b8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69ba      	ldr	r2, [r7, #24]
 80063ca:	0151      	lsls	r1, r2, #5
 80063cc:	69fa      	ldr	r2, [r7, #28]
 80063ce:	440a      	add	r2, r1
 80063d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063d4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80063d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3720      	adds	r7, #32
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	fff80000 	.word	0xfff80000
 80063e8:	e007ffff 	.word	0xe007ffff
 80063ec:	1ff80000 	.word	0x1ff80000

080063f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b087      	sub	sp, #28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80063fe:	2300      	movs	r3, #0
 8006400:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	785b      	ldrb	r3, [r3, #1]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d14a      	bne.n	80064a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	015a      	lsls	r2, r3, #5
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	4413      	add	r3, r2
 8006418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006422:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006426:	f040 8086 	bne.w	8006536 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	683a      	ldr	r2, [r7, #0]
 800643c:	7812      	ldrb	r2, [r2, #0]
 800643e:	0151      	lsls	r1, r2, #5
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	440a      	add	r2, r1
 8006444:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006448:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800644c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	7812      	ldrb	r2, [r2, #0]
 8006462:	0151      	lsls	r1, r2, #5
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	440a      	add	r2, r1
 8006468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800646c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006470:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	3301      	adds	r3, #1
 8006476:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800647e:	4293      	cmp	r3, r2
 8006480:	d902      	bls.n	8006488 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	75fb      	strb	r3, [r7, #23]
          break;
 8006486:	e056      	b.n	8006536 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800649c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064a0:	d0e7      	beq.n	8006472 <USB_EPStopXfer+0x82>
 80064a2:	e048      	b.n	8006536 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064bc:	d13b      	bne.n	8006536 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	015a      	lsls	r2, r3, #5
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	4413      	add	r3, r2
 80064c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	7812      	ldrb	r2, [r2, #0]
 80064d2:	0151      	lsls	r1, r2, #5
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	440a      	add	r2, r1
 80064d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80064e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	683a      	ldr	r2, [r7, #0]
 80064f4:	7812      	ldrb	r2, [r2, #0]
 80064f6:	0151      	lsls	r1, r2, #5
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	440a      	add	r2, r1
 80064fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006504:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3301      	adds	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006512:	4293      	cmp	r3, r2
 8006514:	d902      	bls.n	800651c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	75fb      	strb	r3, [r7, #23]
          break;
 800651a:	e00c      	b.n	8006536 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	015a      	lsls	r2, r3, #5
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	4413      	add	r3, r2
 8006526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006530:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006534:	d0e7      	beq.n	8006506 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006536:	7dfb      	ldrb	r3, [r7, #23]
}
 8006538:	4618      	mov	r0, r3
 800653a:	371c      	adds	r7, #28
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006544:	b480      	push	{r7}
 8006546:	b089      	sub	sp, #36	@ 0x24
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	4611      	mov	r1, r2
 8006550:	461a      	mov	r2, r3
 8006552:	460b      	mov	r3, r1
 8006554:	71fb      	strb	r3, [r7, #7]
 8006556:	4613      	mov	r3, r2
 8006558:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006562:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006566:	2b00      	cmp	r3, #0
 8006568:	d123      	bne.n	80065b2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800656a:	88bb      	ldrh	r3, [r7, #4]
 800656c:	3303      	adds	r3, #3
 800656e:	089b      	lsrs	r3, r3, #2
 8006570:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006572:	2300      	movs	r3, #0
 8006574:	61bb      	str	r3, [r7, #24]
 8006576:	e018      	b.n	80065aa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006578:	79fb      	ldrb	r3, [r7, #7]
 800657a:	031a      	lsls	r2, r3, #12
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	4413      	add	r3, r2
 8006580:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006584:	461a      	mov	r2, r3
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	3301      	adds	r3, #1
 8006590:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	3301      	adds	r3, #1
 8006596:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	3301      	adds	r3, #1
 800659c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	3301      	adds	r3, #1
 80065a2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	3301      	adds	r3, #1
 80065a8:	61bb      	str	r3, [r7, #24]
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d3e2      	bcc.n	8006578 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3724      	adds	r7, #36	@ 0x24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b08b      	sub	sp, #44	@ 0x2c
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	4613      	mov	r3, r2
 80065cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80065d6:	88fb      	ldrh	r3, [r7, #6]
 80065d8:	089b      	lsrs	r3, r3, #2
 80065da:	b29b      	uxth	r3, r3
 80065dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80065de:	88fb      	ldrh	r3, [r7, #6]
 80065e0:	f003 0303 	and.w	r3, r3, #3
 80065e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80065e6:	2300      	movs	r3, #0
 80065e8:	623b      	str	r3, [r7, #32]
 80065ea:	e014      	b.n	8006616 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f6:	601a      	str	r2, [r3, #0]
    pDest++;
 80065f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fa:	3301      	adds	r3, #1
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80065fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006600:	3301      	adds	r3, #1
 8006602:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006606:	3301      	adds	r3, #1
 8006608:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	3301      	adds	r3, #1
 800660e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006610:	6a3b      	ldr	r3, [r7, #32]
 8006612:	3301      	adds	r3, #1
 8006614:	623b      	str	r3, [r7, #32]
 8006616:	6a3a      	ldr	r2, [r7, #32]
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	429a      	cmp	r2, r3
 800661c:	d3e6      	bcc.n	80065ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800661e:	8bfb      	ldrh	r3, [r7, #30]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d01e      	beq.n	8006662 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006624:	2300      	movs	r3, #0
 8006626:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800662e:	461a      	mov	r2, r3
 8006630:	f107 0310 	add.w	r3, r7, #16
 8006634:	6812      	ldr	r2, [r2, #0]
 8006636:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	6a3b      	ldr	r3, [r7, #32]
 800663c:	b2db      	uxtb	r3, r3
 800663e:	00db      	lsls	r3, r3, #3
 8006640:	fa22 f303 	lsr.w	r3, r2, r3
 8006644:	b2da      	uxtb	r2, r3
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	701a      	strb	r2, [r3, #0]
      i++;
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	3301      	adds	r3, #1
 800664e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006652:	3301      	adds	r3, #1
 8006654:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006656:	8bfb      	ldrh	r3, [r7, #30]
 8006658:	3b01      	subs	r3, #1
 800665a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800665c:	8bfb      	ldrh	r3, [r7, #30]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1ea      	bne.n	8006638 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006664:	4618      	mov	r0, r3
 8006666:	372c      	adds	r7, #44	@ 0x2c
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	785b      	ldrb	r3, [r3, #1]
 8006688:	2b01      	cmp	r3, #1
 800668a:	d12c      	bne.n	80066e6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	4413      	add	r3, r2
 8006694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	db12      	blt.n	80066c4 <USB_EPSetStall+0x54>
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00f      	beq.n	80066c4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	015a      	lsls	r2, r3, #5
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	4413      	add	r3, r2
 80066ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	0151      	lsls	r1, r2, #5
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	440a      	add	r2, r1
 80066ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80066c2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	0151      	lsls	r1, r2, #5
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	440a      	add	r2, r1
 80066da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80066e2:	6013      	str	r3, [r2, #0]
 80066e4:	e02b      	b.n	800673e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	015a      	lsls	r2, r3, #5
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4413      	add	r3, r2
 80066ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	db12      	blt.n	800671e <USB_EPSetStall+0xae>
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00f      	beq.n	800671e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	4413      	add	r3, r2
 8006706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	0151      	lsls	r1, r2, #5
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	440a      	add	r2, r1
 8006714:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006718:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800671c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	4413      	add	r3, r2
 8006726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	0151      	lsls	r1, r2, #5
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	440a      	add	r2, r1
 8006734:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006738:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800673c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	785b      	ldrb	r3, [r3, #1]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d128      	bne.n	80067ba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	0151      	lsls	r1, r2, #5
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	440a      	add	r2, r1
 800677e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006782:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006786:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	791b      	ldrb	r3, [r3, #4]
 800678c:	2b03      	cmp	r3, #3
 800678e:	d003      	beq.n	8006798 <USB_EPClearStall+0x4c>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	791b      	ldrb	r3, [r3, #4]
 8006794:	2b02      	cmp	r3, #2
 8006796:	d138      	bne.n	800680a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	0151      	lsls	r1, r2, #5
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	440a      	add	r2, r1
 80067ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	e027      	b.n	800680a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	0151      	lsls	r1, r2, #5
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	440a      	add	r2, r1
 80067d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	791b      	ldrb	r3, [r3, #4]
 80067de:	2b03      	cmp	r3, #3
 80067e0:	d003      	beq.n	80067ea <USB_EPClearStall+0x9e>
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	791b      	ldrb	r3, [r3, #4]
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d10f      	bne.n	800680a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	015a      	lsls	r2, r3, #5
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4413      	add	r3, r2
 80067f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	0151      	lsls	r1, r2, #5
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	440a      	add	r2, r1
 8006800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006804:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006808:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3714      	adds	r7, #20
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	460b      	mov	r3, r1
 8006822:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006836:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800683a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	78fb      	ldrb	r3, [r7, #3]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800684c:	68f9      	ldr	r1, [r7, #12]
 800684e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006852:	4313      	orrs	r3, r2
 8006854:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800687e:	f023 0303 	bic.w	r3, r3, #3
 8006882:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006892:	f023 0302 	bic.w	r3, r3, #2
 8006896:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b085      	sub	sp, #20
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80068c0:	f023 0303 	bic.w	r3, r3, #3
 80068c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068d4:	f043 0302 	orr.w	r3, r3, #2
 80068d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	4013      	ands	r3, r2
 80068fe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006900:	68fb      	ldr	r3, [r7, #12]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800690e:	b480      	push	{r7}
 8006910:	b085      	sub	sp, #20
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	4013      	ands	r3, r2
 8006930:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	0c1b      	lsrs	r3, r3, #16
}
 8006936:	4618      	mov	r0, r3
 8006938:	3714      	adds	r7, #20
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006942:	b480      	push	{r7}
 8006944:	b085      	sub	sp, #20
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	4013      	ands	r3, r2
 8006964:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	b29b      	uxth	r3, r3
}
 800696a:	4618      	mov	r0, r3
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006976:	b480      	push	{r7}
 8006978:	b085      	sub	sp, #20
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	460b      	mov	r3, r1
 8006980:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006986:	78fb      	ldrb	r3, [r7, #3]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	4413      	add	r3, r2
 800698e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	4013      	ands	r3, r2
 80069a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80069a4:	68bb      	ldr	r3, [r7, #8]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b087      	sub	sp, #28
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
 80069ba:	460b      	mov	r3, r1
 80069bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069d4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80069d6:	78fb      	ldrb	r3, [r7, #3]
 80069d8:	f003 030f 	and.w	r3, r3, #15
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	fa22 f303 	lsr.w	r3, r2, r3
 80069e2:	01db      	lsls	r3, r3, #7
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80069ec:	78fb      	ldrb	r3, [r7, #3]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	4013      	ands	r3, r2
 80069fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a00:	68bb      	ldr	r3, [r7, #8]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	371c      	adds	r7, #28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	f003 0301 	and.w	r3, r3, #1
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
	...

08006a2c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a46:	4619      	mov	r1, r3
 8006a48:	4b09      	ldr	r3, [pc, #36]	@ (8006a70 <USB_ActivateSetup+0x44>)
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	fffff800 	.word	0xfffff800

08006a74 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b087      	sub	sp, #28
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	607a      	str	r2, [r7, #4]
 8006a80:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	333c      	adds	r3, #60	@ 0x3c
 8006a8a:	3304      	adds	r3, #4
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	4a26      	ldr	r2, [pc, #152]	@ (8006b2c <USB_EP0_OutStart+0xb8>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d90a      	bls.n	8006aae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006aa8:	d101      	bne.n	8006aae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	e037      	b.n	8006b1e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ac8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006acc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006adc:	f043 0318 	orr.w	r3, r3, #24
 8006ae0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006af0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006af4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006af6:	7afb      	ldrb	r3, [r7, #11]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d10f      	bne.n	8006b1c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b02:	461a      	mov	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b16:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006b1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b1c:	2300      	movs	r3, #0
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	4f54300a 	.word	0x4f54300a

08006b30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b48:	d901      	bls.n	8006b4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e01b      	b.n	8006b86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	daf2      	bge.n	8006b3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	f043 0201 	orr.w	r2, r3, #1
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3301      	adds	r3, #1
 8006b6a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b72:	d901      	bls.n	8006b78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e006      	b.n	8006b86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d0f0      	beq.n	8006b66 <USB_CoreReset+0x36>

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
	...

08006b94 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006ba0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006ba4:	f002 ff86 	bl	8009ab4 <USBD_static_malloc>
 8006ba8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d109      	bne.n	8006bc4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	32b0      	adds	r2, #176	@ 0xb0
 8006bba:	2100      	movs	r1, #0
 8006bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	e0d4      	b.n	8006d6e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006bc4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006bc8:	2100      	movs	r1, #0
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f002 ffd8 	bl	8009b80 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	32b0      	adds	r2, #176	@ 0xb0
 8006bda:	68f9      	ldr	r1, [r7, #12]
 8006bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	32b0      	adds	r2, #176	@ 0xb0
 8006bea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	7c1b      	ldrb	r3, [r3, #16]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d138      	bne.n	8006c6e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006bfc:	4b5e      	ldr	r3, [pc, #376]	@ (8006d78 <USBD_CDC_Init+0x1e4>)
 8006bfe:	7819      	ldrb	r1, [r3, #0]
 8006c00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c04:	2202      	movs	r2, #2
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f002 fe31 	bl	800986e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006c0c:	4b5a      	ldr	r3, [pc, #360]	@ (8006d78 <USBD_CDC_Init+0x1e4>)
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	f003 020f 	and.w	r2, r3, #15
 8006c14:	6879      	ldr	r1, [r7, #4]
 8006c16:	4613      	mov	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	4413      	add	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	440b      	add	r3, r1
 8006c20:	3324      	adds	r3, #36	@ 0x24
 8006c22:	2201      	movs	r2, #1
 8006c24:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006c26:	4b55      	ldr	r3, [pc, #340]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006c28:	7819      	ldrb	r1, [r3, #0]
 8006c2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c2e:	2202      	movs	r2, #2
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f002 fe1c 	bl	800986e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006c36:	4b51      	ldr	r3, [pc, #324]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	f003 020f 	and.w	r2, r3, #15
 8006c3e:	6879      	ldr	r1, [r7, #4]
 8006c40:	4613      	mov	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	440b      	add	r3, r1
 8006c4a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006c4e:	2201      	movs	r2, #1
 8006c50:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006c52:	4b4b      	ldr	r3, [pc, #300]	@ (8006d80 <USBD_CDC_Init+0x1ec>)
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	f003 020f 	and.w	r2, r3, #15
 8006c5a:	6879      	ldr	r1, [r7, #4]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	009b      	lsls	r3, r3, #2
 8006c60:	4413      	add	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	440b      	add	r3, r1
 8006c66:	3326      	adds	r3, #38	@ 0x26
 8006c68:	2210      	movs	r2, #16
 8006c6a:	801a      	strh	r2, [r3, #0]
 8006c6c:	e035      	b.n	8006cda <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006c6e:	4b42      	ldr	r3, [pc, #264]	@ (8006d78 <USBD_CDC_Init+0x1e4>)
 8006c70:	7819      	ldrb	r1, [r3, #0]
 8006c72:	2340      	movs	r3, #64	@ 0x40
 8006c74:	2202      	movs	r2, #2
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f002 fdf9 	bl	800986e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8006d78 <USBD_CDC_Init+0x1e4>)
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	f003 020f 	and.w	r2, r3, #15
 8006c84:	6879      	ldr	r1, [r7, #4]
 8006c86:	4613      	mov	r3, r2
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	440b      	add	r3, r1
 8006c90:	3324      	adds	r3, #36	@ 0x24
 8006c92:	2201      	movs	r2, #1
 8006c94:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006c96:	4b39      	ldr	r3, [pc, #228]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006c98:	7819      	ldrb	r1, [r3, #0]
 8006c9a:	2340      	movs	r3, #64	@ 0x40
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f002 fde5 	bl	800986e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006ca4:	4b35      	ldr	r3, [pc, #212]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	f003 020f 	and.w	r2, r3, #15
 8006cac:	6879      	ldr	r1, [r7, #4]
 8006cae:	4613      	mov	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4413      	add	r3, r2
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	440b      	add	r3, r1
 8006cb8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006cc0:	4b2f      	ldr	r3, [pc, #188]	@ (8006d80 <USBD_CDC_Init+0x1ec>)
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	f003 020f 	and.w	r2, r3, #15
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4413      	add	r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	440b      	add	r3, r1
 8006cd4:	3326      	adds	r3, #38	@ 0x26
 8006cd6:	2210      	movs	r2, #16
 8006cd8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006cda:	4b29      	ldr	r3, [pc, #164]	@ (8006d80 <USBD_CDC_Init+0x1ec>)
 8006cdc:	7819      	ldrb	r1, [r3, #0]
 8006cde:	2308      	movs	r3, #8
 8006ce0:	2203      	movs	r2, #3
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f002 fdc3 	bl	800986e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006ce8:	4b25      	ldr	r3, [pc, #148]	@ (8006d80 <USBD_CDC_Init+0x1ec>)
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	f003 020f 	and.w	r2, r3, #15
 8006cf0:	6879      	ldr	r1, [r7, #4]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	440b      	add	r3, r1
 8006cfc:	3324      	adds	r3, #36	@ 0x24
 8006cfe:	2201      	movs	r2, #1
 8006d00:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	33b0      	adds	r3, #176	@ 0xb0
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4413      	add	r3, r2
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d101      	bne.n	8006d3c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e018      	b.n	8006d6e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	7c1b      	ldrb	r3, [r3, #16]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d10a      	bne.n	8006d5a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d44:	4b0d      	ldr	r3, [pc, #52]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006d46:	7819      	ldrb	r1, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f002 fe7a 	bl	8009a4c <USBD_LL_PrepareReceive>
 8006d58:	e008      	b.n	8006d6c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006d5a:	4b08      	ldr	r3, [pc, #32]	@ (8006d7c <USBD_CDC_Init+0x1e8>)
 8006d5c:	7819      	ldrb	r1, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006d64:	2340      	movs	r3, #64	@ 0x40
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f002 fe70 	bl	8009a4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	24000097 	.word	0x24000097
 8006d7c:	24000098 	.word	0x24000098
 8006d80:	24000099 	.word	0x24000099

08006d84 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006d90:	4b3a      	ldr	r3, [pc, #232]	@ (8006e7c <USBD_CDC_DeInit+0xf8>)
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	4619      	mov	r1, r3
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f002 fd8f 	bl	80098ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006d9c:	4b37      	ldr	r3, [pc, #220]	@ (8006e7c <USBD_CDC_DeInit+0xf8>)
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	f003 020f 	and.w	r2, r3, #15
 8006da4:	6879      	ldr	r1, [r7, #4]
 8006da6:	4613      	mov	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	440b      	add	r3, r1
 8006db0:	3324      	adds	r3, #36	@ 0x24
 8006db2:	2200      	movs	r2, #0
 8006db4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006db6:	4b32      	ldr	r3, [pc, #200]	@ (8006e80 <USBD_CDC_DeInit+0xfc>)
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f002 fd7c 	bl	80098ba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8006e80 <USBD_CDC_DeInit+0xfc>)
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	f003 020f 	and.w	r2, r3, #15
 8006dca:	6879      	ldr	r1, [r7, #4]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	440b      	add	r3, r1
 8006dd6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006dda:	2200      	movs	r2, #0
 8006ddc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006dde:	4b29      	ldr	r3, [pc, #164]	@ (8006e84 <USBD_CDC_DeInit+0x100>)
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	4619      	mov	r1, r3
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f002 fd68 	bl	80098ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006dea:	4b26      	ldr	r3, [pc, #152]	@ (8006e84 <USBD_CDC_DeInit+0x100>)
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	f003 020f 	and.w	r2, r3, #15
 8006df2:	6879      	ldr	r1, [r7, #4]
 8006df4:	4613      	mov	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4413      	add	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	440b      	add	r3, r1
 8006dfe:	3324      	adds	r3, #36	@ 0x24
 8006e00:	2200      	movs	r2, #0
 8006e02:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006e04:	4b1f      	ldr	r3, [pc, #124]	@ (8006e84 <USBD_CDC_DeInit+0x100>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	f003 020f 	and.w	r2, r3, #15
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	4413      	add	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	440b      	add	r3, r1
 8006e18:	3326      	adds	r3, #38	@ 0x26
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	32b0      	adds	r2, #176	@ 0xb0
 8006e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d01f      	beq.n	8006e70 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	33b0      	adds	r3, #176	@ 0xb0
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	32b0      	adds	r2, #176	@ 0xb0
 8006e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f002 fe3c 	bl	8009ad0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	32b0      	adds	r2, #176	@ 0xb0
 8006e62:	2100      	movs	r1, #0
 8006e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3708      	adds	r7, #8
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	24000097 	.word	0x24000097
 8006e80:	24000098 	.word	0x24000098
 8006e84:	24000099 	.word	0x24000099

08006e88 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	32b0      	adds	r2, #176	@ 0xb0
 8006e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ea0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e0bf      	b.n	8007038 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d050      	beq.n	8006f66 <USBD_CDC_Setup+0xde>
 8006ec4:	2b20      	cmp	r3, #32
 8006ec6:	f040 80af 	bne.w	8007028 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	88db      	ldrh	r3, [r3, #6]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d03a      	beq.n	8006f48 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	b25b      	sxtb	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	da1b      	bge.n	8006f14 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	33b0      	adds	r3, #176	@ 0xb0
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4413      	add	r3, r2
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	683a      	ldr	r2, [r7, #0]
 8006ef0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006ef2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006ef4:	683a      	ldr	r2, [r7, #0]
 8006ef6:	88d2      	ldrh	r2, [r2, #6]
 8006ef8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	88db      	ldrh	r3, [r3, #6]
 8006efe:	2b07      	cmp	r3, #7
 8006f00:	bf28      	it	cs
 8006f02:	2307      	movcs	r3, #7
 8006f04:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	89fa      	ldrh	r2, [r7, #14]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f001 fdbd 	bl	8008a8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006f12:	e090      	b.n	8007036 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	785a      	ldrb	r2, [r3, #1]
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	88db      	ldrh	r3, [r3, #6]
 8006f22:	2b3f      	cmp	r3, #63	@ 0x3f
 8006f24:	d803      	bhi.n	8006f2e <USBD_CDC_Setup+0xa6>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	88db      	ldrh	r3, [r3, #6]
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	e000      	b.n	8006f30 <USBD_CDC_Setup+0xa8>
 8006f2e:	2240      	movs	r2, #64	@ 0x40
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006f36:	6939      	ldr	r1, [r7, #16]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006f3e:	461a      	mov	r2, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f001 fdcf 	bl	8008ae4 <USBD_CtlPrepareRx>
      break;
 8006f46:	e076      	b.n	8007036 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	33b0      	adds	r3, #176	@ 0xb0
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	4413      	add	r3, r2
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	683a      	ldr	r2, [r7, #0]
 8006f5c:	7850      	ldrb	r0, [r2, #1]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	4798      	blx	r3
      break;
 8006f64:	e067      	b.n	8007036 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	785b      	ldrb	r3, [r3, #1]
 8006f6a:	2b0b      	cmp	r3, #11
 8006f6c:	d851      	bhi.n	8007012 <USBD_CDC_Setup+0x18a>
 8006f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f74 <USBD_CDC_Setup+0xec>)
 8006f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f74:	08006fa5 	.word	0x08006fa5
 8006f78:	08007021 	.word	0x08007021
 8006f7c:	08007013 	.word	0x08007013
 8006f80:	08007013 	.word	0x08007013
 8006f84:	08007013 	.word	0x08007013
 8006f88:	08007013 	.word	0x08007013
 8006f8c:	08007013 	.word	0x08007013
 8006f90:	08007013 	.word	0x08007013
 8006f94:	08007013 	.word	0x08007013
 8006f98:	08007013 	.word	0x08007013
 8006f9c:	08006fcf 	.word	0x08006fcf
 8006fa0:	08006ff9 	.word	0x08006ff9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	2b03      	cmp	r3, #3
 8006fae:	d107      	bne.n	8006fc0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006fb0:	f107 030a 	add.w	r3, r7, #10
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f001 fd67 	bl	8008a8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006fbe:	e032      	b.n	8007026 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f001 fce5 	bl	8008992 <USBD_CtlError>
            ret = USBD_FAIL;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	75fb      	strb	r3, [r7, #23]
          break;
 8006fcc:	e02b      	b.n	8007026 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d107      	bne.n	8006fea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006fda:	f107 030d 	add.w	r3, r7, #13
 8006fde:	2201      	movs	r2, #1
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f001 fd52 	bl	8008a8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006fe8:	e01d      	b.n	8007026 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f001 fcd0 	bl	8008992 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	75fb      	strb	r3, [r7, #23]
          break;
 8006ff6:	e016      	b.n	8007026 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b03      	cmp	r3, #3
 8007002:	d00f      	beq.n	8007024 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007004:	6839      	ldr	r1, [r7, #0]
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f001 fcc3 	bl	8008992 <USBD_CtlError>
            ret = USBD_FAIL;
 800700c:	2303      	movs	r3, #3
 800700e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007010:	e008      	b.n	8007024 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f001 fcbc 	bl	8008992 <USBD_CtlError>
          ret = USBD_FAIL;
 800701a:	2303      	movs	r3, #3
 800701c:	75fb      	strb	r3, [r7, #23]
          break;
 800701e:	e002      	b.n	8007026 <USBD_CDC_Setup+0x19e>
          break;
 8007020:	bf00      	nop
 8007022:	e008      	b.n	8007036 <USBD_CDC_Setup+0x1ae>
          break;
 8007024:	bf00      	nop
      }
      break;
 8007026:	e006      	b.n	8007036 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f001 fcb1 	bl	8008992 <USBD_CtlError>
      ret = USBD_FAIL;
 8007030:	2303      	movs	r3, #3
 8007032:	75fb      	strb	r3, [r7, #23]
      break;
 8007034:	bf00      	nop
  }

  return (uint8_t)ret;
 8007036:	7dfb      	ldrb	r3, [r7, #23]
}
 8007038:	4618      	mov	r0, r3
 800703a:	3718      	adds	r7, #24
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}

08007040 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	460b      	mov	r3, r1
 800704a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007052:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	32b0      	adds	r2, #176	@ 0xb0
 800705e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007066:	2303      	movs	r3, #3
 8007068:	e065      	b.n	8007136 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	32b0      	adds	r2, #176	@ 0xb0
 8007074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007078:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800707a:	78fb      	ldrb	r3, [r7, #3]
 800707c:	f003 020f 	and.w	r2, r3, #15
 8007080:	6879      	ldr	r1, [r7, #4]
 8007082:	4613      	mov	r3, r2
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4413      	add	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	440b      	add	r3, r1
 800708c:	3318      	adds	r3, #24
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d02f      	beq.n	80070f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007094:	78fb      	ldrb	r3, [r7, #3]
 8007096:	f003 020f 	and.w	r2, r3, #15
 800709a:	6879      	ldr	r1, [r7, #4]
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	3318      	adds	r3, #24
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	78fb      	ldrb	r3, [r7, #3]
 80070ac:	f003 010f 	and.w	r1, r3, #15
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	460b      	mov	r3, r1
 80070b4:	00db      	lsls	r3, r3, #3
 80070b6:	440b      	add	r3, r1
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4403      	add	r3, r0
 80070bc:	331c      	adds	r3, #28
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	fbb2 f1f3 	udiv	r1, r2, r3
 80070c4:	fb01 f303 	mul.w	r3, r1, r3
 80070c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d112      	bne.n	80070f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80070ce:	78fb      	ldrb	r3, [r7, #3]
 80070d0:	f003 020f 	and.w	r2, r3, #15
 80070d4:	6879      	ldr	r1, [r7, #4]
 80070d6:	4613      	mov	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4413      	add	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	440b      	add	r3, r1
 80070e0:	3318      	adds	r3, #24
 80070e2:	2200      	movs	r2, #0
 80070e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80070e6:	78f9      	ldrb	r1, [r7, #3]
 80070e8:	2300      	movs	r3, #0
 80070ea:	2200      	movs	r2, #0
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f002 fc8c 	bl	8009a0a <USBD_LL_Transmit>
 80070f2:	e01f      	b.n	8007134 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	33b0      	adds	r3, #176	@ 0xb0
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d010      	beq.n	8007134 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	33b0      	adds	r3, #176	@ 0xb0
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4413      	add	r3, r2
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007130:	78fa      	ldrb	r2, [r7, #3]
 8007132:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
 8007146:	460b      	mov	r3, r1
 8007148:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	32b0      	adds	r2, #176	@ 0xb0
 8007154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007158:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	32b0      	adds	r2, #176	@ 0xb0
 8007164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800716c:	2303      	movs	r3, #3
 800716e:	e01a      	b.n	80071a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007170:	78fb      	ldrb	r3, [r7, #3]
 8007172:	4619      	mov	r1, r3
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f002 fc8a 	bl	8009a8e <USBD_LL_GetRxDataSize>
 800717a:	4602      	mov	r2, r0
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	33b0      	adds	r3, #176	@ 0xb0
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80071a0:	4611      	mov	r1, r2
 80071a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3710      	adds	r7, #16
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b084      	sub	sp, #16
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	32b0      	adds	r2, #176	@ 0xb0
 80071c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e024      	b.n	800721a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	33b0      	adds	r3, #176	@ 0xb0
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d019      	beq.n	8007218 <USBD_CDC_EP0_RxReady+0x6a>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80071ea:	2bff      	cmp	r3, #255	@ 0xff
 80071ec:	d014      	beq.n	8007218 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	33b0      	adds	r3, #176	@ 0xb0
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4413      	add	r3, r2
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007206:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800720e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	22ff      	movs	r2, #255	@ 0xff
 8007214:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
	...

08007224 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800722c:	2182      	movs	r1, #130	@ 0x82
 800722e:	4818      	ldr	r0, [pc, #96]	@ (8007290 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007230:	f000 fd4f 	bl	8007cd2 <USBD_GetEpDesc>
 8007234:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007236:	2101      	movs	r1, #1
 8007238:	4815      	ldr	r0, [pc, #84]	@ (8007290 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800723a:	f000 fd4a 	bl	8007cd2 <USBD_GetEpDesc>
 800723e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007240:	2181      	movs	r1, #129	@ 0x81
 8007242:	4813      	ldr	r0, [pc, #76]	@ (8007290 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007244:	f000 fd45 	bl	8007cd2 <USBD_GetEpDesc>
 8007248:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2210      	movs	r2, #16
 8007254:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d006      	beq.n	800726a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	2200      	movs	r2, #0
 8007260:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007264:	711a      	strb	r2, [r3, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d006      	beq.n	800727e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007278:	711a      	strb	r2, [r3, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2243      	movs	r2, #67	@ 0x43
 8007282:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007284:	4b02      	ldr	r3, [pc, #8]	@ (8007290 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007286:	4618      	mov	r0, r3
 8007288:	3718      	adds	r7, #24
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	24000054 	.word	0x24000054

08007294 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800729c:	2182      	movs	r1, #130	@ 0x82
 800729e:	4818      	ldr	r0, [pc, #96]	@ (8007300 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072a0:	f000 fd17 	bl	8007cd2 <USBD_GetEpDesc>
 80072a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80072a6:	2101      	movs	r1, #1
 80072a8:	4815      	ldr	r0, [pc, #84]	@ (8007300 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072aa:	f000 fd12 	bl	8007cd2 <USBD_GetEpDesc>
 80072ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80072b0:	2181      	movs	r1, #129	@ 0x81
 80072b2:	4813      	ldr	r0, [pc, #76]	@ (8007300 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80072b4:	f000 fd0d 	bl	8007cd2 <USBD_GetEpDesc>
 80072b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d002      	beq.n	80072c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	2210      	movs	r2, #16
 80072c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d006      	beq.n	80072da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	2200      	movs	r2, #0
 80072d0:	711a      	strb	r2, [r3, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f042 0202 	orr.w	r2, r2, #2
 80072d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d006      	beq.n	80072ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	711a      	strb	r2, [r3, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f042 0202 	orr.w	r2, r2, #2
 80072ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2243      	movs	r2, #67	@ 0x43
 80072f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80072f4:	4b02      	ldr	r3, [pc, #8]	@ (8007300 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3718      	adds	r7, #24
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	24000054 	.word	0x24000054

08007304 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800730c:	2182      	movs	r1, #130	@ 0x82
 800730e:	4818      	ldr	r0, [pc, #96]	@ (8007370 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007310:	f000 fcdf 	bl	8007cd2 <USBD_GetEpDesc>
 8007314:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007316:	2101      	movs	r1, #1
 8007318:	4815      	ldr	r0, [pc, #84]	@ (8007370 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800731a:	f000 fcda 	bl	8007cd2 <USBD_GetEpDesc>
 800731e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007320:	2181      	movs	r1, #129	@ 0x81
 8007322:	4813      	ldr	r0, [pc, #76]	@ (8007370 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007324:	f000 fcd5 	bl	8007cd2 <USBD_GetEpDesc>
 8007328:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d002      	beq.n	8007336 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2210      	movs	r2, #16
 8007334:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d006      	beq.n	800734a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	2200      	movs	r2, #0
 8007340:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007344:	711a      	strb	r2, [r3, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d006      	beq.n	800735e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007358:	711a      	strb	r2, [r3, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2243      	movs	r2, #67	@ 0x43
 8007362:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007364:	4b02      	ldr	r3, [pc, #8]	@ (8007370 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	24000054 	.word	0x24000054

08007374 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	220a      	movs	r2, #10
 8007380:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007382:	4b03      	ldr	r3, [pc, #12]	@ (8007390 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007384:	4618      	mov	r0, r3
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	24000010 	.word	0x24000010

08007394 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e009      	b.n	80073bc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	33b0      	adds	r3, #176	@ 0xb0
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	4413      	add	r3, r2
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	32b0      	adds	r2, #176	@ 0xb0
 80073de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e008      	b.n	8007400 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	68ba      	ldr	r2, [r7, #8]
 80073f2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	687a      	ldr	r2, [r7, #4]
 80073fa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	371c      	adds	r7, #28
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800740c:	b480      	push	{r7}
 800740e:	b085      	sub	sp, #20
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	32b0      	adds	r2, #176	@ 0xb0
 8007420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007424:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d101      	bne.n	8007430 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800742c:	2303      	movs	r3, #3
 800742e:	e004      	b.n	800743a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
	...

08007448 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	32b0      	adds	r2, #176	@ 0xb0
 800745a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800745e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007460:	2301      	movs	r3, #1
 8007462:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800746a:	2303      	movs	r3, #3
 800746c:	e025      	b.n	80074ba <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007474:	2b00      	cmp	r3, #0
 8007476:	d11f      	bne.n	80074b8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	2201      	movs	r2, #1
 800747c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007480:	4b10      	ldr	r3, [pc, #64]	@ (80074c4 <USBD_CDC_TransmitPacket+0x7c>)
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	f003 020f 	and.w	r2, r3, #15
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	4613      	mov	r3, r2
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	4413      	add	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4403      	add	r3, r0
 800749a:	3318      	adds	r3, #24
 800749c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800749e:	4b09      	ldr	r3, [pc, #36]	@ (80074c4 <USBD_CDC_TransmitPacket+0x7c>)
 80074a0:	7819      	ldrb	r1, [r3, #0]
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f002 faab 	bl	8009a0a <USBD_LL_Transmit>

    ret = USBD_OK;
 80074b4:	2300      	movs	r3, #0
 80074b6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80074b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	24000097 	.word	0x24000097

080074c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	32b0      	adds	r2, #176	@ 0xb0
 80074da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074de:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	32b0      	adds	r2, #176	@ 0xb0
 80074ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d101      	bne.n	80074f6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e018      	b.n	8007528 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	7c1b      	ldrb	r3, [r3, #16]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80074fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007530 <USBD_CDC_ReceivePacket+0x68>)
 8007500:	7819      	ldrb	r1, [r3, #0]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f002 fa9d 	bl	8009a4c <USBD_LL_PrepareReceive>
 8007512:	e008      	b.n	8007526 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007514:	4b06      	ldr	r3, [pc, #24]	@ (8007530 <USBD_CDC_ReceivePacket+0x68>)
 8007516:	7819      	ldrb	r1, [r3, #0]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800751e:	2340      	movs	r3, #64	@ 0x40
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f002 fa93 	bl	8009a4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	4618      	mov	r0, r3
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	24000098 	.word	0x24000098

08007534 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	4613      	mov	r3, r2
 8007540:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d101      	bne.n	800754c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007548:	2303      	movs	r3, #3
 800754a:	e01f      	b.n	800758c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	79fa      	ldrb	r2, [r7, #7]
 800757e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f002 f8bf 	bl	8009704 <USBD_LL_Init>
 8007586:	4603      	mov	r3, r0
 8007588:	75fb      	strb	r3, [r7, #23]

  return ret;
 800758a:	7dfb      	ldrb	r3, [r7, #23]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3718      	adds	r7, #24
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800759e:	2300      	movs	r3, #0
 80075a0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d101      	bne.n	80075ac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e025      	b.n	80075f8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	683a      	ldr	r2, [r7, #0]
 80075b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	32ae      	adds	r2, #174	@ 0xae
 80075be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00f      	beq.n	80075e8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	32ae      	adds	r2, #174	@ 0xae
 80075d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d8:	f107 020e 	add.w	r2, r7, #14
 80075dc:	4610      	mov	r0, r2
 80075de:	4798      	blx	r3
 80075e0:	4602      	mov	r2, r0
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075ee:	1c5a      	adds	r2, r3, #1
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f002 f915 	bl	8009838 <USBD_LL_Start>
 800760e:	4603      	mov	r3, r0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3708      	adds	r7, #8
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007620:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007622:	4618      	mov	r0, r3
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr

0800762e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b084      	sub	sp, #16
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
 8007636:	460b      	mov	r3, r1
 8007638:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007644:	2b00      	cmp	r3, #0
 8007646:	d009      	beq.n	800765c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	78fa      	ldrb	r2, [r7, #3]
 8007652:	4611      	mov	r1, r2
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	4798      	blx	r3
 8007658:	4603      	mov	r3, r0
 800765a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800765c:	7bfb      	ldrb	r3, [r7, #15]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	460b      	mov	r3, r1
 8007670:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	78fa      	ldrb	r2, [r7, #3]
 8007680:	4611      	mov	r1, r2
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	4798      	blx	r3
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d001      	beq.n	8007690 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800768c:	2303      	movs	r3, #3
 800768e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007690:	7bfb      	ldrb	r3, [r7, #15]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b084      	sub	sp, #16
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f001 f936 	bl	800891e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80076c0:	461a      	mov	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80076ce:	f003 031f 	and.w	r3, r3, #31
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d01a      	beq.n	800770c <USBD_LL_SetupStage+0x72>
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d822      	bhi.n	8007720 <USBD_LL_SetupStage+0x86>
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d002      	beq.n	80076e4 <USBD_LL_SetupStage+0x4a>
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d00a      	beq.n	80076f8 <USBD_LL_SetupStage+0x5e>
 80076e2:	e01d      	b.n	8007720 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076ea:	4619      	mov	r1, r3
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 fb63 	bl	8007db8 <USBD_StdDevReq>
 80076f2:	4603      	mov	r3, r0
 80076f4:	73fb      	strb	r3, [r7, #15]
      break;
 80076f6:	e020      	b.n	800773a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80076fe:	4619      	mov	r1, r3
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 fbcb 	bl	8007e9c <USBD_StdItfReq>
 8007706:	4603      	mov	r3, r0
 8007708:	73fb      	strb	r3, [r7, #15]
      break;
 800770a:	e016      	b.n	800773a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 fc2d 	bl	8007f74 <USBD_StdEPReq>
 800771a:	4603      	mov	r3, r0
 800771c:	73fb      	strb	r3, [r7, #15]
      break;
 800771e:	e00c      	b.n	800773a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007726:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800772a:	b2db      	uxtb	r3, r3
 800772c:	4619      	mov	r1, r3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f002 f8e2 	bl	80098f8 <USBD_LL_StallEP>
 8007734:	4603      	mov	r3, r0
 8007736:	73fb      	strb	r3, [r7, #15]
      break;
 8007738:	bf00      	nop
  }

  return ret;
 800773a:	7bfb      	ldrb	r3, [r7, #15]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b086      	sub	sp, #24
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	460b      	mov	r3, r1
 800774e:	607a      	str	r2, [r7, #4]
 8007750:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007756:	7afb      	ldrb	r3, [r7, #11]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d16e      	bne.n	800783a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007762:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800776a:	2b03      	cmp	r3, #3
 800776c:	f040 8098 	bne.w	80078a0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	429a      	cmp	r2, r3
 800777a:	d913      	bls.n	80077a4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	689a      	ldr	r2, [r3, #8]
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	1ad2      	subs	r2, r2, r3
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	68da      	ldr	r2, [r3, #12]
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	4293      	cmp	r3, r2
 8007794:	bf28      	it	cs
 8007796:	4613      	movcs	r3, r2
 8007798:	461a      	mov	r2, r3
 800779a:	6879      	ldr	r1, [r7, #4]
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f001 f9be 	bl	8008b1e <USBD_CtlContinueRx>
 80077a2:	e07d      	b.n	80078a0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80077aa:	f003 031f 	and.w	r3, r3, #31
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d014      	beq.n	80077dc <USBD_LL_DataOutStage+0x98>
 80077b2:	2b02      	cmp	r3, #2
 80077b4:	d81d      	bhi.n	80077f2 <USBD_LL_DataOutStage+0xae>
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d002      	beq.n	80077c0 <USBD_LL_DataOutStage+0x7c>
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d003      	beq.n	80077c6 <USBD_LL_DataOutStage+0x82>
 80077be:	e018      	b.n	80077f2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80077c0:	2300      	movs	r3, #0
 80077c2:	75bb      	strb	r3, [r7, #22]
            break;
 80077c4:	e018      	b.n	80077f8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	4619      	mov	r1, r3
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 fa64 	bl	8007c9e <USBD_CoreFindIF>
 80077d6:	4603      	mov	r3, r0
 80077d8:	75bb      	strb	r3, [r7, #22]
            break;
 80077da:	e00d      	b.n	80077f8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	4619      	mov	r1, r3
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f000 fa66 	bl	8007cb8 <USBD_CoreFindEP>
 80077ec:	4603      	mov	r3, r0
 80077ee:	75bb      	strb	r3, [r7, #22]
            break;
 80077f0:	e002      	b.n	80077f8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	75bb      	strb	r3, [r7, #22]
            break;
 80077f6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80077f8:	7dbb      	ldrb	r3, [r7, #22]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d119      	bne.n	8007832 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007804:	b2db      	uxtb	r3, r3
 8007806:	2b03      	cmp	r3, #3
 8007808:	d113      	bne.n	8007832 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800780a:	7dba      	ldrb	r2, [r7, #22]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	32ae      	adds	r2, #174	@ 0xae
 8007810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00b      	beq.n	8007832 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800781a:	7dba      	ldrb	r2, [r7, #22]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007822:	7dba      	ldrb	r2, [r7, #22]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	32ae      	adds	r2, #174	@ 0xae
 8007828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	f001 f984 	bl	8008b40 <USBD_CtlSendStatus>
 8007838:	e032      	b.n	80078a0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800783a:	7afb      	ldrb	r3, [r7, #11]
 800783c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007840:	b2db      	uxtb	r3, r3
 8007842:	4619      	mov	r1, r3
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fa37 	bl	8007cb8 <USBD_CoreFindEP>
 800784a:	4603      	mov	r3, r0
 800784c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800784e:	7dbb      	ldrb	r3, [r7, #22]
 8007850:	2bff      	cmp	r3, #255	@ 0xff
 8007852:	d025      	beq.n	80078a0 <USBD_LL_DataOutStage+0x15c>
 8007854:	7dbb      	ldrb	r3, [r7, #22]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d122      	bne.n	80078a0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b03      	cmp	r3, #3
 8007864:	d117      	bne.n	8007896 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007866:	7dba      	ldrb	r2, [r7, #22]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	32ae      	adds	r2, #174	@ 0xae
 800786c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00f      	beq.n	8007896 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007876:	7dba      	ldrb	r2, [r7, #22]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800787e:	7dba      	ldrb	r2, [r7, #22]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	32ae      	adds	r2, #174	@ 0xae
 8007884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	7afa      	ldrb	r2, [r7, #11]
 800788c:	4611      	mov	r1, r2
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	4798      	blx	r3
 8007892:	4603      	mov	r3, r0
 8007894:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007896:	7dfb      	ldrb	r3, [r7, #23]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800789c:	7dfb      	ldrb	r3, [r7, #23]
 800789e:	e000      	b.n	80078a2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3718      	adds	r7, #24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b086      	sub	sp, #24
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	60f8      	str	r0, [r7, #12]
 80078b2:	460b      	mov	r3, r1
 80078b4:	607a      	str	r2, [r7, #4]
 80078b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80078b8:	7afb      	ldrb	r3, [r7, #11]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d16f      	bne.n	800799e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	3314      	adds	r3, #20
 80078c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d15a      	bne.n	8007984 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	689a      	ldr	r2, [r3, #8]
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d914      	bls.n	8007904 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	1ad2      	subs	r2, r2, r3
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	461a      	mov	r2, r3
 80078ee:	6879      	ldr	r1, [r7, #4]
 80078f0:	68f8      	ldr	r0, [r7, #12]
 80078f2:	f001 f8e6 	bl	8008ac2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078f6:	2300      	movs	r3, #0
 80078f8:	2200      	movs	r2, #0
 80078fa:	2100      	movs	r1, #0
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f002 f8a5 	bl	8009a4c <USBD_LL_PrepareReceive>
 8007902:	e03f      	b.n	8007984 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	68da      	ldr	r2, [r3, #12]
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	429a      	cmp	r2, r3
 800790e:	d11c      	bne.n	800794a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007918:	429a      	cmp	r2, r3
 800791a:	d316      	bcc.n	800794a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007926:	429a      	cmp	r2, r3
 8007928:	d20f      	bcs.n	800794a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800792a:	2200      	movs	r2, #0
 800792c:	2100      	movs	r1, #0
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f001 f8c7 	bl	8008ac2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800793c:	2300      	movs	r3, #0
 800793e:	2200      	movs	r2, #0
 8007940:	2100      	movs	r1, #0
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f002 f882 	bl	8009a4c <USBD_LL_PrepareReceive>
 8007948:	e01c      	b.n	8007984 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007950:	b2db      	uxtb	r3, r3
 8007952:	2b03      	cmp	r3, #3
 8007954:	d10f      	bne.n	8007976 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d009      	beq.n	8007976 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	68f8      	ldr	r0, [r7, #12]
 8007974:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007976:	2180      	movs	r1, #128	@ 0x80
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f001 ffbd 	bl	80098f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	f001 f8f1 	bl	8008b66 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d03a      	beq.n	8007a04 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff fe42 	bl	8007618 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800799c:	e032      	b.n	8007a04 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800799e:	7afb      	ldrb	r3, [r7, #11]
 80079a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	4619      	mov	r1, r3
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 f985 	bl	8007cb8 <USBD_CoreFindEP>
 80079ae:	4603      	mov	r3, r0
 80079b0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079b2:	7dfb      	ldrb	r3, [r7, #23]
 80079b4:	2bff      	cmp	r3, #255	@ 0xff
 80079b6:	d025      	beq.n	8007a04 <USBD_LL_DataInStage+0x15a>
 80079b8:	7dfb      	ldrb	r3, [r7, #23]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d122      	bne.n	8007a04 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b03      	cmp	r3, #3
 80079c8:	d11c      	bne.n	8007a04 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80079ca:	7dfa      	ldrb	r2, [r7, #23]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	32ae      	adds	r2, #174	@ 0xae
 80079d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d014      	beq.n	8007a04 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80079da:	7dfa      	ldrb	r2, [r7, #23]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80079e2:	7dfa      	ldrb	r2, [r7, #23]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	32ae      	adds	r2, #174	@ 0xae
 80079e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	7afa      	ldrb	r2, [r7, #11]
 80079f0:	4611      	mov	r1, r2
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	4798      	blx	r3
 80079f6:	4603      	mov	r3, r0
 80079f8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80079fa:	7dbb      	ldrb	r3, [r7, #22]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007a00:	7dbb      	ldrb	r3, [r7, #22]
 8007a02:	e000      	b.n	8007a06 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3718      	adds	r7, #24
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b084      	sub	sp, #16
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d014      	beq.n	8007a74 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00e      	beq.n	8007a74 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	6852      	ldr	r2, [r2, #4]
 8007a62:	b2d2      	uxtb	r2, r2
 8007a64:	4611      	mov	r1, r2
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	4798      	blx	r3
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d001      	beq.n	8007a74 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007a70:	2303      	movs	r3, #3
 8007a72:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a74:	2340      	movs	r3, #64	@ 0x40
 8007a76:	2200      	movs	r2, #0
 8007a78:	2100      	movs	r1, #0
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f001 fef7 	bl	800986e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2240      	movs	r2, #64	@ 0x40
 8007a8c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a90:	2340      	movs	r3, #64	@ 0x40
 8007a92:	2200      	movs	r2, #0
 8007a94:	2180      	movs	r1, #128	@ 0x80
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f001 fee9 	bl	800986e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2240      	movs	r2, #64	@ 0x40
 8007aa6:	621a      	str	r2, [r3, #32]

  return ret;
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	460b      	mov	r3, r1
 8007abc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	78fa      	ldrb	r2, [r7, #3]
 8007ac2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	370c      	adds	r7, #12
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b083      	sub	sp, #12
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b04      	cmp	r3, #4
 8007ae4:	d006      	beq.n	8007af4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2204      	movs	r2, #4
 8007af8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b083      	sub	sp, #12
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b04      	cmp	r3, #4
 8007b1c:	d106      	bne.n	8007b2c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007b24:	b2da      	uxtb	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	370c      	adds	r7, #12
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr

08007b3a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d110      	bne.n	8007b70 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00b      	beq.n	8007b70 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d005      	beq.n	8007b70 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b6a:	69db      	ldr	r3, [r3, #28]
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b082      	sub	sp, #8
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	460b      	mov	r3, r1
 8007b84:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	32ae      	adds	r2, #174	@ 0xae
 8007b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d101      	bne.n	8007b9c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e01c      	b.n	8007bd6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b03      	cmp	r3, #3
 8007ba6:	d115      	bne.n	8007bd4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	32ae      	adds	r2, #174	@ 0xae
 8007bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb6:	6a1b      	ldr	r3, [r3, #32]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00b      	beq.n	8007bd4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	32ae      	adds	r2, #174	@ 0xae
 8007bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	78fa      	ldrb	r2, [r7, #3]
 8007bce:	4611      	mov	r1, r2
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3708      	adds	r7, #8
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b082      	sub	sp, #8
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
 8007be6:	460b      	mov	r3, r1
 8007be8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	32ae      	adds	r2, #174	@ 0xae
 8007bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d101      	bne.n	8007c00 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e01c      	b.n	8007c3a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b03      	cmp	r3, #3
 8007c0a:	d115      	bne.n	8007c38 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	32ae      	adds	r2, #174	@ 0xae
 8007c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00b      	beq.n	8007c38 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	32ae      	adds	r2, #174	@ 0xae
 8007c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c30:	78fa      	ldrb	r2, [r7, #3]
 8007c32:	4611      	mov	r1, r2
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b083      	sub	sp, #12
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007c60:	2300      	movs	r3, #0
 8007c62:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00e      	beq.n	8007c94 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6852      	ldr	r2, [r2, #4]
 8007c82:	b2d2      	uxtb	r2, r2
 8007c84:	4611      	mov	r1, r2
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	4798      	blx	r3
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d001      	beq.n	8007c94 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007c90:	2303      	movs	r3, #3
 8007c92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b083      	sub	sp, #12
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007caa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007cc4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b086      	sub	sp, #24
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
 8007cda:	460b      	mov	r3, r1
 8007cdc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	885b      	ldrh	r3, [r3, #2]
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	7812      	ldrb	r2, [r2, #0]
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d91f      	bls.n	8007d38 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007cfe:	e013      	b.n	8007d28 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d00:	f107 030a 	add.w	r3, r7, #10
 8007d04:	4619      	mov	r1, r3
 8007d06:	6978      	ldr	r0, [r7, #20]
 8007d08:	f000 f81b 	bl	8007d42 <USBD_GetNextDesc>
 8007d0c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	785b      	ldrb	r3, [r3, #1]
 8007d12:	2b05      	cmp	r3, #5
 8007d14:	d108      	bne.n	8007d28 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	789b      	ldrb	r3, [r3, #2]
 8007d1e:	78fa      	ldrb	r2, [r7, #3]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d008      	beq.n	8007d36 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007d24:	2300      	movs	r3, #0
 8007d26:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	885b      	ldrh	r3, [r3, #2]
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	897b      	ldrh	r3, [r7, #10]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d8e5      	bhi.n	8007d00 <USBD_GetEpDesc+0x2e>
 8007d34:	e000      	b.n	8007d38 <USBD_GetEpDesc+0x66>
          break;
 8007d36:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007d38:	693b      	ldr	r3, [r7, #16]
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3718      	adds	r7, #24
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	7812      	ldrb	r2, [r2, #0]
 8007d58:	4413      	add	r3, r2
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	461a      	mov	r2, r3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4413      	add	r3, r2
 8007d6a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3714      	adds	r7, #20
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b087      	sub	sp, #28
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007d98:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007d9c:	021b      	lsls	r3, r3, #8
 8007d9e:	b21a      	sxth	r2, r3
 8007da0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	b21b      	sxth	r3, r3
 8007da8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007daa:	89fb      	ldrh	r3, [r7, #14]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	371c      	adds	r7, #28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007dce:	2b40      	cmp	r3, #64	@ 0x40
 8007dd0:	d005      	beq.n	8007dde <USBD_StdDevReq+0x26>
 8007dd2:	2b40      	cmp	r3, #64	@ 0x40
 8007dd4:	d857      	bhi.n	8007e86 <USBD_StdDevReq+0xce>
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00f      	beq.n	8007dfa <USBD_StdDevReq+0x42>
 8007dda:	2b20      	cmp	r3, #32
 8007ddc:	d153      	bne.n	8007e86 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	32ae      	adds	r2, #174	@ 0xae
 8007de8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	6839      	ldr	r1, [r7, #0]
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	4798      	blx	r3
 8007df4:	4603      	mov	r3, r0
 8007df6:	73fb      	strb	r3, [r7, #15]
      break;
 8007df8:	e04a      	b.n	8007e90 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	785b      	ldrb	r3, [r3, #1]
 8007dfe:	2b09      	cmp	r3, #9
 8007e00:	d83b      	bhi.n	8007e7a <USBD_StdDevReq+0xc2>
 8007e02:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <USBD_StdDevReq+0x50>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e5d 	.word	0x08007e5d
 8007e0c:	08007e71 	.word	0x08007e71
 8007e10:	08007e7b 	.word	0x08007e7b
 8007e14:	08007e67 	.word	0x08007e67
 8007e18:	08007e7b 	.word	0x08007e7b
 8007e1c:	08007e3b 	.word	0x08007e3b
 8007e20:	08007e31 	.word	0x08007e31
 8007e24:	08007e7b 	.word	0x08007e7b
 8007e28:	08007e53 	.word	0x08007e53
 8007e2c:	08007e45 	.word	0x08007e45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007e30:	6839      	ldr	r1, [r7, #0]
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fa3c 	bl	80082b0 <USBD_GetDescriptor>
          break;
 8007e38:	e024      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007e3a:	6839      	ldr	r1, [r7, #0]
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 fbcb 	bl	80085d8 <USBD_SetAddress>
          break;
 8007e42:	e01f      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fc0a 	bl	8008660 <USBD_SetConfig>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	73fb      	strb	r3, [r7, #15]
          break;
 8007e50:	e018      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e52:	6839      	ldr	r1, [r7, #0]
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 fcad 	bl	80087b4 <USBD_GetConfig>
          break;
 8007e5a:	e013      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fcde 	bl	8008820 <USBD_GetStatus>
          break;
 8007e64:	e00e      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e66:	6839      	ldr	r1, [r7, #0]
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 fd0d 	bl	8008888 <USBD_SetFeature>
          break;
 8007e6e:	e009      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e70:	6839      	ldr	r1, [r7, #0]
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f000 fd31 	bl	80088da <USBD_ClrFeature>
          break;
 8007e78:	e004      	b.n	8007e84 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007e7a:	6839      	ldr	r1, [r7, #0]
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fd88 	bl	8008992 <USBD_CtlError>
          break;
 8007e82:	bf00      	nop
      }
      break;
 8007e84:	e004      	b.n	8007e90 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007e86:	6839      	ldr	r1, [r7, #0]
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fd82 	bl	8008992 <USBD_CtlError>
      break;
 8007e8e:	bf00      	nop
  }

  return ret;
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop

08007e9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007eb2:	2b40      	cmp	r3, #64	@ 0x40
 8007eb4:	d005      	beq.n	8007ec2 <USBD_StdItfReq+0x26>
 8007eb6:	2b40      	cmp	r3, #64	@ 0x40
 8007eb8:	d852      	bhi.n	8007f60 <USBD_StdItfReq+0xc4>
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d001      	beq.n	8007ec2 <USBD_StdItfReq+0x26>
 8007ebe:	2b20      	cmp	r3, #32
 8007ec0:	d14e      	bne.n	8007f60 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d840      	bhi.n	8007f52 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	889b      	ldrh	r3, [r3, #4]
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d836      	bhi.n	8007f48 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	889b      	ldrh	r3, [r3, #4]
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f7ff fedb 	bl	8007c9e <USBD_CoreFindIF>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eec:	7bbb      	ldrb	r3, [r7, #14]
 8007eee:	2bff      	cmp	r3, #255	@ 0xff
 8007ef0:	d01d      	beq.n	8007f2e <USBD_StdItfReq+0x92>
 8007ef2:	7bbb      	ldrb	r3, [r7, #14]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d11a      	bne.n	8007f2e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007ef8:	7bba      	ldrb	r2, [r7, #14]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	32ae      	adds	r2, #174	@ 0xae
 8007efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00f      	beq.n	8007f28 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007f08:	7bba      	ldrb	r2, [r7, #14]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007f10:	7bba      	ldrb	r2, [r7, #14]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	32ae      	adds	r2, #174	@ 0xae
 8007f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	6839      	ldr	r1, [r7, #0]
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	4798      	blx	r3
 8007f22:	4603      	mov	r3, r0
 8007f24:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f26:	e004      	b.n	8007f32 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007f2c:	e001      	b.n	8007f32 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	88db      	ldrh	r3, [r3, #6]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d110      	bne.n	8007f5c <USBD_StdItfReq+0xc0>
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d10d      	bne.n	8007f5c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f000 fdfd 	bl	8008b40 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007f46:	e009      	b.n	8007f5c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 fd21 	bl	8008992 <USBD_CtlError>
          break;
 8007f50:	e004      	b.n	8007f5c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007f52:	6839      	ldr	r1, [r7, #0]
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f000 fd1c 	bl	8008992 <USBD_CtlError>
          break;
 8007f5a:	e000      	b.n	8007f5e <USBD_StdItfReq+0xc2>
          break;
 8007f5c:	bf00      	nop
      }
      break;
 8007f5e:	e004      	b.n	8007f6a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fd15 	bl	8008992 <USBD_CtlError>
      break;
 8007f68:	bf00      	nop
  }

  return ret;
 8007f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	889b      	ldrh	r3, [r3, #4]
 8007f86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f90:	2b40      	cmp	r3, #64	@ 0x40
 8007f92:	d007      	beq.n	8007fa4 <USBD_StdEPReq+0x30>
 8007f94:	2b40      	cmp	r3, #64	@ 0x40
 8007f96:	f200 817f 	bhi.w	8008298 <USBD_StdEPReq+0x324>
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d02a      	beq.n	8007ff4 <USBD_StdEPReq+0x80>
 8007f9e:	2b20      	cmp	r3, #32
 8007fa0:	f040 817a 	bne.w	8008298 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007fa4:	7bbb      	ldrb	r3, [r7, #14]
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff fe85 	bl	8007cb8 <USBD_CoreFindEP>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fb2:	7b7b      	ldrb	r3, [r7, #13]
 8007fb4:	2bff      	cmp	r3, #255	@ 0xff
 8007fb6:	f000 8174 	beq.w	80082a2 <USBD_StdEPReq+0x32e>
 8007fba:	7b7b      	ldrb	r3, [r7, #13]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f040 8170 	bne.w	80082a2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007fc2:	7b7a      	ldrb	r2, [r7, #13]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007fca:	7b7a      	ldrb	r2, [r7, #13]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	32ae      	adds	r2, #174	@ 0xae
 8007fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f000 8163 	beq.w	80082a2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007fdc:	7b7a      	ldrb	r2, [r7, #13]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	32ae      	adds	r2, #174	@ 0xae
 8007fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	6839      	ldr	r1, [r7, #0]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	4798      	blx	r3
 8007fee:	4603      	mov	r3, r0
 8007ff0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ff2:	e156      	b.n	80082a2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	785b      	ldrb	r3, [r3, #1]
 8007ff8:	2b03      	cmp	r3, #3
 8007ffa:	d008      	beq.n	800800e <USBD_StdEPReq+0x9a>
 8007ffc:	2b03      	cmp	r3, #3
 8007ffe:	f300 8145 	bgt.w	800828c <USBD_StdEPReq+0x318>
 8008002:	2b00      	cmp	r3, #0
 8008004:	f000 809b 	beq.w	800813e <USBD_StdEPReq+0x1ca>
 8008008:	2b01      	cmp	r3, #1
 800800a:	d03c      	beq.n	8008086 <USBD_StdEPReq+0x112>
 800800c:	e13e      	b.n	800828c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b02      	cmp	r3, #2
 8008018:	d002      	beq.n	8008020 <USBD_StdEPReq+0xac>
 800801a:	2b03      	cmp	r3, #3
 800801c:	d016      	beq.n	800804c <USBD_StdEPReq+0xd8>
 800801e:	e02c      	b.n	800807a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008020:	7bbb      	ldrb	r3, [r7, #14]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00d      	beq.n	8008042 <USBD_StdEPReq+0xce>
 8008026:	7bbb      	ldrb	r3, [r7, #14]
 8008028:	2b80      	cmp	r3, #128	@ 0x80
 800802a:	d00a      	beq.n	8008042 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800802c:	7bbb      	ldrb	r3, [r7, #14]
 800802e:	4619      	mov	r1, r3
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f001 fc61 	bl	80098f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008036:	2180      	movs	r1, #128	@ 0x80
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 fc5d 	bl	80098f8 <USBD_LL_StallEP>
 800803e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008040:	e020      	b.n	8008084 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008042:	6839      	ldr	r1, [r7, #0]
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 fca4 	bl	8008992 <USBD_CtlError>
              break;
 800804a:	e01b      	b.n	8008084 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	885b      	ldrh	r3, [r3, #2]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d10e      	bne.n	8008072 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008054:	7bbb      	ldrb	r3, [r7, #14]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00b      	beq.n	8008072 <USBD_StdEPReq+0xfe>
 800805a:	7bbb      	ldrb	r3, [r7, #14]
 800805c:	2b80      	cmp	r3, #128	@ 0x80
 800805e:	d008      	beq.n	8008072 <USBD_StdEPReq+0xfe>
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	88db      	ldrh	r3, [r3, #6]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d104      	bne.n	8008072 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008068:	7bbb      	ldrb	r3, [r7, #14]
 800806a:	4619      	mov	r1, r3
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f001 fc43 	bl	80098f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 fd64 	bl	8008b40 <USBD_CtlSendStatus>

              break;
 8008078:	e004      	b.n	8008084 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 fc88 	bl	8008992 <USBD_CtlError>
              break;
 8008082:	bf00      	nop
          }
          break;
 8008084:	e107      	b.n	8008296 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b02      	cmp	r3, #2
 8008090:	d002      	beq.n	8008098 <USBD_StdEPReq+0x124>
 8008092:	2b03      	cmp	r3, #3
 8008094:	d016      	beq.n	80080c4 <USBD_StdEPReq+0x150>
 8008096:	e04b      	b.n	8008130 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008098:	7bbb      	ldrb	r3, [r7, #14]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00d      	beq.n	80080ba <USBD_StdEPReq+0x146>
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	2b80      	cmp	r3, #128	@ 0x80
 80080a2:	d00a      	beq.n	80080ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080a4:	7bbb      	ldrb	r3, [r7, #14]
 80080a6:	4619      	mov	r1, r3
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f001 fc25 	bl	80098f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080ae:	2180      	movs	r1, #128	@ 0x80
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 fc21 	bl	80098f8 <USBD_LL_StallEP>
 80080b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080b8:	e040      	b.n	800813c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80080ba:	6839      	ldr	r1, [r7, #0]
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 fc68 	bl	8008992 <USBD_CtlError>
              break;
 80080c2:	e03b      	b.n	800813c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	885b      	ldrh	r3, [r3, #2]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d136      	bne.n	800813a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80080cc:	7bbb      	ldrb	r3, [r7, #14]
 80080ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d004      	beq.n	80080e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80080d6:	7bbb      	ldrb	r3, [r7, #14]
 80080d8:	4619      	mov	r1, r3
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f001 fc2b 	bl	8009936 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fd2d 	bl	8008b40 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80080e6:	7bbb      	ldrb	r3, [r7, #14]
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7ff fde4 	bl	8007cb8 <USBD_CoreFindEP>
 80080f0:	4603      	mov	r3, r0
 80080f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80080f4:	7b7b      	ldrb	r3, [r7, #13]
 80080f6:	2bff      	cmp	r3, #255	@ 0xff
 80080f8:	d01f      	beq.n	800813a <USBD_StdEPReq+0x1c6>
 80080fa:	7b7b      	ldrb	r3, [r7, #13]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d11c      	bne.n	800813a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008100:	7b7a      	ldrb	r2, [r7, #13]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008108:	7b7a      	ldrb	r2, [r7, #13]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	32ae      	adds	r2, #174	@ 0xae
 800810e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d010      	beq.n	800813a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008118:	7b7a      	ldrb	r2, [r7, #13]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	32ae      	adds	r2, #174	@ 0xae
 800811e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	6839      	ldr	r1, [r7, #0]
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	4798      	blx	r3
 800812a:	4603      	mov	r3, r0
 800812c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800812e:	e004      	b.n	800813a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008130:	6839      	ldr	r1, [r7, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fc2d 	bl	8008992 <USBD_CtlError>
              break;
 8008138:	e000      	b.n	800813c <USBD_StdEPReq+0x1c8>
              break;
 800813a:	bf00      	nop
          }
          break;
 800813c:	e0ab      	b.n	8008296 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b02      	cmp	r3, #2
 8008148:	d002      	beq.n	8008150 <USBD_StdEPReq+0x1dc>
 800814a:	2b03      	cmp	r3, #3
 800814c:	d032      	beq.n	80081b4 <USBD_StdEPReq+0x240>
 800814e:	e097      	b.n	8008280 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008150:	7bbb      	ldrb	r3, [r7, #14]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d007      	beq.n	8008166 <USBD_StdEPReq+0x1f2>
 8008156:	7bbb      	ldrb	r3, [r7, #14]
 8008158:	2b80      	cmp	r3, #128	@ 0x80
 800815a:	d004      	beq.n	8008166 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 fc17 	bl	8008992 <USBD_CtlError>
                break;
 8008164:	e091      	b.n	800828a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008166:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800816a:	2b00      	cmp	r3, #0
 800816c:	da0b      	bge.n	8008186 <USBD_StdEPReq+0x212>
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008174:	4613      	mov	r3, r2
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	4413      	add	r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	3310      	adds	r3, #16
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	4413      	add	r3, r2
 8008182:	3304      	adds	r3, #4
 8008184:	e00b      	b.n	800819e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008186:	7bbb      	ldrb	r3, [r7, #14]
 8008188:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800818c:	4613      	mov	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	4413      	add	r3, r2
 800819c:	3304      	adds	r3, #4
 800819e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	2202      	movs	r2, #2
 80081aa:	4619      	mov	r1, r3
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fc6d 	bl	8008a8c <USBD_CtlSendData>
              break;
 80081b2:	e06a      	b.n	800828a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80081b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	da11      	bge.n	80081e0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80081bc:	7bbb      	ldrb	r3, [r7, #14]
 80081be:	f003 020f 	and.w	r2, r3, #15
 80081c2:	6879      	ldr	r1, [r7, #4]
 80081c4:	4613      	mov	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	440b      	add	r3, r1
 80081ce:	3324      	adds	r3, #36	@ 0x24
 80081d0:	881b      	ldrh	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d117      	bne.n	8008206 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80081d6:	6839      	ldr	r1, [r7, #0]
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fbda 	bl	8008992 <USBD_CtlError>
                  break;
 80081de:	e054      	b.n	800828a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80081e0:	7bbb      	ldrb	r3, [r7, #14]
 80081e2:	f003 020f 	and.w	r2, r3, #15
 80081e6:	6879      	ldr	r1, [r7, #4]
 80081e8:	4613      	mov	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4413      	add	r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	440b      	add	r3, r1
 80081f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80081f6:	881b      	ldrh	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d104      	bne.n	8008206 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80081fc:	6839      	ldr	r1, [r7, #0]
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fbc7 	bl	8008992 <USBD_CtlError>
                  break;
 8008204:	e041      	b.n	800828a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008206:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800820a:	2b00      	cmp	r3, #0
 800820c:	da0b      	bge.n	8008226 <USBD_StdEPReq+0x2b2>
 800820e:	7bbb      	ldrb	r3, [r7, #14]
 8008210:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008214:	4613      	mov	r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	4413      	add	r3, r2
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	3310      	adds	r3, #16
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	4413      	add	r3, r2
 8008222:	3304      	adds	r3, #4
 8008224:	e00b      	b.n	800823e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008226:	7bbb      	ldrb	r3, [r7, #14]
 8008228:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800822c:	4613      	mov	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	4413      	add	r3, r2
 800823c:	3304      	adds	r3, #4
 800823e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008240:	7bbb      	ldrb	r3, [r7, #14]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d002      	beq.n	800824c <USBD_StdEPReq+0x2d8>
 8008246:	7bbb      	ldrb	r3, [r7, #14]
 8008248:	2b80      	cmp	r3, #128	@ 0x80
 800824a:	d103      	bne.n	8008254 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2200      	movs	r2, #0
 8008250:	601a      	str	r2, [r3, #0]
 8008252:	e00e      	b.n	8008272 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008254:	7bbb      	ldrb	r3, [r7, #14]
 8008256:	4619      	mov	r1, r3
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f001 fb8b 	bl	8009974 <USBD_LL_IsStallEP>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d003      	beq.n	800826c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	2201      	movs	r2, #1
 8008268:	601a      	str	r2, [r3, #0]
 800826a:	e002      	b.n	8008272 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	2200      	movs	r2, #0
 8008270:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	2202      	movs	r2, #2
 8008276:	4619      	mov	r1, r3
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 fc07 	bl	8008a8c <USBD_CtlSendData>
              break;
 800827e:	e004      	b.n	800828a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008280:	6839      	ldr	r1, [r7, #0]
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fb85 	bl	8008992 <USBD_CtlError>
              break;
 8008288:	bf00      	nop
          }
          break;
 800828a:	e004      	b.n	8008296 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fb7f 	bl	8008992 <USBD_CtlError>
          break;
 8008294:	bf00      	nop
      }
      break;
 8008296:	e005      	b.n	80082a4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008298:	6839      	ldr	r1, [r7, #0]
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fb79 	bl	8008992 <USBD_CtlError>
      break;
 80082a0:	e000      	b.n	80082a4 <USBD_StdEPReq+0x330>
      break;
 80082a2:	bf00      	nop
  }

  return ret;
 80082a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
	...

080082b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80082ba:	2300      	movs	r3, #0
 80082bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80082be:	2300      	movs	r3, #0
 80082c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80082c2:	2300      	movs	r3, #0
 80082c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	885b      	ldrh	r3, [r3, #2]
 80082ca:	0a1b      	lsrs	r3, r3, #8
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b01      	subs	r3, #1
 80082d0:	2b0e      	cmp	r3, #14
 80082d2:	f200 8152 	bhi.w	800857a <USBD_GetDescriptor+0x2ca>
 80082d6:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <USBD_GetDescriptor+0x2c>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	0800834d 	.word	0x0800834d
 80082e0:	08008365 	.word	0x08008365
 80082e4:	080083a5 	.word	0x080083a5
 80082e8:	0800857b 	.word	0x0800857b
 80082ec:	0800857b 	.word	0x0800857b
 80082f0:	0800851b 	.word	0x0800851b
 80082f4:	08008547 	.word	0x08008547
 80082f8:	0800857b 	.word	0x0800857b
 80082fc:	0800857b 	.word	0x0800857b
 8008300:	0800857b 	.word	0x0800857b
 8008304:	0800857b 	.word	0x0800857b
 8008308:	0800857b 	.word	0x0800857b
 800830c:	0800857b 	.word	0x0800857b
 8008310:	0800857b 	.word	0x0800857b
 8008314:	08008319 	.word	0x08008319
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00b      	beq.n	800833c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800832a:	69db      	ldr	r3, [r3, #28]
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	7c12      	ldrb	r2, [r2, #16]
 8008330:	f107 0108 	add.w	r1, r7, #8
 8008334:	4610      	mov	r0, r2
 8008336:	4798      	blx	r3
 8008338:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800833a:	e126      	b.n	800858a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fb27 	bl	8008992 <USBD_CtlError>
        err++;
 8008344:	7afb      	ldrb	r3, [r7, #11]
 8008346:	3301      	adds	r3, #1
 8008348:	72fb      	strb	r3, [r7, #11]
      break;
 800834a:	e11e      	b.n	800858a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	7c12      	ldrb	r2, [r2, #16]
 8008358:	f107 0108 	add.w	r1, r7, #8
 800835c:	4610      	mov	r0, r2
 800835e:	4798      	blx	r3
 8008360:	60f8      	str	r0, [r7, #12]
      break;
 8008362:	e112      	b.n	800858a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	7c1b      	ldrb	r3, [r3, #16]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10d      	bne.n	8008388 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008374:	f107 0208 	add.w	r2, r7, #8
 8008378:	4610      	mov	r0, r2
 800837a:	4798      	blx	r3
 800837c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3301      	adds	r3, #1
 8008382:	2202      	movs	r2, #2
 8008384:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008386:	e100      	b.n	800858a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800838e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008390:	f107 0208 	add.w	r2, r7, #8
 8008394:	4610      	mov	r0, r2
 8008396:	4798      	blx	r3
 8008398:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3301      	adds	r3, #1
 800839e:	2202      	movs	r2, #2
 80083a0:	701a      	strb	r2, [r3, #0]
      break;
 80083a2:	e0f2      	b.n	800858a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	885b      	ldrh	r3, [r3, #2]
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b05      	cmp	r3, #5
 80083ac:	f200 80ac 	bhi.w	8008508 <USBD_GetDescriptor+0x258>
 80083b0:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <USBD_GetDescriptor+0x108>)
 80083b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b6:	bf00      	nop
 80083b8:	080083d1 	.word	0x080083d1
 80083bc:	08008405 	.word	0x08008405
 80083c0:	08008439 	.word	0x08008439
 80083c4:	0800846d 	.word	0x0800846d
 80083c8:	080084a1 	.word	0x080084a1
 80083cc:	080084d5 	.word	0x080084d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d00b      	beq.n	80083f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	7c12      	ldrb	r2, [r2, #16]
 80083e8:	f107 0108 	add.w	r1, r7, #8
 80083ec:	4610      	mov	r0, r2
 80083ee:	4798      	blx	r3
 80083f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083f2:	e091      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80083f4:	6839      	ldr	r1, [r7, #0]
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 facb 	bl	8008992 <USBD_CtlError>
            err++;
 80083fc:	7afb      	ldrb	r3, [r7, #11]
 80083fe:	3301      	adds	r3, #1
 8008400:	72fb      	strb	r3, [r7, #11]
          break;
 8008402:	e089      	b.n	8008518 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00b      	beq.n	8008428 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	7c12      	ldrb	r2, [r2, #16]
 800841c:	f107 0108 	add.w	r1, r7, #8
 8008420:	4610      	mov	r0, r2
 8008422:	4798      	blx	r3
 8008424:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008426:	e077      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008428:	6839      	ldr	r1, [r7, #0]
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fab1 	bl	8008992 <USBD_CtlError>
            err++;
 8008430:	7afb      	ldrb	r3, [r7, #11]
 8008432:	3301      	adds	r3, #1
 8008434:	72fb      	strb	r3, [r7, #11]
          break;
 8008436:	e06f      	b.n	8008518 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d00b      	beq.n	800845c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	7c12      	ldrb	r2, [r2, #16]
 8008450:	f107 0108 	add.w	r1, r7, #8
 8008454:	4610      	mov	r0, r2
 8008456:	4798      	blx	r3
 8008458:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800845a:	e05d      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800845c:	6839      	ldr	r1, [r7, #0]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 fa97 	bl	8008992 <USBD_CtlError>
            err++;
 8008464:	7afb      	ldrb	r3, [r7, #11]
 8008466:	3301      	adds	r3, #1
 8008468:	72fb      	strb	r3, [r7, #11]
          break;
 800846a:	e055      	b.n	8008518 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00b      	beq.n	8008490 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	7c12      	ldrb	r2, [r2, #16]
 8008484:	f107 0108 	add.w	r1, r7, #8
 8008488:	4610      	mov	r0, r2
 800848a:	4798      	blx	r3
 800848c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800848e:	e043      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa7d 	bl	8008992 <USBD_CtlError>
            err++;
 8008498:	7afb      	ldrb	r3, [r7, #11]
 800849a:	3301      	adds	r3, #1
 800849c:	72fb      	strb	r3, [r7, #11]
          break;
 800849e:	e03b      	b.n	8008518 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00b      	beq.n	80084c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	7c12      	ldrb	r2, [r2, #16]
 80084b8:	f107 0108 	add.w	r1, r7, #8
 80084bc:	4610      	mov	r0, r2
 80084be:	4798      	blx	r3
 80084c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c2:	e029      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084c4:	6839      	ldr	r1, [r7, #0]
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fa63 	bl	8008992 <USBD_CtlError>
            err++;
 80084cc:	7afb      	ldrb	r3, [r7, #11]
 80084ce:	3301      	adds	r3, #1
 80084d0:	72fb      	strb	r3, [r7, #11]
          break;
 80084d2:	e021      	b.n	8008518 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084da:	699b      	ldr	r3, [r3, #24]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00b      	beq.n	80084f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084e6:	699b      	ldr	r3, [r3, #24]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	7c12      	ldrb	r2, [r2, #16]
 80084ec:	f107 0108 	add.w	r1, r7, #8
 80084f0:	4610      	mov	r0, r2
 80084f2:	4798      	blx	r3
 80084f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084f6:	e00f      	b.n	8008518 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084f8:	6839      	ldr	r1, [r7, #0]
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 fa49 	bl	8008992 <USBD_CtlError>
            err++;
 8008500:	7afb      	ldrb	r3, [r7, #11]
 8008502:	3301      	adds	r3, #1
 8008504:	72fb      	strb	r3, [r7, #11]
          break;
 8008506:	e007      	b.n	8008518 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008508:	6839      	ldr	r1, [r7, #0]
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 fa41 	bl	8008992 <USBD_CtlError>
          err++;
 8008510:	7afb      	ldrb	r3, [r7, #11]
 8008512:	3301      	adds	r3, #1
 8008514:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008516:	bf00      	nop
      }
      break;
 8008518:	e037      	b.n	800858a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	7c1b      	ldrb	r3, [r3, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d109      	bne.n	8008536 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800852a:	f107 0208 	add.w	r2, r7, #8
 800852e:	4610      	mov	r0, r2
 8008530:	4798      	blx	r3
 8008532:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008534:	e029      	b.n	800858a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 fa2a 	bl	8008992 <USBD_CtlError>
        err++;
 800853e:	7afb      	ldrb	r3, [r7, #11]
 8008540:	3301      	adds	r3, #1
 8008542:	72fb      	strb	r3, [r7, #11]
      break;
 8008544:	e021      	b.n	800858a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	7c1b      	ldrb	r3, [r3, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10d      	bne.n	800856a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008556:	f107 0208 	add.w	r2, r7, #8
 800855a:	4610      	mov	r0, r2
 800855c:	4798      	blx	r3
 800855e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	3301      	adds	r3, #1
 8008564:	2207      	movs	r2, #7
 8008566:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008568:	e00f      	b.n	800858a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800856a:	6839      	ldr	r1, [r7, #0]
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fa10 	bl	8008992 <USBD_CtlError>
        err++;
 8008572:	7afb      	ldrb	r3, [r7, #11]
 8008574:	3301      	adds	r3, #1
 8008576:	72fb      	strb	r3, [r7, #11]
      break;
 8008578:	e007      	b.n	800858a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800857a:	6839      	ldr	r1, [r7, #0]
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 fa08 	bl	8008992 <USBD_CtlError>
      err++;
 8008582:	7afb      	ldrb	r3, [r7, #11]
 8008584:	3301      	adds	r3, #1
 8008586:	72fb      	strb	r3, [r7, #11]
      break;
 8008588:	bf00      	nop
  }

  if (err != 0U)
 800858a:	7afb      	ldrb	r3, [r7, #11]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d11e      	bne.n	80085ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	88db      	ldrh	r3, [r3, #6]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d016      	beq.n	80085c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008598:	893b      	ldrh	r3, [r7, #8]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00e      	beq.n	80085bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	88da      	ldrh	r2, [r3, #6]
 80085a2:	893b      	ldrh	r3, [r7, #8]
 80085a4:	4293      	cmp	r3, r2
 80085a6:	bf28      	it	cs
 80085a8:	4613      	movcs	r3, r2
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80085ae:	893b      	ldrh	r3, [r7, #8]
 80085b0:	461a      	mov	r2, r3
 80085b2:	68f9      	ldr	r1, [r7, #12]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fa69 	bl	8008a8c <USBD_CtlSendData>
 80085ba:	e009      	b.n	80085d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 f9e7 	bl	8008992 <USBD_CtlError>
 80085c4:	e004      	b.n	80085d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 faba 	bl	8008b40 <USBD_CtlSendStatus>
 80085cc:	e000      	b.n	80085d0 <USBD_GetDescriptor+0x320>
    return;
 80085ce:	bf00      	nop
  }
}
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop

080085d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	889b      	ldrh	r3, [r3, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d131      	bne.n	800864e <USBD_SetAddress+0x76>
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	88db      	ldrh	r3, [r3, #6]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d12d      	bne.n	800864e <USBD_SetAddress+0x76>
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	885b      	ldrh	r3, [r3, #2]
 80085f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80085f8:	d829      	bhi.n	800864e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	885b      	ldrh	r3, [r3, #2]
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008604:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b03      	cmp	r3, #3
 8008610:	d104      	bne.n	800861c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008612:	6839      	ldr	r1, [r7, #0]
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 f9bc 	bl	8008992 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800861a:	e01d      	b.n	8008658 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	7bfa      	ldrb	r2, [r7, #15]
 8008620:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008624:	7bfb      	ldrb	r3, [r7, #15]
 8008626:	4619      	mov	r1, r3
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f001 f9cf 	bl	80099cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fa86 	bl	8008b40 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008634:	7bfb      	ldrb	r3, [r7, #15]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d004      	beq.n	8008644 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2202      	movs	r2, #2
 800863e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008642:	e009      	b.n	8008658 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800864c:	e004      	b.n	8008658 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800864e:	6839      	ldr	r1, [r7, #0]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f99e 	bl	8008992 <USBD_CtlError>
  }
}
 8008656:	bf00      	nop
 8008658:	bf00      	nop
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	885b      	ldrh	r3, [r3, #2]
 8008672:	b2da      	uxtb	r2, r3
 8008674:	4b4e      	ldr	r3, [pc, #312]	@ (80087b0 <USBD_SetConfig+0x150>)
 8008676:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008678:	4b4d      	ldr	r3, [pc, #308]	@ (80087b0 <USBD_SetConfig+0x150>)
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d905      	bls.n	800868c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008680:	6839      	ldr	r1, [r7, #0]
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 f985 	bl	8008992 <USBD_CtlError>
    return USBD_FAIL;
 8008688:	2303      	movs	r3, #3
 800868a:	e08c      	b.n	80087a6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008692:	b2db      	uxtb	r3, r3
 8008694:	2b02      	cmp	r3, #2
 8008696:	d002      	beq.n	800869e <USBD_SetConfig+0x3e>
 8008698:	2b03      	cmp	r3, #3
 800869a:	d029      	beq.n	80086f0 <USBD_SetConfig+0x90>
 800869c:	e075      	b.n	800878a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800869e:	4b44      	ldr	r3, [pc, #272]	@ (80087b0 <USBD_SetConfig+0x150>)
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d020      	beq.n	80086e8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80086a6:	4b42      	ldr	r3, [pc, #264]	@ (80087b0 <USBD_SetConfig+0x150>)
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80086b0:	4b3f      	ldr	r3, [pc, #252]	@ (80087b0 <USBD_SetConfig+0x150>)
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7fe ffb9 	bl	800762e <USBD_SetClassConfig>
 80086bc:	4603      	mov	r3, r0
 80086be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d008      	beq.n	80086d8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 f962 	bl	8008992 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2202      	movs	r2, #2
 80086d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80086d6:	e065      	b.n	80087a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fa31 	bl	8008b40 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2203      	movs	r2, #3
 80086e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80086e6:	e05d      	b.n	80087a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fa29 	bl	8008b40 <USBD_CtlSendStatus>
      break;
 80086ee:	e059      	b.n	80087a4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80086f0:	4b2f      	ldr	r3, [pc, #188]	@ (80087b0 <USBD_SetConfig+0x150>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d112      	bne.n	800871e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008700:	4b2b      	ldr	r3, [pc, #172]	@ (80087b0 <USBD_SetConfig+0x150>)
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	461a      	mov	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800870a:	4b29      	ldr	r3, [pc, #164]	@ (80087b0 <USBD_SetConfig+0x150>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	4619      	mov	r1, r3
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7fe ffa8 	bl	8007666 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 fa12 	bl	8008b40 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800871c:	e042      	b.n	80087a4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800871e:	4b24      	ldr	r3, [pc, #144]	@ (80087b0 <USBD_SetConfig+0x150>)
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	461a      	mov	r2, r3
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	429a      	cmp	r2, r3
 800872a:	d02a      	beq.n	8008782 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	b2db      	uxtb	r3, r3
 8008732:	4619      	mov	r1, r3
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f7fe ff96 	bl	8007666 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800873a:	4b1d      	ldr	r3, [pc, #116]	@ (80087b0 <USBD_SetConfig+0x150>)
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008744:	4b1a      	ldr	r3, [pc, #104]	@ (80087b0 <USBD_SetConfig+0x150>)
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7fe ff6f 	bl	800762e <USBD_SetClassConfig>
 8008750:	4603      	mov	r3, r0
 8008752:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008754:	7bfb      	ldrb	r3, [r7, #15]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00f      	beq.n	800877a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800875a:	6839      	ldr	r1, [r7, #0]
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 f918 	bl	8008992 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	b2db      	uxtb	r3, r3
 8008768:	4619      	mov	r1, r3
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7fe ff7b 	bl	8007666 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008778:	e014      	b.n	80087a4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f9e0 	bl	8008b40 <USBD_CtlSendStatus>
      break;
 8008780:	e010      	b.n	80087a4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f9dc 	bl	8008b40 <USBD_CtlSendStatus>
      break;
 8008788:	e00c      	b.n	80087a4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800878a:	6839      	ldr	r1, [r7, #0]
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 f900 	bl	8008992 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008792:	4b07      	ldr	r3, [pc, #28]	@ (80087b0 <USBD_SetConfig+0x150>)
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	4619      	mov	r1, r3
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f7fe ff64 	bl	8007666 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800879e:	2303      	movs	r3, #3
 80087a0:	73fb      	strb	r3, [r7, #15]
      break;
 80087a2:	bf00      	nop
  }

  return ret;
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	24000250 	.word	0x24000250

080087b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b082      	sub	sp, #8
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	88db      	ldrh	r3, [r3, #6]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d004      	beq.n	80087d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80087c6:	6839      	ldr	r1, [r7, #0]
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 f8e2 	bl	8008992 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80087ce:	e023      	b.n	8008818 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b02      	cmp	r3, #2
 80087da:	dc02      	bgt.n	80087e2 <USBD_GetConfig+0x2e>
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dc03      	bgt.n	80087e8 <USBD_GetConfig+0x34>
 80087e0:	e015      	b.n	800880e <USBD_GetConfig+0x5a>
 80087e2:	2b03      	cmp	r3, #3
 80087e4:	d00b      	beq.n	80087fe <USBD_GetConfig+0x4a>
 80087e6:	e012      	b.n	800880e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	3308      	adds	r3, #8
 80087f2:	2201      	movs	r2, #1
 80087f4:	4619      	mov	r1, r3
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 f948 	bl	8008a8c <USBD_CtlSendData>
        break;
 80087fc:	e00c      	b.n	8008818 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	3304      	adds	r3, #4
 8008802:	2201      	movs	r2, #1
 8008804:	4619      	mov	r1, r3
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f940 	bl	8008a8c <USBD_CtlSendData>
        break;
 800880c:	e004      	b.n	8008818 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f8be 	bl	8008992 <USBD_CtlError>
        break;
 8008816:	bf00      	nop
}
 8008818:	bf00      	nop
 800881a:	3708      	adds	r7, #8
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008830:	b2db      	uxtb	r3, r3
 8008832:	3b01      	subs	r3, #1
 8008834:	2b02      	cmp	r3, #2
 8008836:	d81e      	bhi.n	8008876 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	88db      	ldrh	r3, [r3, #6]
 800883c:	2b02      	cmp	r3, #2
 800883e:	d004      	beq.n	800884a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008840:	6839      	ldr	r1, [r7, #0]
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f8a5 	bl	8008992 <USBD_CtlError>
        break;
 8008848:	e01a      	b.n	8008880 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008856:	2b00      	cmp	r3, #0
 8008858:	d005      	beq.n	8008866 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	f043 0202 	orr.w	r2, r3, #2
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	330c      	adds	r3, #12
 800886a:	2202      	movs	r2, #2
 800886c:	4619      	mov	r1, r3
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 f90c 	bl	8008a8c <USBD_CtlSendData>
      break;
 8008874:	e004      	b.n	8008880 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008876:	6839      	ldr	r1, [r7, #0]
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 f88a 	bl	8008992 <USBD_CtlError>
      break;
 800887e:	bf00      	nop
  }
}
 8008880:	bf00      	nop
 8008882:	3708      	adds	r7, #8
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	885b      	ldrh	r3, [r3, #2]
 8008896:	2b01      	cmp	r3, #1
 8008898:	d107      	bne.n	80088aa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 f94c 	bl	8008b40 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80088a8:	e013      	b.n	80088d2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	885b      	ldrh	r3, [r3, #2]
 80088ae:	2b02      	cmp	r3, #2
 80088b0:	d10b      	bne.n	80088ca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	889b      	ldrh	r3, [r3, #4]
 80088b6:	0a1b      	lsrs	r3, r3, #8
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	b2da      	uxtb	r2, r3
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f93c 	bl	8008b40 <USBD_CtlSendStatus>
}
 80088c8:	e003      	b.n	80088d2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80088ca:	6839      	ldr	r1, [r7, #0]
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 f860 	bl	8008992 <USBD_CtlError>
}
 80088d2:	bf00      	nop
 80088d4:	3708      	adds	r7, #8
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b082      	sub	sp, #8
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
 80088e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	3b01      	subs	r3, #1
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d80b      	bhi.n	800890a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	885b      	ldrh	r3, [r3, #2]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d10c      	bne.n	8008914 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f91c 	bl	8008b40 <USBD_CtlSendStatus>
      }
      break;
 8008908:	e004      	b.n	8008914 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800890a:	6839      	ldr	r1, [r7, #0]
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 f840 	bl	8008992 <USBD_CtlError>
      break;
 8008912:	e000      	b.n	8008916 <USBD_ClrFeature+0x3c>
      break;
 8008914:	bf00      	nop
  }
}
 8008916:	bf00      	nop
 8008918:	3708      	adds	r7, #8
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
 8008926:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	781a      	ldrb	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	3301      	adds	r3, #1
 8008938:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	781a      	ldrb	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3301      	adds	r3, #1
 8008946:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008948:	68f8      	ldr	r0, [r7, #12]
 800894a:	f7ff fa16 	bl	8007d7a <SWAPBYTE>
 800894e:	4603      	mov	r3, r0
 8008950:	461a      	mov	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	3301      	adds	r3, #1
 800895a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3301      	adds	r3, #1
 8008960:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f7ff fa09 	bl	8007d7a <SWAPBYTE>
 8008968:	4603      	mov	r3, r0
 800896a:	461a      	mov	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3301      	adds	r3, #1
 8008974:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	3301      	adds	r3, #1
 800897a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f7ff f9fc 	bl	8007d7a <SWAPBYTE>
 8008982:	4603      	mov	r3, r0
 8008984:	461a      	mov	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	80da      	strh	r2, [r3, #6]
}
 800898a:	bf00      	nop
 800898c:	3710      	adds	r7, #16
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b082      	sub	sp, #8
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
 800899a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800899c:	2180      	movs	r1, #128	@ 0x80
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 ffaa 	bl	80098f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80089a4:	2100      	movs	r1, #0
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 ffa6 	bl	80098f8 <USBD_LL_StallEP>
}
 80089ac:	bf00      	nop
 80089ae:	3708      	adds	r7, #8
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80089c0:	2300      	movs	r3, #0
 80089c2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d042      	beq.n	8008a50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80089ce:	6938      	ldr	r0, [r7, #16]
 80089d0:	f000 f842 	bl	8008a58 <USBD_GetLen>
 80089d4:	4603      	mov	r3, r0
 80089d6:	3301      	adds	r3, #1
 80089d8:	005b      	lsls	r3, r3, #1
 80089da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089de:	d808      	bhi.n	80089f2 <USBD_GetString+0x3e>
 80089e0:	6938      	ldr	r0, [r7, #16]
 80089e2:	f000 f839 	bl	8008a58 <USBD_GetLen>
 80089e6:	4603      	mov	r3, r0
 80089e8:	3301      	adds	r3, #1
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	005b      	lsls	r3, r3, #1
 80089ee:	b29a      	uxth	r2, r3
 80089f0:	e001      	b.n	80089f6 <USBD_GetString+0x42>
 80089f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	4413      	add	r3, r2
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	7812      	ldrb	r2, [r2, #0]
 8008a04:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a06:	7dfb      	ldrb	r3, [r7, #23]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
 8008a0e:	68ba      	ldr	r2, [r7, #8]
 8008a10:	4413      	add	r3, r2
 8008a12:	2203      	movs	r2, #3
 8008a14:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a16:	7dfb      	ldrb	r3, [r7, #23]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008a1c:	e013      	b.n	8008a46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008a1e:	7dfb      	ldrb	r3, [r7, #23]
 8008a20:	68ba      	ldr	r2, [r7, #8]
 8008a22:	4413      	add	r3, r2
 8008a24:	693a      	ldr	r2, [r7, #16]
 8008a26:	7812      	ldrb	r2, [r2, #0]
 8008a28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	613b      	str	r3, [r7, #16]
    idx++;
 8008a30:	7dfb      	ldrb	r3, [r7, #23]
 8008a32:	3301      	adds	r3, #1
 8008a34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008a36:	7dfb      	ldrb	r3, [r7, #23]
 8008a38:	68ba      	ldr	r2, [r7, #8]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008a40:	7dfb      	ldrb	r3, [r7, #23]
 8008a42:	3301      	adds	r3, #1
 8008a44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1e7      	bne.n	8008a1e <USBD_GetString+0x6a>
 8008a4e:	e000      	b.n	8008a52 <USBD_GetString+0x9e>
    return;
 8008a50:	bf00      	nop
  }
}
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008a60:	2300      	movs	r3, #0
 8008a62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008a68:	e005      	b.n	8008a76 <USBD_GetLen+0x1e>
  {
    len++;
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	3301      	adds	r3, #1
 8008a74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1f5      	bne.n	8008a6a <USBD_GetLen+0x12>
  }

  return len;
 8008a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3714      	adds	r7, #20
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2202      	movs	r2, #2
 8008a9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	2100      	movs	r1, #0
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f000 ffa9 	bl	8009a0a <USBD_LL_Transmit>

  return USBD_OK;
 8008ab8:	2300      	movs	r3, #0
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}

08008ac2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	60f8      	str	r0, [r7, #12]
 8008aca:	60b9      	str	r1, [r7, #8]
 8008acc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	2100      	movs	r1, #0
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 ff98 	bl	8009a0a <USBD_LL_Transmit>

  return USBD_OK;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2203      	movs	r2, #3
 8008af4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f000 ff9c 	bl	8009a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3710      	adds	r7, #16
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b084      	sub	sp, #16
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	60b9      	str	r1, [r7, #8]
 8008b28:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	68ba      	ldr	r2, [r7, #8]
 8008b2e:	2100      	movs	r1, #0
 8008b30:	68f8      	ldr	r0, [r7, #12]
 8008b32:	f000 ff8b 	bl	8009a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2204      	movs	r2, #4
 8008b4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008b50:	2300      	movs	r3, #0
 8008b52:	2200      	movs	r2, #0
 8008b54:	2100      	movs	r1, #0
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 ff57 	bl	8009a0a <USBD_LL_Transmit>

  return USBD_OK;
 8008b5c:	2300      	movs	r3, #0
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3708      	adds	r7, #8
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b082      	sub	sp, #8
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2205      	movs	r2, #5
 8008b72:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b76:	2300      	movs	r3, #0
 8008b78:	2200      	movs	r2, #0
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 ff65 	bl	8009a4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8008b90:	2201      	movs	r2, #1
 8008b92:	4925      	ldr	r1, [pc, #148]	@ (8008c28 <MX_USB_DEVICE_Init+0x9c>)
 8008b94:	4825      	ldr	r0, [pc, #148]	@ (8008c2c <MX_USB_DEVICE_Init+0xa0>)
 8008b96:	f7fe fccd 	bl	8007534 <USBD_Init>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d001      	beq.n	8008ba4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008ba0:	f7f7 fde6 	bl	8000770 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8008ba4:	4922      	ldr	r1, [pc, #136]	@ (8008c30 <MX_USB_DEVICE_Init+0xa4>)
 8008ba6:	4821      	ldr	r0, [pc, #132]	@ (8008c2c <MX_USB_DEVICE_Init+0xa0>)
 8008ba8:	f7fe fcf4 	bl	8007594 <USBD_RegisterClass>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008bb2:	f7f7 fddd 	bl	8000770 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8008bb6:	491f      	ldr	r1, [pc, #124]	@ (8008c34 <MX_USB_DEVICE_Init+0xa8>)
 8008bb8:	481c      	ldr	r0, [pc, #112]	@ (8008c2c <MX_USB_DEVICE_Init+0xa0>)
 8008bba:	f7fe fbeb 	bl	8007394 <USBD_CDC_RegisterInterface>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d001      	beq.n	8008bc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008bc4:	f7f7 fdd4 	bl	8000770 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8008bc8:	4818      	ldr	r0, [pc, #96]	@ (8008c2c <MX_USB_DEVICE_Init+0xa0>)
 8008bca:	f7fe fd19 	bl	8007600 <USBD_Start>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008bd4:	f7f7 fdcc 	bl	8000770 <Error_Handler>
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008bd8:	2200      	movs	r2, #0
 8008bda:	4917      	ldr	r1, [pc, #92]	@ (8008c38 <MX_USB_DEVICE_Init+0xac>)
 8008bdc:	4817      	ldr	r0, [pc, #92]	@ (8008c3c <MX_USB_DEVICE_Init+0xb0>)
 8008bde:	f7fe fca9 	bl	8007534 <USBD_Init>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d001      	beq.n	8008bec <MX_USB_DEVICE_Init+0x60>
  {
    Error_Handler();
 8008be8:	f7f7 fdc2 	bl	8000770 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008bec:	4910      	ldr	r1, [pc, #64]	@ (8008c30 <MX_USB_DEVICE_Init+0xa4>)
 8008bee:	4813      	ldr	r0, [pc, #76]	@ (8008c3c <MX_USB_DEVICE_Init+0xb0>)
 8008bf0:	f7fe fcd0 	bl	8007594 <USBD_RegisterClass>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d001      	beq.n	8008bfe <MX_USB_DEVICE_Init+0x72>
  {
    Error_Handler();
 8008bfa:	f7f7 fdb9 	bl	8000770 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008bfe:	4910      	ldr	r1, [pc, #64]	@ (8008c40 <MX_USB_DEVICE_Init+0xb4>)
 8008c00:	480e      	ldr	r0, [pc, #56]	@ (8008c3c <MX_USB_DEVICE_Init+0xb0>)
 8008c02:	f7fe fbc7 	bl	8007394 <USBD_CDC_RegisterInterface>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d001      	beq.n	8008c10 <MX_USB_DEVICE_Init+0x84>
  {
    Error_Handler();
 8008c0c:	f7f7 fdb0 	bl	8000770 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008c10:	480a      	ldr	r0, [pc, #40]	@ (8008c3c <MX_USB_DEVICE_Init+0xb0>)
 8008c12:	f7fe fcf5 	bl	8007600 <USBD_Start>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d001      	beq.n	8008c20 <MX_USB_DEVICE_Init+0x94>
  {
    Error_Handler();
 8008c1c:	f7f7 fda8 	bl	8000770 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8008c20:	f7f9 fe08 	bl	8002834 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008c24:	bf00      	nop
 8008c26:	bd80      	pop	{r7, pc}
 8008c28:	240000f8 	.word	0x240000f8
 8008c2c:	24000254 	.word	0x24000254
 8008c30:	2400001c 	.word	0x2400001c
 8008c34:	240000b0 	.word	0x240000b0
 8008c38:	240000c4 	.word	0x240000c4
 8008c3c:	24000530 	.word	0x24000530
 8008c40:	2400009c 	.word	0x2400009c

08008c44 <CDC_Init_FS>:
/* Private functions ---------------------------------------------------------*/
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void) {
 8008c44:	b580      	push	{r7, lr}
 8008c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008c48:	2200      	movs	r2, #0
 8008c4a:	4905      	ldr	r1, [pc, #20]	@ (8008c60 <CDC_Init_FS+0x1c>)
 8008c4c:	4805      	ldr	r0, [pc, #20]	@ (8008c64 <CDC_Init_FS+0x20>)
 8008c4e:	f7fe fbbb 	bl	80073c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008c52:	4905      	ldr	r1, [pc, #20]	@ (8008c68 <CDC_Init_FS+0x24>)
 8008c54:	4803      	ldr	r0, [pc, #12]	@ (8008c64 <CDC_Init_FS+0x20>)
 8008c56:	f7fe fbd9 	bl	800740c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008c5a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	2400100c 	.word	0x2400100c
 8008c64:	24000530 	.word	0x24000530
 8008c68:	2400080c 	.word	0x2400080c

08008c6c <CDC_DeInit_FS>:

/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void) {
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008c70:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length) {
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	4603      	mov	r3, r0
 8008c84:	6039      	str	r1, [r7, #0]
 8008c86:	71fb      	strb	r3, [r7, #7]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd) {
 8008c8c:	79fb      	ldrb	r3, [r7, #7]
 8008c8e:	2b23      	cmp	r3, #35	@ 0x23
 8008c90:	d84a      	bhi.n	8008d28 <CDC_Control_FS+0xac>
 8008c92:	a201      	add	r2, pc, #4	@ (adr r2, 8008c98 <CDC_Control_FS+0x1c>)
 8008c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c98:	08008d29 	.word	0x08008d29
 8008c9c:	08008d29 	.word	0x08008d29
 8008ca0:	08008d29 	.word	0x08008d29
 8008ca4:	08008d29 	.word	0x08008d29
 8008ca8:	08008d29 	.word	0x08008d29
 8008cac:	08008d29 	.word	0x08008d29
 8008cb0:	08008d29 	.word	0x08008d29
 8008cb4:	08008d29 	.word	0x08008d29
 8008cb8:	08008d29 	.word	0x08008d29
 8008cbc:	08008d29 	.word	0x08008d29
 8008cc0:	08008d29 	.word	0x08008d29
 8008cc4:	08008d29 	.word	0x08008d29
 8008cc8:	08008d29 	.word	0x08008d29
 8008ccc:	08008d29 	.word	0x08008d29
 8008cd0:	08008d29 	.word	0x08008d29
 8008cd4:	08008d29 	.word	0x08008d29
 8008cd8:	08008d29 	.word	0x08008d29
 8008cdc:	08008d29 	.word	0x08008d29
 8008ce0:	08008d29 	.word	0x08008d29
 8008ce4:	08008d29 	.word	0x08008d29
 8008ce8:	08008d29 	.word	0x08008d29
 8008cec:	08008d29 	.word	0x08008d29
 8008cf0:	08008d29 	.word	0x08008d29
 8008cf4:	08008d29 	.word	0x08008d29
 8008cf8:	08008d29 	.word	0x08008d29
 8008cfc:	08008d29 	.word	0x08008d29
 8008d00:	08008d29 	.word	0x08008d29
 8008d04:	08008d29 	.word	0x08008d29
 8008d08:	08008d29 	.word	0x08008d29
 8008d0c:	08008d29 	.word	0x08008d29
 8008d10:	08008d29 	.word	0x08008d29
 8008d14:	08008d29 	.word	0x08008d29
 8008d18:	08008d29 	.word	0x08008d29
 8008d1c:	08008d29 	.word	0x08008d29
 8008d20:	08008d29 	.word	0x08008d29
 8008d24:	08008d29 	.word	0x08008d29
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008d28:	bf00      	nop
  }

  return (USBD_OK);
 8008d2a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len) {
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  for (uint32_t i = 0; i < *Len; i++) {
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
 8008d46:	e07c      	b.n	8008e42 <CDC_Receive_FS+0x10a>
    char c = Buf[i];
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	72fb      	strb	r3, [r7, #11]

    // HANDLE BACKSPACE (ASCII 0x08 or 0x7F)
    if (c == '\b' || c == 0x7F) {
 8008d52:	7afb      	ldrb	r3, [r7, #11]
 8008d54:	2b08      	cmp	r3, #8
 8008d56:	d002      	beq.n	8008d5e <CDC_Receive_FS+0x26>
 8008d58:	7afb      	ldrb	r3, [r7, #11]
 8008d5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d5c:	d119      	bne.n	8008d92 <CDC_Receive_FS+0x5a>
      if (usb_cmd_index > 0) {
 8008d5e:	4b42      	ldr	r3, [pc, #264]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d069      	beq.n	8008e3a <CDC_Receive_FS+0x102>
        usb_cmd_index--; // Remove last char from buffer
 8008d66:	4b40      	ldr	r3, [pc, #256]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008d70:	701a      	strb	r2, [r3, #0]
        usb_cmd[usb_cmd_index] = '\0';
 8008d72:	4b3d      	ldr	r3, [pc, #244]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	461a      	mov	r2, r3
 8008d78:	4b3c      	ldr	r3, [pc, #240]	@ (8008e6c <CDC_Receive_FS+0x134>)
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	5499      	strb	r1, [r3, r2]

        // Visual backspace only when counter is not running
        if (!counter_enabled) {
 8008d7e:	4b3c      	ldr	r3, [pc, #240]	@ (8008e70 <CDC_Receive_FS+0x138>)
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d158      	bne.n	8008e3a <CDC_Receive_FS+0x102>
          CDC_Transmit_FS((uint8_t *)"\b \b", 3);
 8008d88:	2103      	movs	r1, #3
 8008d8a:	483a      	ldr	r0, [pc, #232]	@ (8008e74 <CDC_Receive_FS+0x13c>)
 8008d8c:	f000 f87c 	bl	8008e88 <CDC_Transmit_FS>
        }
      }
      continue;
 8008d90:	e053      	b.n	8008e3a <CDC_Receive_FS+0x102>
    }

    // Handle Ctrl+C (ASCII 0x03)
    if (c == 0x03) {
 8008d92:	7afb      	ldrb	r3, [r7, #11]
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	d10c      	bne.n	8008db2 <CDC_Receive_FS+0x7a>
      strcpy(usb_cmd, "stop"); // Force command to be "stop"
 8008d98:	4b34      	ldr	r3, [pc, #208]	@ (8008e6c <CDC_Receive_FS+0x134>)
 8008d9a:	4a37      	ldr	r2, [pc, #220]	@ (8008e78 <CDC_Receive_FS+0x140>)
 8008d9c:	6810      	ldr	r0, [r2, #0]
 8008d9e:	6018      	str	r0, [r3, #0]
 8008da0:	7912      	ldrb	r2, [r2, #4]
 8008da2:	711a      	strb	r2, [r3, #4]
      usb_cmd_ready = 1;       // Trigger main loop
 8008da4:	4b35      	ldr	r3, [pc, #212]	@ (8008e7c <CDC_Receive_FS+0x144>)
 8008da6:	2201      	movs	r2, #1
 8008da8:	701a      	strb	r2, [r3, #0]
      usb_cmd_index = 0;       // Reset index
 8008daa:	4b2f      	ldr	r3, [pc, #188]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008dac:	2200      	movs	r2, #0
 8008dae:	701a      	strb	r2, [r3, #0]
      continue;
 8008db0:	e044      	b.n	8008e3c <CDC_Receive_FS+0x104>
    }

    // Handle Enter key (CR or LF)
    if (c == '\r' || c == '\n') {
 8008db2:	7afb      	ldrb	r3, [r7, #11]
 8008db4:	2b0d      	cmp	r3, #13
 8008db6:	d002      	beq.n	8008dbe <CDC_Receive_FS+0x86>
 8008db8:	7afb      	ldrb	r3, [r7, #11]
 8008dba:	2b0a      	cmp	r3, #10
 8008dbc:	d11d      	bne.n	8008dfa <CDC_Receive_FS+0xc2>
      // Only print newline if counter is not running
      if (!counter_enabled) {
 8008dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8008e70 <CDC_Receive_FS+0x138>)
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d103      	bne.n	8008dd0 <CDC_Receive_FS+0x98>
        CDC_Transmit_FS((uint8_t *)"\r\n", 2);
 8008dc8:	2102      	movs	r1, #2
 8008dca:	482d      	ldr	r0, [pc, #180]	@ (8008e80 <CDC_Receive_FS+0x148>)
 8008dcc:	f000 f85c 	bl	8008e88 <CDC_Transmit_FS>
      }

      if (usb_cmd_index > 0) // Only flag if we actually typed something
 8008dd0:	4b25      	ldr	r3, [pc, #148]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00c      	beq.n	8008df2 <CDC_Receive_FS+0xba>
      {
        usb_cmd[usb_cmd_index] = '\0';
 8008dd8:	4b23      	ldr	r3, [pc, #140]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	461a      	mov	r2, r3
 8008dde:	4b23      	ldr	r3, [pc, #140]	@ (8008e6c <CDC_Receive_FS+0x134>)
 8008de0:	2100      	movs	r1, #0
 8008de2:	5499      	strb	r1, [r3, r2]
        usb_cmd_ready = 1;
 8008de4:	4b25      	ldr	r3, [pc, #148]	@ (8008e7c <CDC_Receive_FS+0x144>)
 8008de6:	2201      	movs	r2, #1
 8008de8:	701a      	strb	r2, [r3, #0]
        usb_cmd_index = 0;
 8008dea:	4b1f      	ldr	r3, [pc, #124]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008dec:	2200      	movs	r2, #0
 8008dee:	701a      	strb	r2, [r3, #0]
        // If user hit enter with no command, just reprint prompt (handled in
        // main)
        usb_cmd_ready = 1;
      }
      // Break loop to process command immediately
      break;
 8008df0:	e02d      	b.n	8008e4e <CDC_Receive_FS+0x116>
        usb_cmd_ready = 1;
 8008df2:	4b22      	ldr	r3, [pc, #136]	@ (8008e7c <CDC_Receive_FS+0x144>)
 8008df4:	2201      	movs	r2, #1
 8008df6:	701a      	strb	r2, [r3, #0]
 8008df8:	e029      	b.n	8008e4e <CDC_Receive_FS+0x116>
    }

    // HANDLE REGULAR CHARACTERS
    // Only store/echo if we have space and it's a printable character
    if (usb_cmd_index < CMD_BUF_SIZE - 1 && c >= 32 && c <= 126) {
 8008dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e00:	d81c      	bhi.n	8008e3c <CDC_Receive_FS+0x104>
 8008e02:	7afb      	ldrb	r3, [r7, #11]
 8008e04:	2b1f      	cmp	r3, #31
 8008e06:	d919      	bls.n	8008e3c <CDC_Receive_FS+0x104>
 8008e08:	7afb      	ldrb	r3, [r7, #11]
 8008e0a:	2b7e      	cmp	r3, #126	@ 0x7e
 8008e0c:	d816      	bhi.n	8008e3c <CDC_Receive_FS+0x104>
      usb_cmd[usb_cmd_index++] = c;
 8008e0e:	4b16      	ldr	r3, [pc, #88]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	b2d1      	uxtb	r1, r2
 8008e16:	4a14      	ldr	r2, [pc, #80]	@ (8008e68 <CDC_Receive_FS+0x130>)
 8008e18:	7011      	strb	r1, [r2, #0]
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	7af9      	ldrb	r1, [r7, #11]
 8008e1e:	4b13      	ldr	r3, [pc, #76]	@ (8008e6c <CDC_Receive_FS+0x134>)
 8008e20:	5499      	strb	r1, [r3, r2]

      // ECHO THE CHARACTER BACK TO PC only when counter is not running
      if (!counter_enabled) {
 8008e22:	4b13      	ldr	r3, [pc, #76]	@ (8008e70 <CDC_Receive_FS+0x138>)
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d107      	bne.n	8008e3c <CDC_Receive_FS+0x104>
        CDC_Transmit_FS((uint8_t *)&c, 1);
 8008e2c:	f107 030b 	add.w	r3, r7, #11
 8008e30:	2101      	movs	r1, #1
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 f828 	bl	8008e88 <CDC_Transmit_FS>
 8008e38:	e000      	b.n	8008e3c <CDC_Receive_FS+0x104>
      continue;
 8008e3a:	bf00      	nop
  for (uint32_t i = 0; i < *Len; i++) {
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	60fb      	str	r3, [r7, #12]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	f4ff af7d 	bcc.w	8008d48 <CDC_Receive_FS+0x10>
      }
    }
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	480c      	ldr	r0, [pc, #48]	@ (8008e84 <CDC_Receive_FS+0x14c>)
 8008e52:	f7fe fadb 	bl	800740c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008e56:	480b      	ldr	r0, [pc, #44]	@ (8008e84 <CDC_Receive_FS+0x14c>)
 8008e58:	f7fe fb36 	bl	80074c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	2400280c 	.word	0x2400280c
 8008e6c:	240001b8 	.word	0x240001b8
 8008e70:	240001f9 	.word	0x240001f9
 8008e74:	0800a634 	.word	0x0800a634
 8008e78:	0800a638 	.word	0x0800a638
 8008e7c:	240001f8 	.word	0x240001f8
 8008e80:	0800a640 	.word	0x0800a640
 8008e84:	24000530 	.word	0x24000530

08008e88 <CDC_Transmit_FS>:
 *
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len) {
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	460b      	mov	r3, r1
 8008e92:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008e94:	2300      	movs	r3, #0
 8008e96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc =
 8008e98:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed0 <CDC_Transmit_FS+0x48>)
 8008e9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e9e:	60bb      	str	r3, [r7, #8]
      (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
  if (hcdc->TxState != 0) {
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e00b      	b.n	8008ec6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008eae:	887b      	ldrh	r3, [r7, #2]
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	6879      	ldr	r1, [r7, #4]
 8008eb4:	4806      	ldr	r0, [pc, #24]	@ (8008ed0 <CDC_Transmit_FS+0x48>)
 8008eb6:	f7fe fa87 	bl	80073c8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008eba:	4805      	ldr	r0, [pc, #20]	@ (8008ed0 <CDC_Transmit_FS+0x48>)
 8008ebc:	f7fe fac4 	bl	8007448 <USBD_CDC_TransmitPacket>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	24000530 	.word	0x24000530

08008ed4 <CDC_TransmitCplt_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum) {
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	4613      	mov	r3, r2
 8008ee0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008ee6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	371c      	adds	r7, #28
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
	...

08008ef8 <CDC_Init_HS>:

/**
 * @brief  Initializes the CDC media low layer over the USB HS IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_HS(void) {
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8008efc:	2200      	movs	r2, #0
 8008efe:	4905      	ldr	r1, [pc, #20]	@ (8008f14 <CDC_Init_HS+0x1c>)
 8008f00:	4805      	ldr	r0, [pc, #20]	@ (8008f18 <CDC_Init_HS+0x20>)
 8008f02:	f7fe fa61 	bl	80073c8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8008f06:	4905      	ldr	r1, [pc, #20]	@ (8008f1c <CDC_Init_HS+0x24>)
 8008f08:	4803      	ldr	r0, [pc, #12]	@ (8008f18 <CDC_Init_HS+0x20>)
 8008f0a:	f7fe fa7f 	bl	800740c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008f0e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	2400200c 	.word	0x2400200c
 8008f18:	24000254 	.word	0x24000254
 8008f1c:	2400180c 	.word	0x2400180c

08008f20 <CDC_DeInit_HS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @param  None
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_HS(void) {
 8008f20:	b480      	push	{r7}
 8008f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8008f24:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <CDC_Control_HS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAIL
 */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t *pbuf, uint16_t length) {
 8008f30:	b480      	push	{r7}
 8008f32:	b083      	sub	sp, #12
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	4603      	mov	r3, r0
 8008f38:	6039      	str	r1, [r7, #0]
 8008f3a:	71fb      	strb	r3, [r7, #7]
 8008f3c:	4613      	mov	r3, r2
 8008f3e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch (cmd) {
 8008f40:	79fb      	ldrb	r3, [r7, #7]
 8008f42:	2b23      	cmp	r3, #35	@ 0x23
 8008f44:	d84a      	bhi.n	8008fdc <CDC_Control_HS+0xac>
 8008f46:	a201      	add	r2, pc, #4	@ (adr r2, 8008f4c <CDC_Control_HS+0x1c>)
 8008f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4c:	08008fdd 	.word	0x08008fdd
 8008f50:	08008fdd 	.word	0x08008fdd
 8008f54:	08008fdd 	.word	0x08008fdd
 8008f58:	08008fdd 	.word	0x08008fdd
 8008f5c:	08008fdd 	.word	0x08008fdd
 8008f60:	08008fdd 	.word	0x08008fdd
 8008f64:	08008fdd 	.word	0x08008fdd
 8008f68:	08008fdd 	.word	0x08008fdd
 8008f6c:	08008fdd 	.word	0x08008fdd
 8008f70:	08008fdd 	.word	0x08008fdd
 8008f74:	08008fdd 	.word	0x08008fdd
 8008f78:	08008fdd 	.word	0x08008fdd
 8008f7c:	08008fdd 	.word	0x08008fdd
 8008f80:	08008fdd 	.word	0x08008fdd
 8008f84:	08008fdd 	.word	0x08008fdd
 8008f88:	08008fdd 	.word	0x08008fdd
 8008f8c:	08008fdd 	.word	0x08008fdd
 8008f90:	08008fdd 	.word	0x08008fdd
 8008f94:	08008fdd 	.word	0x08008fdd
 8008f98:	08008fdd 	.word	0x08008fdd
 8008f9c:	08008fdd 	.word	0x08008fdd
 8008fa0:	08008fdd 	.word	0x08008fdd
 8008fa4:	08008fdd 	.word	0x08008fdd
 8008fa8:	08008fdd 	.word	0x08008fdd
 8008fac:	08008fdd 	.word	0x08008fdd
 8008fb0:	08008fdd 	.word	0x08008fdd
 8008fb4:	08008fdd 	.word	0x08008fdd
 8008fb8:	08008fdd 	.word	0x08008fdd
 8008fbc:	08008fdd 	.word	0x08008fdd
 8008fc0:	08008fdd 	.word	0x08008fdd
 8008fc4:	08008fdd 	.word	0x08008fdd
 8008fc8:	08008fdd 	.word	0x08008fdd
 8008fcc:	08008fdd 	.word	0x08008fdd
 8008fd0:	08008fdd 	.word	0x08008fdd
 8008fd4:	08008fdd 	.word	0x08008fdd
 8008fd8:	08008fdd 	.word	0x08008fdd
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008fdc:	bf00      	nop
  }

  return (USBD_OK);
 8008fde:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	370c      	adds	r7, #12
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <CDC_Receive_HS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAILL
 */
static int8_t CDC_Receive_HS(uint8_t *Buf, uint32_t *Len) {
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8008ff6:	6879      	ldr	r1, [r7, #4]
 8008ff8:	4805      	ldr	r0, [pc, #20]	@ (8009010 <CDC_Receive_HS+0x24>)
 8008ffa:	f7fe fa07 	bl	800740c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8008ffe:	4804      	ldr	r0, [pc, #16]	@ (8009010 <CDC_Receive_HS+0x24>)
 8009000:	f7fe fa62 	bl	80074c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009004:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8009006:	4618      	mov	r0, r3
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	24000254 	.word	0x24000254

08009014 <CDC_TransmitCplt_HS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else
 * USBD_FAIL
 */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum) {
 8009014:	b480      	push	{r7}
 8009016:	b087      	sub	sp, #28
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	4613      	mov	r3, r2
 8009020:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8009026:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800902a:	4618      	mov	r0, r3
 800902c:	371c      	adds	r7, #28
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
	...

08009038 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	4603      	mov	r3, r0
 8009040:	6039      	str	r1, [r7, #0]
 8009042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	2212      	movs	r2, #18
 8009048:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800904a:	4b03      	ldr	r3, [pc, #12]	@ (8009058 <USBD_HS_DeviceDescriptor+0x20>)
}
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr
 8009058:	24000118 	.word	0x24000118

0800905c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	6039      	str	r1, [r7, #0]
 8009066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	2204      	movs	r2, #4
 800906c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800906e:	4b03      	ldr	r3, [pc, #12]	@ (800907c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8009070:	4618      	mov	r0, r3
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	2400012c 	.word	0x2400012c

08009080 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b082      	sub	sp, #8
 8009084:	af00      	add	r7, sp, #0
 8009086:	4603      	mov	r3, r0
 8009088:	6039      	str	r1, [r7, #0]
 800908a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d105      	bne.n	800909e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	4907      	ldr	r1, [pc, #28]	@ (80090b4 <USBD_HS_ProductStrDescriptor+0x34>)
 8009096:	4808      	ldr	r0, [pc, #32]	@ (80090b8 <USBD_HS_ProductStrDescriptor+0x38>)
 8009098:	f7ff fc8c 	bl	80089b4 <USBD_GetString>
 800909c:	e004      	b.n	80090a8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	4904      	ldr	r1, [pc, #16]	@ (80090b4 <USBD_HS_ProductStrDescriptor+0x34>)
 80090a2:	4805      	ldr	r0, [pc, #20]	@ (80090b8 <USBD_HS_ProductStrDescriptor+0x38>)
 80090a4:	f7ff fc86 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090a8:	4b02      	ldr	r3, [pc, #8]	@ (80090b4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	24002810 	.word	0x24002810
 80090b8:	0800a644 	.word	0x0800a644

080090bc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	4603      	mov	r3, r0
 80090c4:	6039      	str	r1, [r7, #0]
 80090c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	4904      	ldr	r1, [pc, #16]	@ (80090dc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80090cc:	4804      	ldr	r0, [pc, #16]	@ (80090e0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80090ce:	f7ff fc71 	bl	80089b4 <USBD_GetString>
  return USBD_StrDesc;
 80090d2:	4b02      	ldr	r3, [pc, #8]	@ (80090dc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	24002810 	.word	0x24002810
 80090e0:	0800a65c 	.word	0x0800a65c

080090e4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	4603      	mov	r3, r0
 80090ec:	6039      	str	r1, [r7, #0]
 80090ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	221a      	movs	r2, #26
 80090f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80090f6:	f000 f8e7 	bl	80092c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80090fa:	4b02      	ldr	r3, [pc, #8]	@ (8009104 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3708      	adds	r7, #8
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	24000130 	.word	0x24000130

08009108 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
 800910e:	4603      	mov	r3, r0
 8009110:	6039      	str	r1, [r7, #0]
 8009112:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009114:	79fb      	ldrb	r3, [r7, #7]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d105      	bne.n	8009126 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	4907      	ldr	r1, [pc, #28]	@ (800913c <USBD_HS_ConfigStrDescriptor+0x34>)
 800911e:	4808      	ldr	r0, [pc, #32]	@ (8009140 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009120:	f7ff fc48 	bl	80089b4 <USBD_GetString>
 8009124:	e004      	b.n	8009130 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009126:	683a      	ldr	r2, [r7, #0]
 8009128:	4904      	ldr	r1, [pc, #16]	@ (800913c <USBD_HS_ConfigStrDescriptor+0x34>)
 800912a:	4805      	ldr	r0, [pc, #20]	@ (8009140 <USBD_HS_ConfigStrDescriptor+0x38>)
 800912c:	f7ff fc42 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009130:	4b02      	ldr	r3, [pc, #8]	@ (800913c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8009132:	4618      	mov	r0, r3
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	24002810 	.word	0x24002810
 8009140:	0800a670 	.word	0x0800a670

08009144 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	4603      	mov	r3, r0
 800914c:	6039      	str	r1, [r7, #0]
 800914e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009150:	79fb      	ldrb	r3, [r7, #7]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d105      	bne.n	8009162 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	4907      	ldr	r1, [pc, #28]	@ (8009178 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800915a:	4808      	ldr	r0, [pc, #32]	@ (800917c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800915c:	f7ff fc2a 	bl	80089b4 <USBD_GetString>
 8009160:	e004      	b.n	800916c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	4904      	ldr	r1, [pc, #16]	@ (8009178 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009166:	4805      	ldr	r0, [pc, #20]	@ (800917c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009168:	f7ff fc24 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800916c:	4b02      	ldr	r3, [pc, #8]	@ (8009178 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800916e:	4618      	mov	r0, r3
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	24002810 	.word	0x24002810
 800917c:	0800a67c 	.word	0x0800a67c

08009180 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	4603      	mov	r3, r0
 8009188:	6039      	str	r1, [r7, #0]
 800918a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	2212      	movs	r2, #18
 8009190:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009192:	4b03      	ldr	r3, [pc, #12]	@ (80091a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009194:	4618      	mov	r0, r3
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr
 80091a0:	240000e4 	.word	0x240000e4

080091a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	6039      	str	r1, [r7, #0]
 80091ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2204      	movs	r2, #4
 80091b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091b6:	4b03      	ldr	r3, [pc, #12]	@ (80091c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr
 80091c4:	2400012c 	.word	0x2400012c

080091c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091d4:	79fb      	ldrb	r3, [r7, #7]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d105      	bne.n	80091e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091da:	683a      	ldr	r2, [r7, #0]
 80091dc:	4907      	ldr	r1, [pc, #28]	@ (80091fc <USBD_FS_ProductStrDescriptor+0x34>)
 80091de:	4808      	ldr	r0, [pc, #32]	@ (8009200 <USBD_FS_ProductStrDescriptor+0x38>)
 80091e0:	f7ff fbe8 	bl	80089b4 <USBD_GetString>
 80091e4:	e004      	b.n	80091f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	4904      	ldr	r1, [pc, #16]	@ (80091fc <USBD_FS_ProductStrDescriptor+0x34>)
 80091ea:	4805      	ldr	r0, [pc, #20]	@ (8009200 <USBD_FS_ProductStrDescriptor+0x38>)
 80091ec:	f7ff fbe2 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80091f0:	4b02      	ldr	r3, [pc, #8]	@ (80091fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3708      	adds	r7, #8
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}
 80091fa:	bf00      	nop
 80091fc:	24002810 	.word	0x24002810
 8009200:	0800a644 	.word	0x0800a644

08009204 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	4603      	mov	r3, r0
 800920c:	6039      	str	r1, [r7, #0]
 800920e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009210:	683a      	ldr	r2, [r7, #0]
 8009212:	4904      	ldr	r1, [pc, #16]	@ (8009224 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009214:	4804      	ldr	r0, [pc, #16]	@ (8009228 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009216:	f7ff fbcd 	bl	80089b4 <USBD_GetString>
  return USBD_StrDesc;
 800921a:	4b02      	ldr	r3, [pc, #8]	@ (8009224 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800921c:	4618      	mov	r0, r3
 800921e:	3708      	adds	r7, #8
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}
 8009224:	24002810 	.word	0x24002810
 8009228:	0800a65c 	.word	0x0800a65c

0800922c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b082      	sub	sp, #8
 8009230:	af00      	add	r7, sp, #0
 8009232:	4603      	mov	r3, r0
 8009234:	6039      	str	r1, [r7, #0]
 8009236:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	221a      	movs	r2, #26
 800923c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800923e:	f000 f843 	bl	80092c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009242:	4b02      	ldr	r3, [pc, #8]	@ (800924c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009244:	4618      	mov	r0, r3
 8009246:	3708      	adds	r7, #8
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	24000130 	.word	0x24000130

08009250 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	4603      	mov	r3, r0
 8009258:	6039      	str	r1, [r7, #0]
 800925a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800925c:	79fb      	ldrb	r3, [r7, #7]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d105      	bne.n	800926e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009262:	683a      	ldr	r2, [r7, #0]
 8009264:	4907      	ldr	r1, [pc, #28]	@ (8009284 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009266:	4808      	ldr	r0, [pc, #32]	@ (8009288 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009268:	f7ff fba4 	bl	80089b4 <USBD_GetString>
 800926c:	e004      	b.n	8009278 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800926e:	683a      	ldr	r2, [r7, #0]
 8009270:	4904      	ldr	r1, [pc, #16]	@ (8009284 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009272:	4805      	ldr	r0, [pc, #20]	@ (8009288 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009274:	f7ff fb9e 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009278:	4b02      	ldr	r3, [pc, #8]	@ (8009284 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800927a:	4618      	mov	r0, r3
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	24002810 	.word	0x24002810
 8009288:	0800a670 	.word	0x0800a670

0800928c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b082      	sub	sp, #8
 8009290:	af00      	add	r7, sp, #0
 8009292:	4603      	mov	r3, r0
 8009294:	6039      	str	r1, [r7, #0]
 8009296:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009298:	79fb      	ldrb	r3, [r7, #7]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d105      	bne.n	80092aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800929e:	683a      	ldr	r2, [r7, #0]
 80092a0:	4907      	ldr	r1, [pc, #28]	@ (80092c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092a2:	4808      	ldr	r0, [pc, #32]	@ (80092c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092a4:	f7ff fb86 	bl	80089b4 <USBD_GetString>
 80092a8:	e004      	b.n	80092b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092aa:	683a      	ldr	r2, [r7, #0]
 80092ac:	4904      	ldr	r1, [pc, #16]	@ (80092c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092ae:	4805      	ldr	r0, [pc, #20]	@ (80092c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092b0:	f7ff fb80 	bl	80089b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092b4:	4b02      	ldr	r3, [pc, #8]	@ (80092c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}
 80092be:	bf00      	nop
 80092c0:	24002810 	.word	0x24002810
 80092c4:	0800a67c 	.word	0x0800a67c

080092c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	4413      	add	r3, r2
 80092d4:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d009      	beq.n	80092f0 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80092dc:	2208      	movs	r2, #8
 80092de:	4906      	ldr	r1, [pc, #24]	@ (80092f8 <Get_SerialNum+0x30>)
 80092e0:	68f8      	ldr	r0, [r7, #12]
 80092e2:	f000 f80d 	bl	8009300 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80092e6:	2204      	movs	r2, #4
 80092e8:	4904      	ldr	r1, [pc, #16]	@ (80092fc <Get_SerialNum+0x34>)
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f808 	bl	8009300 <IntToUnicode>
  }
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	24000132 	.word	0x24000132
 80092fc:	24000142 	.word	0x24000142

08009300 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009300:	b480      	push	{r7}
 8009302:	b087      	sub	sp, #28
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	4613      	mov	r3, r2
 800930c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800930e:	2300      	movs	r3, #0
 8009310:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009312:	2300      	movs	r3, #0
 8009314:	75fb      	strb	r3, [r7, #23]
 8009316:	e027      	b.n	8009368 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	0f1b      	lsrs	r3, r3, #28
 800931c:	2b09      	cmp	r3, #9
 800931e:	d80b      	bhi.n	8009338 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	0f1b      	lsrs	r3, r3, #28
 8009324:	b2da      	uxtb	r2, r3
 8009326:	7dfb      	ldrb	r3, [r7, #23]
 8009328:	005b      	lsls	r3, r3, #1
 800932a:	4619      	mov	r1, r3
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	440b      	add	r3, r1
 8009330:	3230      	adds	r2, #48	@ 0x30
 8009332:	b2d2      	uxtb	r2, r2
 8009334:	701a      	strb	r2, [r3, #0]
 8009336:	e00a      	b.n	800934e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	0f1b      	lsrs	r3, r3, #28
 800933c:	b2da      	uxtb	r2, r3
 800933e:	7dfb      	ldrb	r3, [r7, #23]
 8009340:	005b      	lsls	r3, r3, #1
 8009342:	4619      	mov	r1, r3
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	440b      	add	r3, r1
 8009348:	3237      	adds	r2, #55	@ 0x37
 800934a:	b2d2      	uxtb	r2, r2
 800934c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009354:	7dfb      	ldrb	r3, [r7, #23]
 8009356:	005b      	lsls	r3, r3, #1
 8009358:	3301      	adds	r3, #1
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	4413      	add	r3, r2
 800935e:	2200      	movs	r2, #0
 8009360:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009362:	7dfb      	ldrb	r3, [r7, #23]
 8009364:	3301      	adds	r3, #1
 8009366:	75fb      	strb	r3, [r7, #23]
 8009368:	7dfa      	ldrb	r2, [r7, #23]
 800936a:	79fb      	ldrb	r3, [r7, #7]
 800936c:	429a      	cmp	r2, r3
 800936e:	d3d3      	bcc.n	8009318 <IntToUnicode+0x18>
  }
}
 8009370:	bf00      	nop
 8009372:	bf00      	nop
 8009374:	371c      	adds	r7, #28
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr
	...

08009380 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b0bc      	sub	sp, #240	@ 0xf0
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009388:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800938c:	2200      	movs	r2, #0
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	605a      	str	r2, [r3, #4]
 8009392:	609a      	str	r2, [r3, #8]
 8009394:	60da      	str	r2, [r3, #12]
 8009396:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009398:	f107 0318 	add.w	r3, r7, #24
 800939c:	22c0      	movs	r2, #192	@ 0xc0
 800939e:	2100      	movs	r1, #0
 80093a0:	4618      	mov	r0, r3
 80093a2:	f000 fbed 	bl	8009b80 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a58      	ldr	r2, [pc, #352]	@ (800950c <HAL_PCD_MspInit+0x18c>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d152      	bne.n	8009456 <HAL_PCD_MspInit+0xd6>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80093b0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80093b4:	f04f 0300 	mov.w	r3, #0
 80093b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80093bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80093c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80093c4:	f107 0318 	add.w	r3, r7, #24
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7fa fa55 	bl	8003878 <HAL_RCCEx_PeriphCLKConfig>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d001      	beq.n	80093d8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80093d4:	f7f7 f9cc 	bl	8000770 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80093d8:	f7f9 fa2c 	bl	8002834 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093dc:	4b4c      	ldr	r3, [pc, #304]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80093de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093e2:	4a4b      	ldr	r2, [pc, #300]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80093e4:	f043 0301 	orr.w	r3, r3, #1
 80093e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80093ec:	4b48      	ldr	r3, [pc, #288]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80093ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	617b      	str	r3, [r7, #20]
 80093f8:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80093fa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80093fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009402:	2302      	movs	r3, #2
 8009404:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009408:	2300      	movs	r3, #0
 800940a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800940e:	2300      	movs	r3, #0
 8009410:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8009414:	230a      	movs	r3, #10
 8009416:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800941a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800941e:	4619      	mov	r1, r3
 8009420:	483c      	ldr	r0, [pc, #240]	@ (8009514 <HAL_PCD_MspInit+0x194>)
 8009422:	f7f7 fd7d 	bl	8000f20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009426:	4b3a      	ldr	r3, [pc, #232]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 8009428:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800942c:	4a38      	ldr	r2, [pc, #224]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 800942e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009432:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009436:	4b36      	ldr	r3, [pc, #216]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 8009438:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800943c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009440:	613b      	str	r3, [r7, #16]
 8009442:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009444:	2200      	movs	r2, #0
 8009446:	2100      	movs	r1, #0
 8009448:	2065      	movs	r0, #101	@ 0x65
 800944a:	f7f7 fcc9 	bl	8000de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800944e:	2065      	movs	r0, #101	@ 0x65
 8009450:	f7f7 fce0 	bl	8000e14 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8009454:	e056      	b.n	8009504 <HAL_PCD_MspInit+0x184>
  else if(pcdHandle->Instance==USB_OTG_HS)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a2f      	ldr	r2, [pc, #188]	@ (8009518 <HAL_PCD_MspInit+0x198>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d151      	bne.n	8009504 <HAL_PCD_MspInit+0x184>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009460:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009464:	f04f 0300 	mov.w	r3, #0
 8009468:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800946c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009470:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009474:	f107 0318 	add.w	r3, r7, #24
 8009478:	4618      	mov	r0, r3
 800947a:	f7fa f9fd 	bl	8003878 <HAL_RCCEx_PeriphCLKConfig>
 800947e:	4603      	mov	r3, r0
 8009480:	2b00      	cmp	r3, #0
 8009482:	d001      	beq.n	8009488 <HAL_PCD_MspInit+0x108>
      Error_Handler();
 8009484:	f7f7 f974 	bl	8000770 <Error_Handler>
    HAL_PWREx_EnableUSBVoltageDetector();
 8009488:	f7f9 f9d4 	bl	8002834 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800948c:	4b20      	ldr	r3, [pc, #128]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 800948e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009492:	4a1f      	ldr	r2, [pc, #124]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 8009494:	f043 0302 	orr.w	r3, r3, #2
 8009498:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800949c:	4b1c      	ldr	r3, [pc, #112]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 800949e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094a2:	f003 0302 	and.w	r3, r3, #2
 80094a6:	60fb      	str	r3, [r7, #12]
 80094a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80094aa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80094ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094b2:	2302      	movs	r3, #2
 80094b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094b8:	2300      	movs	r3, #0
 80094ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094be:	2300      	movs	r3, #0
 80094c0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 80094c4:	230c      	movs	r3, #12
 80094c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094ca:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80094ce:	4619      	mov	r1, r3
 80094d0:	4812      	ldr	r0, [pc, #72]	@ (800951c <HAL_PCD_MspInit+0x19c>)
 80094d2:	f7f7 fd25 	bl	8000f20 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80094d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80094d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80094dc:	4a0c      	ldr	r2, [pc, #48]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80094de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80094e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80094e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009510 <HAL_PCD_MspInit+0x190>)
 80094e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80094ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094f0:	60bb      	str	r3, [r7, #8]
 80094f2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80094f4:	2200      	movs	r2, #0
 80094f6:	2100      	movs	r1, #0
 80094f8:	204d      	movs	r0, #77	@ 0x4d
 80094fa:	f7f7 fc71 	bl	8000de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80094fe:	204d      	movs	r0, #77	@ 0x4d
 8009500:	f7f7 fc88 	bl	8000e14 <HAL_NVIC_EnableIRQ>
}
 8009504:	bf00      	nop
 8009506:	37f0      	adds	r7, #240	@ 0xf0
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	40080000 	.word	0x40080000
 8009510:	58024400 	.word	0x58024400
 8009514:	58020000 	.word	0x58020000
 8009518:	40040000 	.word	0x40040000
 800951c:	58020400 	.word	0x58020400

08009520 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b082      	sub	sp, #8
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009534:	4619      	mov	r1, r3
 8009536:	4610      	mov	r0, r2
 8009538:	f7fe f8af 	bl	800769a <USBD_LL_SetupStage>
}
 800953c:	bf00      	nop
 800953e:	3708      	adds	r7, #8
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	460b      	mov	r3, r1
 800954e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009556:	78fa      	ldrb	r2, [r7, #3]
 8009558:	6879      	ldr	r1, [r7, #4]
 800955a:	4613      	mov	r3, r2
 800955c:	00db      	lsls	r3, r3, #3
 800955e:	4413      	add	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	440b      	add	r3, r1
 8009564:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	78fb      	ldrb	r3, [r7, #3]
 800956c:	4619      	mov	r1, r3
 800956e:	f7fe f8e9 	bl	8007744 <USBD_LL_DataOutStage>
}
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b082      	sub	sp, #8
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
 8009582:	460b      	mov	r3, r1
 8009584:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800958c:	78fa      	ldrb	r2, [r7, #3]
 800958e:	6879      	ldr	r1, [r7, #4]
 8009590:	4613      	mov	r3, r2
 8009592:	00db      	lsls	r3, r3, #3
 8009594:	4413      	add	r3, r2
 8009596:	009b      	lsls	r3, r3, #2
 8009598:	440b      	add	r3, r1
 800959a:	3320      	adds	r3, #32
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	4619      	mov	r1, r3
 80095a2:	f7fe f982 	bl	80078aa <USBD_LL_DataInStage>
}
 80095a6:	bf00      	nop
 80095a8:	3708      	adds	r7, #8
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b082      	sub	sp, #8
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095bc:	4618      	mov	r0, r3
 80095be:	f7fe fabc 	bl	8007b3a <USBD_LL_SOF>
}
 80095c2:	bf00      	nop
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b084      	sub	sp, #16
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80095d2:	2301      	movs	r3, #1
 80095d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	79db      	ldrb	r3, [r3, #7]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d102      	bne.n	80095e4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80095de:	2300      	movs	r3, #0
 80095e0:	73fb      	strb	r3, [r7, #15]
 80095e2:	e008      	b.n	80095f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	79db      	ldrb	r3, [r3, #7]
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d102      	bne.n	80095f2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80095ec:	2301      	movs	r3, #1
 80095ee:	73fb      	strb	r3, [r7, #15]
 80095f0:	e001      	b.n	80095f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80095f2:	f7f7 f8bd 	bl	8000770 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095fc:	7bfa      	ldrb	r2, [r7, #15]
 80095fe:	4611      	mov	r1, r2
 8009600:	4618      	mov	r0, r3
 8009602:	f7fe fa56 	bl	8007ab2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800960c:	4618      	mov	r0, r3
 800960e:	f7fe f9fe 	bl	8007a0e <USBD_LL_Reset>
}
 8009612:	bf00      	nop
 8009614:	3710      	adds	r7, #16
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
	...

0800961c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800962a:	4618      	mov	r0, r3
 800962c:	f7fe fa51 	bl	8007ad2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	6812      	ldr	r2, [r2, #0]
 800963e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009642:	f043 0301 	orr.w	r3, r3, #1
 8009646:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	7adb      	ldrb	r3, [r3, #11]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d005      	beq.n	800965c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009650:	4b04      	ldr	r3, [pc, #16]	@ (8009664 <HAL_PCD_SuspendCallback+0x48>)
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	4a03      	ldr	r2, [pc, #12]	@ (8009664 <HAL_PCD_SuspendCallback+0x48>)
 8009656:	f043 0306 	orr.w	r3, r3, #6
 800965a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800965c:	bf00      	nop
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	e000ed00 	.word	0xe000ed00

08009668 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009676:	4618      	mov	r0, r3
 8009678:	f7fe fa47 	bl	8007b0a <USBD_LL_Resume>
}
 800967c:	bf00      	nop
 800967e:	3708      	adds	r7, #8
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b082      	sub	sp, #8
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009696:	78fa      	ldrb	r2, [r7, #3]
 8009698:	4611      	mov	r1, r2
 800969a:	4618      	mov	r0, r3
 800969c:	f7fe fa9f 	bl	8007bde <USBD_LL_IsoOUTIncomplete>
}
 80096a0:	bf00      	nop
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	460b      	mov	r3, r1
 80096b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096ba:	78fa      	ldrb	r2, [r7, #3]
 80096bc:	4611      	mov	r1, r2
 80096be:	4618      	mov	r0, r3
 80096c0:	f7fe fa5b 	bl	8007b7a <USBD_LL_IsoINIncomplete>
}
 80096c4:	bf00      	nop
 80096c6:	3708      	adds	r7, #8
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096da:	4618      	mov	r0, r3
 80096dc:	f7fe fab1 	bl	8007c42 <USBD_LL_DevConnected>
}
 80096e0:	bf00      	nop
 80096e2:	3708      	adds	r7, #8
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7fe faae 	bl	8007c58 <USBD_LL_DevDisconnected>
}
 80096fc:	bf00      	nop
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d13e      	bne.n	8009792 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009714:	4a44      	ldr	r2, [pc, #272]	@ (8009828 <USBD_LL_Init+0x124>)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a42      	ldr	r2, [pc, #264]	@ (8009828 <USBD_LL_Init+0x124>)
 8009720:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009724:	4b40      	ldr	r3, [pc, #256]	@ (8009828 <USBD_LL_Init+0x124>)
 8009726:	4a41      	ldr	r2, [pc, #260]	@ (800982c <USBD_LL_Init+0x128>)
 8009728:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800972a:	4b3f      	ldr	r3, [pc, #252]	@ (8009828 <USBD_LL_Init+0x124>)
 800972c:	2209      	movs	r2, #9
 800972e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009730:	4b3d      	ldr	r3, [pc, #244]	@ (8009828 <USBD_LL_Init+0x124>)
 8009732:	2202      	movs	r2, #2
 8009734:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009736:	4b3c      	ldr	r3, [pc, #240]	@ (8009828 <USBD_LL_Init+0x124>)
 8009738:	2200      	movs	r2, #0
 800973a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800973c:	4b3a      	ldr	r3, [pc, #232]	@ (8009828 <USBD_LL_Init+0x124>)
 800973e:	2202      	movs	r2, #2
 8009740:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009742:	4b39      	ldr	r3, [pc, #228]	@ (8009828 <USBD_LL_Init+0x124>)
 8009744:	2200      	movs	r2, #0
 8009746:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009748:	4b37      	ldr	r3, [pc, #220]	@ (8009828 <USBD_LL_Init+0x124>)
 800974a:	2200      	movs	r2, #0
 800974c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800974e:	4b36      	ldr	r3, [pc, #216]	@ (8009828 <USBD_LL_Init+0x124>)
 8009750:	2200      	movs	r2, #0
 8009752:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009754:	4b34      	ldr	r3, [pc, #208]	@ (8009828 <USBD_LL_Init+0x124>)
 8009756:	2200      	movs	r2, #0
 8009758:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800975a:	4b33      	ldr	r3, [pc, #204]	@ (8009828 <USBD_LL_Init+0x124>)
 800975c:	2200      	movs	r2, #0
 800975e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009760:	4b31      	ldr	r3, [pc, #196]	@ (8009828 <USBD_LL_Init+0x124>)
 8009762:	2200      	movs	r2, #0
 8009764:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009766:	4830      	ldr	r0, [pc, #192]	@ (8009828 <USBD_LL_Init+0x124>)
 8009768:	f7f7 fd8a 	bl	8001280 <HAL_PCD_Init>
 800976c:	4603      	mov	r3, r0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d001      	beq.n	8009776 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009772:	f7f6 fffd 	bl	8000770 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009776:	2180      	movs	r1, #128	@ 0x80
 8009778:	482b      	ldr	r0, [pc, #172]	@ (8009828 <USBD_LL_Init+0x124>)
 800977a:	f7f8 ffe0 	bl	800273e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800977e:	2240      	movs	r2, #64	@ 0x40
 8009780:	2100      	movs	r1, #0
 8009782:	4829      	ldr	r0, [pc, #164]	@ (8009828 <USBD_LL_Init+0x124>)
 8009784:	f7f8 ff94 	bl	80026b0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009788:	2280      	movs	r2, #128	@ 0x80
 800978a:	2101      	movs	r1, #1
 800978c:	4826      	ldr	r0, [pc, #152]	@ (8009828 <USBD_LL_Init+0x124>)
 800978e:	f7f8 ff8f 	bl	80026b0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  if (pdev->id == DEVICE_HS) {
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d140      	bne.n	800981c <USBD_LL_Init+0x118>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800979a:	4a25      	ldr	r2, [pc, #148]	@ (8009830 <USBD_LL_Init+0x12c>)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a22      	ldr	r2, [pc, #136]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097a6:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80097aa:	4b21      	ldr	r3, [pc, #132]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097ac:	4a21      	ldr	r2, [pc, #132]	@ (8009834 <USBD_LL_Init+0x130>)
 80097ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80097b0:	4b1f      	ldr	r3, [pc, #124]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097b2:	2209      	movs	r2, #9
 80097b4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 80097b6:	4b1e      	ldr	r3, [pc, #120]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097b8:	2202      	movs	r2, #2
 80097ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80097bc:	4b1c      	ldr	r3, [pc, #112]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097be:	2200      	movs	r2, #0
 80097c0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80097c2:	4b1b      	ldr	r3, [pc, #108]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097c4:	2202      	movs	r2, #2
 80097c6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80097c8:	4b19      	ldr	r3, [pc, #100]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80097ce:	4b18      	ldr	r3, [pc, #96]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097d0:	2200      	movs	r2, #0
 80097d2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80097d4:	4b16      	ldr	r3, [pc, #88]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097d6:	2200      	movs	r2, #0
 80097d8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80097da:	4b15      	ldr	r3, [pc, #84]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097dc:	2200      	movs	r2, #0
 80097de:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80097e0:	4b13      	ldr	r3, [pc, #76]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80097e6:	4b12      	ldr	r3, [pc, #72]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097e8:	2200      	movs	r2, #0
 80097ea:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80097ec:	4810      	ldr	r0, [pc, #64]	@ (8009830 <USBD_LL_Init+0x12c>)
 80097ee:	f7f7 fd47 	bl	8001280 <HAL_PCD_Init>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d001      	beq.n	80097fc <USBD_LL_Init+0xf8>
  {
    Error_Handler( );
 80097f8:	f7f6 ffba 	bl	8000770 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80097fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009800:	480b      	ldr	r0, [pc, #44]	@ (8009830 <USBD_LL_Init+0x12c>)
 8009802:	f7f8 ff9c 	bl	800273e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8009806:	2280      	movs	r2, #128	@ 0x80
 8009808:	2100      	movs	r1, #0
 800980a:	4809      	ldr	r0, [pc, #36]	@ (8009830 <USBD_LL_Init+0x12c>)
 800980c:	f7f8 ff50 	bl	80026b0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8009810:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8009814:	2101      	movs	r1, #1
 8009816:	4806      	ldr	r0, [pc, #24]	@ (8009830 <USBD_LL_Init+0x12c>)
 8009818:	f7f8 ff4a 	bl	80026b0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	24002a10 	.word	0x24002a10
 800982c:	40080000 	.word	0x40080000
 8009830:	24002ef4 	.word	0x24002ef4
 8009834:	40040000 	.word	0x40040000

08009838 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009840:	2300      	movs	r3, #0
 8009842:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800984e:	4618      	mov	r0, r3
 8009850:	f7f7 fe22 	bl	8001498 <HAL_PCD_Start>
 8009854:	4603      	mov	r3, r0
 8009856:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009858:	7bfb      	ldrb	r3, [r7, #15]
 800985a:	4618      	mov	r0, r3
 800985c:	f000 f942 	bl	8009ae4 <USBD_Get_USB_Status>
 8009860:	4603      	mov	r3, r0
 8009862:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009864:	7bbb      	ldrb	r3, [r7, #14]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
 8009876:	4608      	mov	r0, r1
 8009878:	4611      	mov	r1, r2
 800987a:	461a      	mov	r2, r3
 800987c:	4603      	mov	r3, r0
 800987e:	70fb      	strb	r3, [r7, #3]
 8009880:	460b      	mov	r3, r1
 8009882:	70bb      	strb	r3, [r7, #2]
 8009884:	4613      	mov	r3, r2
 8009886:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009888:	2300      	movs	r3, #0
 800988a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009896:	78bb      	ldrb	r3, [r7, #2]
 8009898:	883a      	ldrh	r2, [r7, #0]
 800989a:	78f9      	ldrb	r1, [r7, #3]
 800989c:	f7f8 fb23 	bl	8001ee6 <HAL_PCD_EP_Open>
 80098a0:	4603      	mov	r3, r0
 80098a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a4:	7bfb      	ldrb	r3, [r7, #15]
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 f91c 	bl	8009ae4 <USBD_Get_USB_Status>
 80098ac:	4603      	mov	r3, r0
 80098ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b084      	sub	sp, #16
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
 80098c2:	460b      	mov	r3, r1
 80098c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098d4:	78fa      	ldrb	r2, [r7, #3]
 80098d6:	4611      	mov	r1, r2
 80098d8:	4618      	mov	r0, r3
 80098da:	f7f8 fb6e 	bl	8001fba <HAL_PCD_EP_Close>
 80098de:	4603      	mov	r3, r0
 80098e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 f8fd 	bl	8009ae4 <USBD_Get_USB_Status>
 80098ea:	4603      	mov	r3, r0
 80098ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	460b      	mov	r3, r1
 8009902:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009912:	78fa      	ldrb	r2, [r7, #3]
 8009914:	4611      	mov	r1, r2
 8009916:	4618      	mov	r0, r3
 8009918:	f7f8 fc26 	bl	8002168 <HAL_PCD_EP_SetStall>
 800991c:	4603      	mov	r3, r0
 800991e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009920:	7bfb      	ldrb	r3, [r7, #15]
 8009922:	4618      	mov	r0, r3
 8009924:	f000 f8de 	bl	8009ae4 <USBD_Get_USB_Status>
 8009928:	4603      	mov	r3, r0
 800992a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800992c:	7bbb      	ldrb	r3, [r7, #14]
}
 800992e:	4618      	mov	r0, r3
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b084      	sub	sp, #16
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	460b      	mov	r3, r1
 8009940:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009942:	2300      	movs	r3, #0
 8009944:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009950:	78fa      	ldrb	r2, [r7, #3]
 8009952:	4611      	mov	r1, r2
 8009954:	4618      	mov	r0, r3
 8009956:	f7f8 fc6a 	bl	800222e <HAL_PCD_EP_ClrStall>
 800995a:	4603      	mov	r3, r0
 800995c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800995e:	7bfb      	ldrb	r3, [r7, #15]
 8009960:	4618      	mov	r0, r3
 8009962:	f000 f8bf 	bl	8009ae4 <USBD_Get_USB_Status>
 8009966:	4603      	mov	r3, r0
 8009968:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800996a:	7bbb      	ldrb	r3, [r7, #14]
}
 800996c:	4618      	mov	r0, r3
 800996e:	3710      	adds	r7, #16
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009974:	b480      	push	{r7}
 8009976:	b085      	sub	sp, #20
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	460b      	mov	r3, r1
 800997e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009986:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800998c:	2b00      	cmp	r3, #0
 800998e:	da0b      	bge.n	80099a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009990:	78fb      	ldrb	r3, [r7, #3]
 8009992:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009996:	68f9      	ldr	r1, [r7, #12]
 8009998:	4613      	mov	r3, r2
 800999a:	00db      	lsls	r3, r3, #3
 800999c:	4413      	add	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	440b      	add	r3, r1
 80099a2:	3316      	adds	r3, #22
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	e00b      	b.n	80099c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80099a8:	78fb      	ldrb	r3, [r7, #3]
 80099aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099ae:	68f9      	ldr	r1, [r7, #12]
 80099b0:	4613      	mov	r3, r2
 80099b2:	00db      	lsls	r3, r3, #3
 80099b4:	4413      	add	r3, r2
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	440b      	add	r3, r1
 80099ba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80099be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3714      	adds	r7, #20
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	460b      	mov	r3, r1
 80099d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099e6:	78fa      	ldrb	r2, [r7, #3]
 80099e8:	4611      	mov	r1, r2
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7f8 fa57 	bl	8001e9e <HAL_PCD_SetAddress>
 80099f0:	4603      	mov	r3, r0
 80099f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099f4:	7bfb      	ldrb	r3, [r7, #15]
 80099f6:	4618      	mov	r0, r3
 80099f8:	f000 f874 	bl	8009ae4 <USBD_Get_USB_Status>
 80099fc:	4603      	mov	r3, r0
 80099fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a00:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b086      	sub	sp, #24
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	60f8      	str	r0, [r7, #12]
 8009a12:	607a      	str	r2, [r7, #4]
 8009a14:	603b      	str	r3, [r7, #0]
 8009a16:	460b      	mov	r3, r1
 8009a18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009a28:	7af9      	ldrb	r1, [r7, #11]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	687a      	ldr	r2, [r7, #4]
 8009a2e:	f7f8 fb61 	bl	80020f4 <HAL_PCD_EP_Transmit>
 8009a32:	4603      	mov	r3, r0
 8009a34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a36:	7dfb      	ldrb	r3, [r7, #23]
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f000 f853 	bl	8009ae4 <USBD_Get_USB_Status>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a42:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3718      	adds	r7, #24
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b086      	sub	sp, #24
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	60f8      	str	r0, [r7, #12]
 8009a54:	607a      	str	r2, [r7, #4]
 8009a56:	603b      	str	r3, [r7, #0]
 8009a58:	460b      	mov	r3, r1
 8009a5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a60:	2300      	movs	r3, #0
 8009a62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009a6a:	7af9      	ldrb	r1, [r7, #11]
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	f7f8 faed 	bl	800204e <HAL_PCD_EP_Receive>
 8009a74:	4603      	mov	r3, r0
 8009a76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a78:	7dfb      	ldrb	r3, [r7, #23]
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f000 f832 	bl	8009ae4 <USBD_Get_USB_Status>
 8009a80:	4603      	mov	r3, r0
 8009a82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a84:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3718      	adds	r7, #24
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}

08009a8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a8e:	b580      	push	{r7, lr}
 8009a90:	b082      	sub	sp, #8
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
 8009a96:	460b      	mov	r3, r1
 8009a98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009aa0:	78fa      	ldrb	r2, [r7, #3]
 8009aa2:	4611      	mov	r1, r2
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f7f8 fb0d 	bl	80020c4 <HAL_PCD_EP_GetRxCount>
 8009aaa:	4603      	mov	r3, r0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3708      	adds	r7, #8
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009abc:	4b03      	ldr	r3, [pc, #12]	@ (8009acc <USBD_static_malloc+0x18>)
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	370c      	adds	r7, #12
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	240033d8 	.word	0x240033d8

08009ad0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8009ad8:	bf00      	nop
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b085      	sub	sp, #20
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	4603      	mov	r3, r0
 8009aec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009af2:	79fb      	ldrb	r3, [r7, #7]
 8009af4:	2b03      	cmp	r3, #3
 8009af6:	d817      	bhi.n	8009b28 <USBD_Get_USB_Status+0x44>
 8009af8:	a201      	add	r2, pc, #4	@ (adr r2, 8009b00 <USBD_Get_USB_Status+0x1c>)
 8009afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009afe:	bf00      	nop
 8009b00:	08009b11 	.word	0x08009b11
 8009b04:	08009b17 	.word	0x08009b17
 8009b08:	08009b1d 	.word	0x08009b1d
 8009b0c:	08009b23 	.word	0x08009b23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009b10:	2300      	movs	r3, #0
 8009b12:	73fb      	strb	r3, [r7, #15]
    break;
 8009b14:	e00b      	b.n	8009b2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009b16:	2303      	movs	r3, #3
 8009b18:	73fb      	strb	r3, [r7, #15]
    break;
 8009b1a:	e008      	b.n	8009b2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	73fb      	strb	r3, [r7, #15]
    break;
 8009b20:	e005      	b.n	8009b2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009b22:	2303      	movs	r3, #3
 8009b24:	73fb      	strb	r3, [r7, #15]
    break;
 8009b26:	e002      	b.n	8009b2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	73fb      	strb	r3, [r7, #15]
    break;
 8009b2c:	bf00      	nop
  }
  return usb_status;
 8009b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3714      	adds	r7, #20
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <siprintf>:
 8009b3c:	b40e      	push	{r1, r2, r3}
 8009b3e:	b510      	push	{r4, lr}
 8009b40:	b09d      	sub	sp, #116	@ 0x74
 8009b42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b44:	9002      	str	r0, [sp, #8]
 8009b46:	9006      	str	r0, [sp, #24]
 8009b48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b4c:	480a      	ldr	r0, [pc, #40]	@ (8009b78 <siprintf+0x3c>)
 8009b4e:	9107      	str	r1, [sp, #28]
 8009b50:	9104      	str	r1, [sp, #16]
 8009b52:	490a      	ldr	r1, [pc, #40]	@ (8009b7c <siprintf+0x40>)
 8009b54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b58:	9105      	str	r1, [sp, #20]
 8009b5a:	2400      	movs	r4, #0
 8009b5c:	a902      	add	r1, sp, #8
 8009b5e:	6800      	ldr	r0, [r0, #0]
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b64:	f000 f994 	bl	8009e90 <_svfiprintf_r>
 8009b68:	9b02      	ldr	r3, [sp, #8]
 8009b6a:	701c      	strb	r4, [r3, #0]
 8009b6c:	b01d      	add	sp, #116	@ 0x74
 8009b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b72:	b003      	add	sp, #12
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	2400014c 	.word	0x2400014c
 8009b7c:	ffff0208 	.word	0xffff0208

08009b80 <memset>:
 8009b80:	4402      	add	r2, r0
 8009b82:	4603      	mov	r3, r0
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d100      	bne.n	8009b8a <memset+0xa>
 8009b88:	4770      	bx	lr
 8009b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b8e:	e7f9      	b.n	8009b84 <memset+0x4>

08009b90 <__errno>:
 8009b90:	4b01      	ldr	r3, [pc, #4]	@ (8009b98 <__errno+0x8>)
 8009b92:	6818      	ldr	r0, [r3, #0]
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	2400014c 	.word	0x2400014c

08009b9c <__libc_init_array>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	4d0d      	ldr	r5, [pc, #52]	@ (8009bd4 <__libc_init_array+0x38>)
 8009ba0:	4c0d      	ldr	r4, [pc, #52]	@ (8009bd8 <__libc_init_array+0x3c>)
 8009ba2:	1b64      	subs	r4, r4, r5
 8009ba4:	10a4      	asrs	r4, r4, #2
 8009ba6:	2600      	movs	r6, #0
 8009ba8:	42a6      	cmp	r6, r4
 8009baa:	d109      	bne.n	8009bc0 <__libc_init_array+0x24>
 8009bac:	4d0b      	ldr	r5, [pc, #44]	@ (8009bdc <__libc_init_array+0x40>)
 8009bae:	4c0c      	ldr	r4, [pc, #48]	@ (8009be0 <__libc_init_array+0x44>)
 8009bb0:	f000 fc64 	bl	800a47c <_init>
 8009bb4:	1b64      	subs	r4, r4, r5
 8009bb6:	10a4      	asrs	r4, r4, #2
 8009bb8:	2600      	movs	r6, #0
 8009bba:	42a6      	cmp	r6, r4
 8009bbc:	d105      	bne.n	8009bca <__libc_init_array+0x2e>
 8009bbe:	bd70      	pop	{r4, r5, r6, pc}
 8009bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc4:	4798      	blx	r3
 8009bc6:	3601      	adds	r6, #1
 8009bc8:	e7ee      	b.n	8009ba8 <__libc_init_array+0xc>
 8009bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bce:	4798      	blx	r3
 8009bd0:	3601      	adds	r6, #1
 8009bd2:	e7f2      	b.n	8009bba <__libc_init_array+0x1e>
 8009bd4:	0800a6d8 	.word	0x0800a6d8
 8009bd8:	0800a6d8 	.word	0x0800a6d8
 8009bdc:	0800a6d8 	.word	0x0800a6d8
 8009be0:	0800a6dc 	.word	0x0800a6dc

08009be4 <__retarget_lock_acquire_recursive>:
 8009be4:	4770      	bx	lr

08009be6 <__retarget_lock_release_recursive>:
 8009be6:	4770      	bx	lr

08009be8 <_free_r>:
 8009be8:	b538      	push	{r3, r4, r5, lr}
 8009bea:	4605      	mov	r5, r0
 8009bec:	2900      	cmp	r1, #0
 8009bee:	d041      	beq.n	8009c74 <_free_r+0x8c>
 8009bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bf4:	1f0c      	subs	r4, r1, #4
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	bfb8      	it	lt
 8009bfa:	18e4      	addlt	r4, r4, r3
 8009bfc:	f000 f8e0 	bl	8009dc0 <__malloc_lock>
 8009c00:	4a1d      	ldr	r2, [pc, #116]	@ (8009c78 <_free_r+0x90>)
 8009c02:	6813      	ldr	r3, [r2, #0]
 8009c04:	b933      	cbnz	r3, 8009c14 <_free_r+0x2c>
 8009c06:	6063      	str	r3, [r4, #4]
 8009c08:	6014      	str	r4, [r2, #0]
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c10:	f000 b8dc 	b.w	8009dcc <__malloc_unlock>
 8009c14:	42a3      	cmp	r3, r4
 8009c16:	d908      	bls.n	8009c2a <_free_r+0x42>
 8009c18:	6820      	ldr	r0, [r4, #0]
 8009c1a:	1821      	adds	r1, r4, r0
 8009c1c:	428b      	cmp	r3, r1
 8009c1e:	bf01      	itttt	eq
 8009c20:	6819      	ldreq	r1, [r3, #0]
 8009c22:	685b      	ldreq	r3, [r3, #4]
 8009c24:	1809      	addeq	r1, r1, r0
 8009c26:	6021      	streq	r1, [r4, #0]
 8009c28:	e7ed      	b.n	8009c06 <_free_r+0x1e>
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	b10b      	cbz	r3, 8009c34 <_free_r+0x4c>
 8009c30:	42a3      	cmp	r3, r4
 8009c32:	d9fa      	bls.n	8009c2a <_free_r+0x42>
 8009c34:	6811      	ldr	r1, [r2, #0]
 8009c36:	1850      	adds	r0, r2, r1
 8009c38:	42a0      	cmp	r0, r4
 8009c3a:	d10b      	bne.n	8009c54 <_free_r+0x6c>
 8009c3c:	6820      	ldr	r0, [r4, #0]
 8009c3e:	4401      	add	r1, r0
 8009c40:	1850      	adds	r0, r2, r1
 8009c42:	4283      	cmp	r3, r0
 8009c44:	6011      	str	r1, [r2, #0]
 8009c46:	d1e0      	bne.n	8009c0a <_free_r+0x22>
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	6053      	str	r3, [r2, #4]
 8009c4e:	4408      	add	r0, r1
 8009c50:	6010      	str	r0, [r2, #0]
 8009c52:	e7da      	b.n	8009c0a <_free_r+0x22>
 8009c54:	d902      	bls.n	8009c5c <_free_r+0x74>
 8009c56:	230c      	movs	r3, #12
 8009c58:	602b      	str	r3, [r5, #0]
 8009c5a:	e7d6      	b.n	8009c0a <_free_r+0x22>
 8009c5c:	6820      	ldr	r0, [r4, #0]
 8009c5e:	1821      	adds	r1, r4, r0
 8009c60:	428b      	cmp	r3, r1
 8009c62:	bf04      	itt	eq
 8009c64:	6819      	ldreq	r1, [r3, #0]
 8009c66:	685b      	ldreq	r3, [r3, #4]
 8009c68:	6063      	str	r3, [r4, #4]
 8009c6a:	bf04      	itt	eq
 8009c6c:	1809      	addeq	r1, r1, r0
 8009c6e:	6021      	streq	r1, [r4, #0]
 8009c70:	6054      	str	r4, [r2, #4]
 8009c72:	e7ca      	b.n	8009c0a <_free_r+0x22>
 8009c74:	bd38      	pop	{r3, r4, r5, pc}
 8009c76:	bf00      	nop
 8009c78:	2400373c 	.word	0x2400373c

08009c7c <sbrk_aligned>:
 8009c7c:	b570      	push	{r4, r5, r6, lr}
 8009c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8009cbc <sbrk_aligned+0x40>)
 8009c80:	460c      	mov	r4, r1
 8009c82:	6831      	ldr	r1, [r6, #0]
 8009c84:	4605      	mov	r5, r0
 8009c86:	b911      	cbnz	r1, 8009c8e <sbrk_aligned+0x12>
 8009c88:	f000 fba4 	bl	800a3d4 <_sbrk_r>
 8009c8c:	6030      	str	r0, [r6, #0]
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4628      	mov	r0, r5
 8009c92:	f000 fb9f 	bl	800a3d4 <_sbrk_r>
 8009c96:	1c43      	adds	r3, r0, #1
 8009c98:	d103      	bne.n	8009ca2 <sbrk_aligned+0x26>
 8009c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	bd70      	pop	{r4, r5, r6, pc}
 8009ca2:	1cc4      	adds	r4, r0, #3
 8009ca4:	f024 0403 	bic.w	r4, r4, #3
 8009ca8:	42a0      	cmp	r0, r4
 8009caa:	d0f8      	beq.n	8009c9e <sbrk_aligned+0x22>
 8009cac:	1a21      	subs	r1, r4, r0
 8009cae:	4628      	mov	r0, r5
 8009cb0:	f000 fb90 	bl	800a3d4 <_sbrk_r>
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d1f2      	bne.n	8009c9e <sbrk_aligned+0x22>
 8009cb8:	e7ef      	b.n	8009c9a <sbrk_aligned+0x1e>
 8009cba:	bf00      	nop
 8009cbc:	24003738 	.word	0x24003738

08009cc0 <_malloc_r>:
 8009cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc4:	1ccd      	adds	r5, r1, #3
 8009cc6:	f025 0503 	bic.w	r5, r5, #3
 8009cca:	3508      	adds	r5, #8
 8009ccc:	2d0c      	cmp	r5, #12
 8009cce:	bf38      	it	cc
 8009cd0:	250c      	movcc	r5, #12
 8009cd2:	2d00      	cmp	r5, #0
 8009cd4:	4606      	mov	r6, r0
 8009cd6:	db01      	blt.n	8009cdc <_malloc_r+0x1c>
 8009cd8:	42a9      	cmp	r1, r5
 8009cda:	d904      	bls.n	8009ce6 <_malloc_r+0x26>
 8009cdc:	230c      	movs	r3, #12
 8009cde:	6033      	str	r3, [r6, #0]
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dbc <_malloc_r+0xfc>
 8009cea:	f000 f869 	bl	8009dc0 <__malloc_lock>
 8009cee:	f8d8 3000 	ldr.w	r3, [r8]
 8009cf2:	461c      	mov	r4, r3
 8009cf4:	bb44      	cbnz	r4, 8009d48 <_malloc_r+0x88>
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f7ff ffbf 	bl	8009c7c <sbrk_aligned>
 8009cfe:	1c43      	adds	r3, r0, #1
 8009d00:	4604      	mov	r4, r0
 8009d02:	d158      	bne.n	8009db6 <_malloc_r+0xf6>
 8009d04:	f8d8 4000 	ldr.w	r4, [r8]
 8009d08:	4627      	mov	r7, r4
 8009d0a:	2f00      	cmp	r7, #0
 8009d0c:	d143      	bne.n	8009d96 <_malloc_r+0xd6>
 8009d0e:	2c00      	cmp	r4, #0
 8009d10:	d04b      	beq.n	8009daa <_malloc_r+0xea>
 8009d12:	6823      	ldr	r3, [r4, #0]
 8009d14:	4639      	mov	r1, r7
 8009d16:	4630      	mov	r0, r6
 8009d18:	eb04 0903 	add.w	r9, r4, r3
 8009d1c:	f000 fb5a 	bl	800a3d4 <_sbrk_r>
 8009d20:	4581      	cmp	r9, r0
 8009d22:	d142      	bne.n	8009daa <_malloc_r+0xea>
 8009d24:	6821      	ldr	r1, [r4, #0]
 8009d26:	1a6d      	subs	r5, r5, r1
 8009d28:	4629      	mov	r1, r5
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	f7ff ffa6 	bl	8009c7c <sbrk_aligned>
 8009d30:	3001      	adds	r0, #1
 8009d32:	d03a      	beq.n	8009daa <_malloc_r+0xea>
 8009d34:	6823      	ldr	r3, [r4, #0]
 8009d36:	442b      	add	r3, r5
 8009d38:	6023      	str	r3, [r4, #0]
 8009d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d3e:	685a      	ldr	r2, [r3, #4]
 8009d40:	bb62      	cbnz	r2, 8009d9c <_malloc_r+0xdc>
 8009d42:	f8c8 7000 	str.w	r7, [r8]
 8009d46:	e00f      	b.n	8009d68 <_malloc_r+0xa8>
 8009d48:	6822      	ldr	r2, [r4, #0]
 8009d4a:	1b52      	subs	r2, r2, r5
 8009d4c:	d420      	bmi.n	8009d90 <_malloc_r+0xd0>
 8009d4e:	2a0b      	cmp	r2, #11
 8009d50:	d917      	bls.n	8009d82 <_malloc_r+0xc2>
 8009d52:	1961      	adds	r1, r4, r5
 8009d54:	42a3      	cmp	r3, r4
 8009d56:	6025      	str	r5, [r4, #0]
 8009d58:	bf18      	it	ne
 8009d5a:	6059      	strne	r1, [r3, #4]
 8009d5c:	6863      	ldr	r3, [r4, #4]
 8009d5e:	bf08      	it	eq
 8009d60:	f8c8 1000 	streq.w	r1, [r8]
 8009d64:	5162      	str	r2, [r4, r5]
 8009d66:	604b      	str	r3, [r1, #4]
 8009d68:	4630      	mov	r0, r6
 8009d6a:	f000 f82f 	bl	8009dcc <__malloc_unlock>
 8009d6e:	f104 000b 	add.w	r0, r4, #11
 8009d72:	1d23      	adds	r3, r4, #4
 8009d74:	f020 0007 	bic.w	r0, r0, #7
 8009d78:	1ac2      	subs	r2, r0, r3
 8009d7a:	bf1c      	itt	ne
 8009d7c:	1a1b      	subne	r3, r3, r0
 8009d7e:	50a3      	strne	r3, [r4, r2]
 8009d80:	e7af      	b.n	8009ce2 <_malloc_r+0x22>
 8009d82:	6862      	ldr	r2, [r4, #4]
 8009d84:	42a3      	cmp	r3, r4
 8009d86:	bf0c      	ite	eq
 8009d88:	f8c8 2000 	streq.w	r2, [r8]
 8009d8c:	605a      	strne	r2, [r3, #4]
 8009d8e:	e7eb      	b.n	8009d68 <_malloc_r+0xa8>
 8009d90:	4623      	mov	r3, r4
 8009d92:	6864      	ldr	r4, [r4, #4]
 8009d94:	e7ae      	b.n	8009cf4 <_malloc_r+0x34>
 8009d96:	463c      	mov	r4, r7
 8009d98:	687f      	ldr	r7, [r7, #4]
 8009d9a:	e7b6      	b.n	8009d0a <_malloc_r+0x4a>
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	42a3      	cmp	r3, r4
 8009da2:	d1fb      	bne.n	8009d9c <_malloc_r+0xdc>
 8009da4:	2300      	movs	r3, #0
 8009da6:	6053      	str	r3, [r2, #4]
 8009da8:	e7de      	b.n	8009d68 <_malloc_r+0xa8>
 8009daa:	230c      	movs	r3, #12
 8009dac:	6033      	str	r3, [r6, #0]
 8009dae:	4630      	mov	r0, r6
 8009db0:	f000 f80c 	bl	8009dcc <__malloc_unlock>
 8009db4:	e794      	b.n	8009ce0 <_malloc_r+0x20>
 8009db6:	6005      	str	r5, [r0, #0]
 8009db8:	e7d6      	b.n	8009d68 <_malloc_r+0xa8>
 8009dba:	bf00      	nop
 8009dbc:	2400373c 	.word	0x2400373c

08009dc0 <__malloc_lock>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	@ (8009dc8 <__malloc_lock+0x8>)
 8009dc2:	f7ff bf0f 	b.w	8009be4 <__retarget_lock_acquire_recursive>
 8009dc6:	bf00      	nop
 8009dc8:	24003734 	.word	0x24003734

08009dcc <__malloc_unlock>:
 8009dcc:	4801      	ldr	r0, [pc, #4]	@ (8009dd4 <__malloc_unlock+0x8>)
 8009dce:	f7ff bf0a 	b.w	8009be6 <__retarget_lock_release_recursive>
 8009dd2:	bf00      	nop
 8009dd4:	24003734 	.word	0x24003734

08009dd8 <__ssputs_r>:
 8009dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ddc:	688e      	ldr	r6, [r1, #8]
 8009dde:	461f      	mov	r7, r3
 8009de0:	42be      	cmp	r6, r7
 8009de2:	680b      	ldr	r3, [r1, #0]
 8009de4:	4682      	mov	sl, r0
 8009de6:	460c      	mov	r4, r1
 8009de8:	4690      	mov	r8, r2
 8009dea:	d82d      	bhi.n	8009e48 <__ssputs_r+0x70>
 8009dec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009df0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009df4:	d026      	beq.n	8009e44 <__ssputs_r+0x6c>
 8009df6:	6965      	ldr	r5, [r4, #20]
 8009df8:	6909      	ldr	r1, [r1, #16]
 8009dfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009dfe:	eba3 0901 	sub.w	r9, r3, r1
 8009e02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e06:	1c7b      	adds	r3, r7, #1
 8009e08:	444b      	add	r3, r9
 8009e0a:	106d      	asrs	r5, r5, #1
 8009e0c:	429d      	cmp	r5, r3
 8009e0e:	bf38      	it	cc
 8009e10:	461d      	movcc	r5, r3
 8009e12:	0553      	lsls	r3, r2, #21
 8009e14:	d527      	bpl.n	8009e66 <__ssputs_r+0x8e>
 8009e16:	4629      	mov	r1, r5
 8009e18:	f7ff ff52 	bl	8009cc0 <_malloc_r>
 8009e1c:	4606      	mov	r6, r0
 8009e1e:	b360      	cbz	r0, 8009e7a <__ssputs_r+0xa2>
 8009e20:	6921      	ldr	r1, [r4, #16]
 8009e22:	464a      	mov	r2, r9
 8009e24:	f000 fae6 	bl	800a3f4 <memcpy>
 8009e28:	89a3      	ldrh	r3, [r4, #12]
 8009e2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e32:	81a3      	strh	r3, [r4, #12]
 8009e34:	6126      	str	r6, [r4, #16]
 8009e36:	6165      	str	r5, [r4, #20]
 8009e38:	444e      	add	r6, r9
 8009e3a:	eba5 0509 	sub.w	r5, r5, r9
 8009e3e:	6026      	str	r6, [r4, #0]
 8009e40:	60a5      	str	r5, [r4, #8]
 8009e42:	463e      	mov	r6, r7
 8009e44:	42be      	cmp	r6, r7
 8009e46:	d900      	bls.n	8009e4a <__ssputs_r+0x72>
 8009e48:	463e      	mov	r6, r7
 8009e4a:	6820      	ldr	r0, [r4, #0]
 8009e4c:	4632      	mov	r2, r6
 8009e4e:	4641      	mov	r1, r8
 8009e50:	f000 faa6 	bl	800a3a0 <memmove>
 8009e54:	68a3      	ldr	r3, [r4, #8]
 8009e56:	1b9b      	subs	r3, r3, r6
 8009e58:	60a3      	str	r3, [r4, #8]
 8009e5a:	6823      	ldr	r3, [r4, #0]
 8009e5c:	4433      	add	r3, r6
 8009e5e:	6023      	str	r3, [r4, #0]
 8009e60:	2000      	movs	r0, #0
 8009e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e66:	462a      	mov	r2, r5
 8009e68:	f000 fad2 	bl	800a410 <_realloc_r>
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	2800      	cmp	r0, #0
 8009e70:	d1e0      	bne.n	8009e34 <__ssputs_r+0x5c>
 8009e72:	6921      	ldr	r1, [r4, #16]
 8009e74:	4650      	mov	r0, sl
 8009e76:	f7ff feb7 	bl	8009be8 <_free_r>
 8009e7a:	230c      	movs	r3, #12
 8009e7c:	f8ca 3000 	str.w	r3, [sl]
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8c:	e7e9      	b.n	8009e62 <__ssputs_r+0x8a>
	...

08009e90 <_svfiprintf_r>:
 8009e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e94:	4698      	mov	r8, r3
 8009e96:	898b      	ldrh	r3, [r1, #12]
 8009e98:	061b      	lsls	r3, r3, #24
 8009e9a:	b09d      	sub	sp, #116	@ 0x74
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	460d      	mov	r5, r1
 8009ea0:	4614      	mov	r4, r2
 8009ea2:	d510      	bpl.n	8009ec6 <_svfiprintf_r+0x36>
 8009ea4:	690b      	ldr	r3, [r1, #16]
 8009ea6:	b973      	cbnz	r3, 8009ec6 <_svfiprintf_r+0x36>
 8009ea8:	2140      	movs	r1, #64	@ 0x40
 8009eaa:	f7ff ff09 	bl	8009cc0 <_malloc_r>
 8009eae:	6028      	str	r0, [r5, #0]
 8009eb0:	6128      	str	r0, [r5, #16]
 8009eb2:	b930      	cbnz	r0, 8009ec2 <_svfiprintf_r+0x32>
 8009eb4:	230c      	movs	r3, #12
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ebc:	b01d      	add	sp, #116	@ 0x74
 8009ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec2:	2340      	movs	r3, #64	@ 0x40
 8009ec4:	616b      	str	r3, [r5, #20]
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eca:	2320      	movs	r3, #32
 8009ecc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ed0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ed4:	2330      	movs	r3, #48	@ 0x30
 8009ed6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a074 <_svfiprintf_r+0x1e4>
 8009eda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ede:	f04f 0901 	mov.w	r9, #1
 8009ee2:	4623      	mov	r3, r4
 8009ee4:	469a      	mov	sl, r3
 8009ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009eea:	b10a      	cbz	r2, 8009ef0 <_svfiprintf_r+0x60>
 8009eec:	2a25      	cmp	r2, #37	@ 0x25
 8009eee:	d1f9      	bne.n	8009ee4 <_svfiprintf_r+0x54>
 8009ef0:	ebba 0b04 	subs.w	fp, sl, r4
 8009ef4:	d00b      	beq.n	8009f0e <_svfiprintf_r+0x7e>
 8009ef6:	465b      	mov	r3, fp
 8009ef8:	4622      	mov	r2, r4
 8009efa:	4629      	mov	r1, r5
 8009efc:	4638      	mov	r0, r7
 8009efe:	f7ff ff6b 	bl	8009dd8 <__ssputs_r>
 8009f02:	3001      	adds	r0, #1
 8009f04:	f000 80a7 	beq.w	800a056 <_svfiprintf_r+0x1c6>
 8009f08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f0a:	445a      	add	r2, fp
 8009f0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 809f 	beq.w	800a056 <_svfiprintf_r+0x1c6>
 8009f18:	2300      	movs	r3, #0
 8009f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f22:	f10a 0a01 	add.w	sl, sl, #1
 8009f26:	9304      	str	r3, [sp, #16]
 8009f28:	9307      	str	r3, [sp, #28]
 8009f2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f30:	4654      	mov	r4, sl
 8009f32:	2205      	movs	r2, #5
 8009f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f38:	484e      	ldr	r0, [pc, #312]	@ (800a074 <_svfiprintf_r+0x1e4>)
 8009f3a:	f7f6 f9e9 	bl	8000310 <memchr>
 8009f3e:	9a04      	ldr	r2, [sp, #16]
 8009f40:	b9d8      	cbnz	r0, 8009f7a <_svfiprintf_r+0xea>
 8009f42:	06d0      	lsls	r0, r2, #27
 8009f44:	bf44      	itt	mi
 8009f46:	2320      	movmi	r3, #32
 8009f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f4c:	0711      	lsls	r1, r2, #28
 8009f4e:	bf44      	itt	mi
 8009f50:	232b      	movmi	r3, #43	@ 0x2b
 8009f52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f56:	f89a 3000 	ldrb.w	r3, [sl]
 8009f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f5c:	d015      	beq.n	8009f8a <_svfiprintf_r+0xfa>
 8009f5e:	9a07      	ldr	r2, [sp, #28]
 8009f60:	4654      	mov	r4, sl
 8009f62:	2000      	movs	r0, #0
 8009f64:	f04f 0c0a 	mov.w	ip, #10
 8009f68:	4621      	mov	r1, r4
 8009f6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f6e:	3b30      	subs	r3, #48	@ 0x30
 8009f70:	2b09      	cmp	r3, #9
 8009f72:	d94b      	bls.n	800a00c <_svfiprintf_r+0x17c>
 8009f74:	b1b0      	cbz	r0, 8009fa4 <_svfiprintf_r+0x114>
 8009f76:	9207      	str	r2, [sp, #28]
 8009f78:	e014      	b.n	8009fa4 <_svfiprintf_r+0x114>
 8009f7a:	eba0 0308 	sub.w	r3, r0, r8
 8009f7e:	fa09 f303 	lsl.w	r3, r9, r3
 8009f82:	4313      	orrs	r3, r2
 8009f84:	9304      	str	r3, [sp, #16]
 8009f86:	46a2      	mov	sl, r4
 8009f88:	e7d2      	b.n	8009f30 <_svfiprintf_r+0xa0>
 8009f8a:	9b03      	ldr	r3, [sp, #12]
 8009f8c:	1d19      	adds	r1, r3, #4
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	9103      	str	r1, [sp, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	bfbb      	ittet	lt
 8009f96:	425b      	neglt	r3, r3
 8009f98:	f042 0202 	orrlt.w	r2, r2, #2
 8009f9c:	9307      	strge	r3, [sp, #28]
 8009f9e:	9307      	strlt	r3, [sp, #28]
 8009fa0:	bfb8      	it	lt
 8009fa2:	9204      	strlt	r2, [sp, #16]
 8009fa4:	7823      	ldrb	r3, [r4, #0]
 8009fa6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fa8:	d10a      	bne.n	8009fc0 <_svfiprintf_r+0x130>
 8009faa:	7863      	ldrb	r3, [r4, #1]
 8009fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fae:	d132      	bne.n	800a016 <_svfiprintf_r+0x186>
 8009fb0:	9b03      	ldr	r3, [sp, #12]
 8009fb2:	1d1a      	adds	r2, r3, #4
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	9203      	str	r2, [sp, #12]
 8009fb8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fbc:	3402      	adds	r4, #2
 8009fbe:	9305      	str	r3, [sp, #20]
 8009fc0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a084 <_svfiprintf_r+0x1f4>
 8009fc4:	7821      	ldrb	r1, [r4, #0]
 8009fc6:	2203      	movs	r2, #3
 8009fc8:	4650      	mov	r0, sl
 8009fca:	f7f6 f9a1 	bl	8000310 <memchr>
 8009fce:	b138      	cbz	r0, 8009fe0 <_svfiprintf_r+0x150>
 8009fd0:	9b04      	ldr	r3, [sp, #16]
 8009fd2:	eba0 000a 	sub.w	r0, r0, sl
 8009fd6:	2240      	movs	r2, #64	@ 0x40
 8009fd8:	4082      	lsls	r2, r0
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	3401      	adds	r4, #1
 8009fde:	9304      	str	r3, [sp, #16]
 8009fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fe4:	4824      	ldr	r0, [pc, #144]	@ (800a078 <_svfiprintf_r+0x1e8>)
 8009fe6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fea:	2206      	movs	r2, #6
 8009fec:	f7f6 f990 	bl	8000310 <memchr>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	d036      	beq.n	800a062 <_svfiprintf_r+0x1d2>
 8009ff4:	4b21      	ldr	r3, [pc, #132]	@ (800a07c <_svfiprintf_r+0x1ec>)
 8009ff6:	bb1b      	cbnz	r3, 800a040 <_svfiprintf_r+0x1b0>
 8009ff8:	9b03      	ldr	r3, [sp, #12]
 8009ffa:	3307      	adds	r3, #7
 8009ffc:	f023 0307 	bic.w	r3, r3, #7
 800a000:	3308      	adds	r3, #8
 800a002:	9303      	str	r3, [sp, #12]
 800a004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a006:	4433      	add	r3, r6
 800a008:	9309      	str	r3, [sp, #36]	@ 0x24
 800a00a:	e76a      	b.n	8009ee2 <_svfiprintf_r+0x52>
 800a00c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a010:	460c      	mov	r4, r1
 800a012:	2001      	movs	r0, #1
 800a014:	e7a8      	b.n	8009f68 <_svfiprintf_r+0xd8>
 800a016:	2300      	movs	r3, #0
 800a018:	3401      	adds	r4, #1
 800a01a:	9305      	str	r3, [sp, #20]
 800a01c:	4619      	mov	r1, r3
 800a01e:	f04f 0c0a 	mov.w	ip, #10
 800a022:	4620      	mov	r0, r4
 800a024:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a028:	3a30      	subs	r2, #48	@ 0x30
 800a02a:	2a09      	cmp	r2, #9
 800a02c:	d903      	bls.n	800a036 <_svfiprintf_r+0x1a6>
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d0c6      	beq.n	8009fc0 <_svfiprintf_r+0x130>
 800a032:	9105      	str	r1, [sp, #20]
 800a034:	e7c4      	b.n	8009fc0 <_svfiprintf_r+0x130>
 800a036:	fb0c 2101 	mla	r1, ip, r1, r2
 800a03a:	4604      	mov	r4, r0
 800a03c:	2301      	movs	r3, #1
 800a03e:	e7f0      	b.n	800a022 <_svfiprintf_r+0x192>
 800a040:	ab03      	add	r3, sp, #12
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	462a      	mov	r2, r5
 800a046:	4b0e      	ldr	r3, [pc, #56]	@ (800a080 <_svfiprintf_r+0x1f0>)
 800a048:	a904      	add	r1, sp, #16
 800a04a:	4638      	mov	r0, r7
 800a04c:	f3af 8000 	nop.w
 800a050:	1c42      	adds	r2, r0, #1
 800a052:	4606      	mov	r6, r0
 800a054:	d1d6      	bne.n	800a004 <_svfiprintf_r+0x174>
 800a056:	89ab      	ldrh	r3, [r5, #12]
 800a058:	065b      	lsls	r3, r3, #25
 800a05a:	f53f af2d 	bmi.w	8009eb8 <_svfiprintf_r+0x28>
 800a05e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a060:	e72c      	b.n	8009ebc <_svfiprintf_r+0x2c>
 800a062:	ab03      	add	r3, sp, #12
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	462a      	mov	r2, r5
 800a068:	4b05      	ldr	r3, [pc, #20]	@ (800a080 <_svfiprintf_r+0x1f0>)
 800a06a:	a904      	add	r1, sp, #16
 800a06c:	4638      	mov	r0, r7
 800a06e:	f000 f879 	bl	800a164 <_printf_i>
 800a072:	e7ed      	b.n	800a050 <_svfiprintf_r+0x1c0>
 800a074:	0800a69c 	.word	0x0800a69c
 800a078:	0800a6a6 	.word	0x0800a6a6
 800a07c:	00000000 	.word	0x00000000
 800a080:	08009dd9 	.word	0x08009dd9
 800a084:	0800a6a2 	.word	0x0800a6a2

0800a088 <_printf_common>:
 800a088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a08c:	4616      	mov	r6, r2
 800a08e:	4698      	mov	r8, r3
 800a090:	688a      	ldr	r2, [r1, #8]
 800a092:	690b      	ldr	r3, [r1, #16]
 800a094:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a098:	4293      	cmp	r3, r2
 800a09a:	bfb8      	it	lt
 800a09c:	4613      	movlt	r3, r2
 800a09e:	6033      	str	r3, [r6, #0]
 800a0a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0a4:	4607      	mov	r7, r0
 800a0a6:	460c      	mov	r4, r1
 800a0a8:	b10a      	cbz	r2, 800a0ae <_printf_common+0x26>
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	6033      	str	r3, [r6, #0]
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	0699      	lsls	r1, r3, #26
 800a0b2:	bf42      	ittt	mi
 800a0b4:	6833      	ldrmi	r3, [r6, #0]
 800a0b6:	3302      	addmi	r3, #2
 800a0b8:	6033      	strmi	r3, [r6, #0]
 800a0ba:	6825      	ldr	r5, [r4, #0]
 800a0bc:	f015 0506 	ands.w	r5, r5, #6
 800a0c0:	d106      	bne.n	800a0d0 <_printf_common+0x48>
 800a0c2:	f104 0a19 	add.w	sl, r4, #25
 800a0c6:	68e3      	ldr	r3, [r4, #12]
 800a0c8:	6832      	ldr	r2, [r6, #0]
 800a0ca:	1a9b      	subs	r3, r3, r2
 800a0cc:	42ab      	cmp	r3, r5
 800a0ce:	dc26      	bgt.n	800a11e <_printf_common+0x96>
 800a0d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a0d4:	6822      	ldr	r2, [r4, #0]
 800a0d6:	3b00      	subs	r3, #0
 800a0d8:	bf18      	it	ne
 800a0da:	2301      	movne	r3, #1
 800a0dc:	0692      	lsls	r2, r2, #26
 800a0de:	d42b      	bmi.n	800a138 <_printf_common+0xb0>
 800a0e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a0e4:	4641      	mov	r1, r8
 800a0e6:	4638      	mov	r0, r7
 800a0e8:	47c8      	blx	r9
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d01e      	beq.n	800a12c <_printf_common+0xa4>
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	6922      	ldr	r2, [r4, #16]
 800a0f2:	f003 0306 	and.w	r3, r3, #6
 800a0f6:	2b04      	cmp	r3, #4
 800a0f8:	bf02      	ittt	eq
 800a0fa:	68e5      	ldreq	r5, [r4, #12]
 800a0fc:	6833      	ldreq	r3, [r6, #0]
 800a0fe:	1aed      	subeq	r5, r5, r3
 800a100:	68a3      	ldr	r3, [r4, #8]
 800a102:	bf0c      	ite	eq
 800a104:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a108:	2500      	movne	r5, #0
 800a10a:	4293      	cmp	r3, r2
 800a10c:	bfc4      	itt	gt
 800a10e:	1a9b      	subgt	r3, r3, r2
 800a110:	18ed      	addgt	r5, r5, r3
 800a112:	2600      	movs	r6, #0
 800a114:	341a      	adds	r4, #26
 800a116:	42b5      	cmp	r5, r6
 800a118:	d11a      	bne.n	800a150 <_printf_common+0xc8>
 800a11a:	2000      	movs	r0, #0
 800a11c:	e008      	b.n	800a130 <_printf_common+0xa8>
 800a11e:	2301      	movs	r3, #1
 800a120:	4652      	mov	r2, sl
 800a122:	4641      	mov	r1, r8
 800a124:	4638      	mov	r0, r7
 800a126:	47c8      	blx	r9
 800a128:	3001      	adds	r0, #1
 800a12a:	d103      	bne.n	800a134 <_printf_common+0xac>
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295
 800a130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a134:	3501      	adds	r5, #1
 800a136:	e7c6      	b.n	800a0c6 <_printf_common+0x3e>
 800a138:	18e1      	adds	r1, r4, r3
 800a13a:	1c5a      	adds	r2, r3, #1
 800a13c:	2030      	movs	r0, #48	@ 0x30
 800a13e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a142:	4422      	add	r2, r4
 800a144:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a148:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a14c:	3302      	adds	r3, #2
 800a14e:	e7c7      	b.n	800a0e0 <_printf_common+0x58>
 800a150:	2301      	movs	r3, #1
 800a152:	4622      	mov	r2, r4
 800a154:	4641      	mov	r1, r8
 800a156:	4638      	mov	r0, r7
 800a158:	47c8      	blx	r9
 800a15a:	3001      	adds	r0, #1
 800a15c:	d0e6      	beq.n	800a12c <_printf_common+0xa4>
 800a15e:	3601      	adds	r6, #1
 800a160:	e7d9      	b.n	800a116 <_printf_common+0x8e>
	...

0800a164 <_printf_i>:
 800a164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a168:	7e0f      	ldrb	r7, [r1, #24]
 800a16a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a16c:	2f78      	cmp	r7, #120	@ 0x78
 800a16e:	4691      	mov	r9, r2
 800a170:	4680      	mov	r8, r0
 800a172:	460c      	mov	r4, r1
 800a174:	469a      	mov	sl, r3
 800a176:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a17a:	d807      	bhi.n	800a18c <_printf_i+0x28>
 800a17c:	2f62      	cmp	r7, #98	@ 0x62
 800a17e:	d80a      	bhi.n	800a196 <_printf_i+0x32>
 800a180:	2f00      	cmp	r7, #0
 800a182:	f000 80d1 	beq.w	800a328 <_printf_i+0x1c4>
 800a186:	2f58      	cmp	r7, #88	@ 0x58
 800a188:	f000 80b8 	beq.w	800a2fc <_printf_i+0x198>
 800a18c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a190:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a194:	e03a      	b.n	800a20c <_printf_i+0xa8>
 800a196:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a19a:	2b15      	cmp	r3, #21
 800a19c:	d8f6      	bhi.n	800a18c <_printf_i+0x28>
 800a19e:	a101      	add	r1, pc, #4	@ (adr r1, 800a1a4 <_printf_i+0x40>)
 800a1a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1a4:	0800a1fd 	.word	0x0800a1fd
 800a1a8:	0800a211 	.word	0x0800a211
 800a1ac:	0800a18d 	.word	0x0800a18d
 800a1b0:	0800a18d 	.word	0x0800a18d
 800a1b4:	0800a18d 	.word	0x0800a18d
 800a1b8:	0800a18d 	.word	0x0800a18d
 800a1bc:	0800a211 	.word	0x0800a211
 800a1c0:	0800a18d 	.word	0x0800a18d
 800a1c4:	0800a18d 	.word	0x0800a18d
 800a1c8:	0800a18d 	.word	0x0800a18d
 800a1cc:	0800a18d 	.word	0x0800a18d
 800a1d0:	0800a30f 	.word	0x0800a30f
 800a1d4:	0800a23b 	.word	0x0800a23b
 800a1d8:	0800a2c9 	.word	0x0800a2c9
 800a1dc:	0800a18d 	.word	0x0800a18d
 800a1e0:	0800a18d 	.word	0x0800a18d
 800a1e4:	0800a331 	.word	0x0800a331
 800a1e8:	0800a18d 	.word	0x0800a18d
 800a1ec:	0800a23b 	.word	0x0800a23b
 800a1f0:	0800a18d 	.word	0x0800a18d
 800a1f4:	0800a18d 	.word	0x0800a18d
 800a1f8:	0800a2d1 	.word	0x0800a2d1
 800a1fc:	6833      	ldr	r3, [r6, #0]
 800a1fe:	1d1a      	adds	r2, r3, #4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	6032      	str	r2, [r6, #0]
 800a204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a208:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a20c:	2301      	movs	r3, #1
 800a20e:	e09c      	b.n	800a34a <_printf_i+0x1e6>
 800a210:	6833      	ldr	r3, [r6, #0]
 800a212:	6820      	ldr	r0, [r4, #0]
 800a214:	1d19      	adds	r1, r3, #4
 800a216:	6031      	str	r1, [r6, #0]
 800a218:	0606      	lsls	r6, r0, #24
 800a21a:	d501      	bpl.n	800a220 <_printf_i+0xbc>
 800a21c:	681d      	ldr	r5, [r3, #0]
 800a21e:	e003      	b.n	800a228 <_printf_i+0xc4>
 800a220:	0645      	lsls	r5, r0, #25
 800a222:	d5fb      	bpl.n	800a21c <_printf_i+0xb8>
 800a224:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a228:	2d00      	cmp	r5, #0
 800a22a:	da03      	bge.n	800a234 <_printf_i+0xd0>
 800a22c:	232d      	movs	r3, #45	@ 0x2d
 800a22e:	426d      	negs	r5, r5
 800a230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a234:	4858      	ldr	r0, [pc, #352]	@ (800a398 <_printf_i+0x234>)
 800a236:	230a      	movs	r3, #10
 800a238:	e011      	b.n	800a25e <_printf_i+0xfa>
 800a23a:	6821      	ldr	r1, [r4, #0]
 800a23c:	6833      	ldr	r3, [r6, #0]
 800a23e:	0608      	lsls	r0, r1, #24
 800a240:	f853 5b04 	ldr.w	r5, [r3], #4
 800a244:	d402      	bmi.n	800a24c <_printf_i+0xe8>
 800a246:	0649      	lsls	r1, r1, #25
 800a248:	bf48      	it	mi
 800a24a:	b2ad      	uxthmi	r5, r5
 800a24c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a24e:	4852      	ldr	r0, [pc, #328]	@ (800a398 <_printf_i+0x234>)
 800a250:	6033      	str	r3, [r6, #0]
 800a252:	bf14      	ite	ne
 800a254:	230a      	movne	r3, #10
 800a256:	2308      	moveq	r3, #8
 800a258:	2100      	movs	r1, #0
 800a25a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a25e:	6866      	ldr	r6, [r4, #4]
 800a260:	60a6      	str	r6, [r4, #8]
 800a262:	2e00      	cmp	r6, #0
 800a264:	db05      	blt.n	800a272 <_printf_i+0x10e>
 800a266:	6821      	ldr	r1, [r4, #0]
 800a268:	432e      	orrs	r6, r5
 800a26a:	f021 0104 	bic.w	r1, r1, #4
 800a26e:	6021      	str	r1, [r4, #0]
 800a270:	d04b      	beq.n	800a30a <_printf_i+0x1a6>
 800a272:	4616      	mov	r6, r2
 800a274:	fbb5 f1f3 	udiv	r1, r5, r3
 800a278:	fb03 5711 	mls	r7, r3, r1, r5
 800a27c:	5dc7      	ldrb	r7, [r0, r7]
 800a27e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a282:	462f      	mov	r7, r5
 800a284:	42bb      	cmp	r3, r7
 800a286:	460d      	mov	r5, r1
 800a288:	d9f4      	bls.n	800a274 <_printf_i+0x110>
 800a28a:	2b08      	cmp	r3, #8
 800a28c:	d10b      	bne.n	800a2a6 <_printf_i+0x142>
 800a28e:	6823      	ldr	r3, [r4, #0]
 800a290:	07df      	lsls	r7, r3, #31
 800a292:	d508      	bpl.n	800a2a6 <_printf_i+0x142>
 800a294:	6923      	ldr	r3, [r4, #16]
 800a296:	6861      	ldr	r1, [r4, #4]
 800a298:	4299      	cmp	r1, r3
 800a29a:	bfde      	ittt	le
 800a29c:	2330      	movle	r3, #48	@ 0x30
 800a29e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2a6:	1b92      	subs	r2, r2, r6
 800a2a8:	6122      	str	r2, [r4, #16]
 800a2aa:	f8cd a000 	str.w	sl, [sp]
 800a2ae:	464b      	mov	r3, r9
 800a2b0:	aa03      	add	r2, sp, #12
 800a2b2:	4621      	mov	r1, r4
 800a2b4:	4640      	mov	r0, r8
 800a2b6:	f7ff fee7 	bl	800a088 <_printf_common>
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	d14a      	bne.n	800a354 <_printf_i+0x1f0>
 800a2be:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c2:	b004      	add	sp, #16
 800a2c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2c8:	6823      	ldr	r3, [r4, #0]
 800a2ca:	f043 0320 	orr.w	r3, r3, #32
 800a2ce:	6023      	str	r3, [r4, #0]
 800a2d0:	4832      	ldr	r0, [pc, #200]	@ (800a39c <_printf_i+0x238>)
 800a2d2:	2778      	movs	r7, #120	@ 0x78
 800a2d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a2d8:	6823      	ldr	r3, [r4, #0]
 800a2da:	6831      	ldr	r1, [r6, #0]
 800a2dc:	061f      	lsls	r7, r3, #24
 800a2de:	f851 5b04 	ldr.w	r5, [r1], #4
 800a2e2:	d402      	bmi.n	800a2ea <_printf_i+0x186>
 800a2e4:	065f      	lsls	r7, r3, #25
 800a2e6:	bf48      	it	mi
 800a2e8:	b2ad      	uxthmi	r5, r5
 800a2ea:	6031      	str	r1, [r6, #0]
 800a2ec:	07d9      	lsls	r1, r3, #31
 800a2ee:	bf44      	itt	mi
 800a2f0:	f043 0320 	orrmi.w	r3, r3, #32
 800a2f4:	6023      	strmi	r3, [r4, #0]
 800a2f6:	b11d      	cbz	r5, 800a300 <_printf_i+0x19c>
 800a2f8:	2310      	movs	r3, #16
 800a2fa:	e7ad      	b.n	800a258 <_printf_i+0xf4>
 800a2fc:	4826      	ldr	r0, [pc, #152]	@ (800a398 <_printf_i+0x234>)
 800a2fe:	e7e9      	b.n	800a2d4 <_printf_i+0x170>
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	f023 0320 	bic.w	r3, r3, #32
 800a306:	6023      	str	r3, [r4, #0]
 800a308:	e7f6      	b.n	800a2f8 <_printf_i+0x194>
 800a30a:	4616      	mov	r6, r2
 800a30c:	e7bd      	b.n	800a28a <_printf_i+0x126>
 800a30e:	6833      	ldr	r3, [r6, #0]
 800a310:	6825      	ldr	r5, [r4, #0]
 800a312:	6961      	ldr	r1, [r4, #20]
 800a314:	1d18      	adds	r0, r3, #4
 800a316:	6030      	str	r0, [r6, #0]
 800a318:	062e      	lsls	r6, r5, #24
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	d501      	bpl.n	800a322 <_printf_i+0x1be>
 800a31e:	6019      	str	r1, [r3, #0]
 800a320:	e002      	b.n	800a328 <_printf_i+0x1c4>
 800a322:	0668      	lsls	r0, r5, #25
 800a324:	d5fb      	bpl.n	800a31e <_printf_i+0x1ba>
 800a326:	8019      	strh	r1, [r3, #0]
 800a328:	2300      	movs	r3, #0
 800a32a:	6123      	str	r3, [r4, #16]
 800a32c:	4616      	mov	r6, r2
 800a32e:	e7bc      	b.n	800a2aa <_printf_i+0x146>
 800a330:	6833      	ldr	r3, [r6, #0]
 800a332:	1d1a      	adds	r2, r3, #4
 800a334:	6032      	str	r2, [r6, #0]
 800a336:	681e      	ldr	r6, [r3, #0]
 800a338:	6862      	ldr	r2, [r4, #4]
 800a33a:	2100      	movs	r1, #0
 800a33c:	4630      	mov	r0, r6
 800a33e:	f7f5 ffe7 	bl	8000310 <memchr>
 800a342:	b108      	cbz	r0, 800a348 <_printf_i+0x1e4>
 800a344:	1b80      	subs	r0, r0, r6
 800a346:	6060      	str	r0, [r4, #4]
 800a348:	6863      	ldr	r3, [r4, #4]
 800a34a:	6123      	str	r3, [r4, #16]
 800a34c:	2300      	movs	r3, #0
 800a34e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a352:	e7aa      	b.n	800a2aa <_printf_i+0x146>
 800a354:	6923      	ldr	r3, [r4, #16]
 800a356:	4632      	mov	r2, r6
 800a358:	4649      	mov	r1, r9
 800a35a:	4640      	mov	r0, r8
 800a35c:	47d0      	blx	sl
 800a35e:	3001      	adds	r0, #1
 800a360:	d0ad      	beq.n	800a2be <_printf_i+0x15a>
 800a362:	6823      	ldr	r3, [r4, #0]
 800a364:	079b      	lsls	r3, r3, #30
 800a366:	d413      	bmi.n	800a390 <_printf_i+0x22c>
 800a368:	68e0      	ldr	r0, [r4, #12]
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	4298      	cmp	r0, r3
 800a36e:	bfb8      	it	lt
 800a370:	4618      	movlt	r0, r3
 800a372:	e7a6      	b.n	800a2c2 <_printf_i+0x15e>
 800a374:	2301      	movs	r3, #1
 800a376:	4632      	mov	r2, r6
 800a378:	4649      	mov	r1, r9
 800a37a:	4640      	mov	r0, r8
 800a37c:	47d0      	blx	sl
 800a37e:	3001      	adds	r0, #1
 800a380:	d09d      	beq.n	800a2be <_printf_i+0x15a>
 800a382:	3501      	adds	r5, #1
 800a384:	68e3      	ldr	r3, [r4, #12]
 800a386:	9903      	ldr	r1, [sp, #12]
 800a388:	1a5b      	subs	r3, r3, r1
 800a38a:	42ab      	cmp	r3, r5
 800a38c:	dcf2      	bgt.n	800a374 <_printf_i+0x210>
 800a38e:	e7eb      	b.n	800a368 <_printf_i+0x204>
 800a390:	2500      	movs	r5, #0
 800a392:	f104 0619 	add.w	r6, r4, #25
 800a396:	e7f5      	b.n	800a384 <_printf_i+0x220>
 800a398:	0800a6ad 	.word	0x0800a6ad
 800a39c:	0800a6be 	.word	0x0800a6be

0800a3a0 <memmove>:
 800a3a0:	4288      	cmp	r0, r1
 800a3a2:	b510      	push	{r4, lr}
 800a3a4:	eb01 0402 	add.w	r4, r1, r2
 800a3a8:	d902      	bls.n	800a3b0 <memmove+0x10>
 800a3aa:	4284      	cmp	r4, r0
 800a3ac:	4623      	mov	r3, r4
 800a3ae:	d807      	bhi.n	800a3c0 <memmove+0x20>
 800a3b0:	1e43      	subs	r3, r0, #1
 800a3b2:	42a1      	cmp	r1, r4
 800a3b4:	d008      	beq.n	800a3c8 <memmove+0x28>
 800a3b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3be:	e7f8      	b.n	800a3b2 <memmove+0x12>
 800a3c0:	4402      	add	r2, r0
 800a3c2:	4601      	mov	r1, r0
 800a3c4:	428a      	cmp	r2, r1
 800a3c6:	d100      	bne.n	800a3ca <memmove+0x2a>
 800a3c8:	bd10      	pop	{r4, pc}
 800a3ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3d2:	e7f7      	b.n	800a3c4 <memmove+0x24>

0800a3d4 <_sbrk_r>:
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4d06      	ldr	r5, [pc, #24]	@ (800a3f0 <_sbrk_r+0x1c>)
 800a3d8:	2300      	movs	r3, #0
 800a3da:	4604      	mov	r4, r0
 800a3dc:	4608      	mov	r0, r1
 800a3de:	602b      	str	r3, [r5, #0]
 800a3e0:	f7f6 faa0 	bl	8000924 <_sbrk>
 800a3e4:	1c43      	adds	r3, r0, #1
 800a3e6:	d102      	bne.n	800a3ee <_sbrk_r+0x1a>
 800a3e8:	682b      	ldr	r3, [r5, #0]
 800a3ea:	b103      	cbz	r3, 800a3ee <_sbrk_r+0x1a>
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	bd38      	pop	{r3, r4, r5, pc}
 800a3f0:	24003730 	.word	0x24003730

0800a3f4 <memcpy>:
 800a3f4:	440a      	add	r2, r1
 800a3f6:	4291      	cmp	r1, r2
 800a3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3fc:	d100      	bne.n	800a400 <memcpy+0xc>
 800a3fe:	4770      	bx	lr
 800a400:	b510      	push	{r4, lr}
 800a402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a40a:	4291      	cmp	r1, r2
 800a40c:	d1f9      	bne.n	800a402 <memcpy+0xe>
 800a40e:	bd10      	pop	{r4, pc}

0800a410 <_realloc_r>:
 800a410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a414:	4607      	mov	r7, r0
 800a416:	4614      	mov	r4, r2
 800a418:	460d      	mov	r5, r1
 800a41a:	b921      	cbnz	r1, 800a426 <_realloc_r+0x16>
 800a41c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a420:	4611      	mov	r1, r2
 800a422:	f7ff bc4d 	b.w	8009cc0 <_malloc_r>
 800a426:	b92a      	cbnz	r2, 800a434 <_realloc_r+0x24>
 800a428:	f7ff fbde 	bl	8009be8 <_free_r>
 800a42c:	4625      	mov	r5, r4
 800a42e:	4628      	mov	r0, r5
 800a430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a434:	f000 f81a 	bl	800a46c <_malloc_usable_size_r>
 800a438:	4284      	cmp	r4, r0
 800a43a:	4606      	mov	r6, r0
 800a43c:	d802      	bhi.n	800a444 <_realloc_r+0x34>
 800a43e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a442:	d8f4      	bhi.n	800a42e <_realloc_r+0x1e>
 800a444:	4621      	mov	r1, r4
 800a446:	4638      	mov	r0, r7
 800a448:	f7ff fc3a 	bl	8009cc0 <_malloc_r>
 800a44c:	4680      	mov	r8, r0
 800a44e:	b908      	cbnz	r0, 800a454 <_realloc_r+0x44>
 800a450:	4645      	mov	r5, r8
 800a452:	e7ec      	b.n	800a42e <_realloc_r+0x1e>
 800a454:	42b4      	cmp	r4, r6
 800a456:	4622      	mov	r2, r4
 800a458:	4629      	mov	r1, r5
 800a45a:	bf28      	it	cs
 800a45c:	4632      	movcs	r2, r6
 800a45e:	f7ff ffc9 	bl	800a3f4 <memcpy>
 800a462:	4629      	mov	r1, r5
 800a464:	4638      	mov	r0, r7
 800a466:	f7ff fbbf 	bl	8009be8 <_free_r>
 800a46a:	e7f1      	b.n	800a450 <_realloc_r+0x40>

0800a46c <_malloc_usable_size_r>:
 800a46c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a470:	1f18      	subs	r0, r3, #4
 800a472:	2b00      	cmp	r3, #0
 800a474:	bfbc      	itt	lt
 800a476:	580b      	ldrlt	r3, [r1, r0]
 800a478:	18c0      	addlt	r0, r0, r3
 800a47a:	4770      	bx	lr

0800a47c <_init>:
 800a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47e:	bf00      	nop
 800a480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a482:	bc08      	pop	{r3}
 800a484:	469e      	mov	lr, r3
 800a486:	4770      	bx	lr

0800a488 <_fini>:
 800a488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48a:	bf00      	nop
 800a48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48e:	bc08      	pop	{r3}
 800a490:	469e      	mov	lr, r3
 800a492:	4770      	bx	lr
