+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/icache_Drop_Request_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_req_free_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_request_wanted_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_I_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_request_wanted_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/FSM_sequential_cache_state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/FSM_sequential_cache_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_request_id_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/D_Reg_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_request_id_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.clear_stream_cache_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/valid_stream_addr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/FSM_sequential_cache_state_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_if_pc_incr_wait_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_saved_pc_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.write_to_victim_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.hold_stream_request_id_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.hold_stream_request_id_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_req_1st_cycle_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_gt_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Mem_Int_Inv_3_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_to_victim_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_new_addr_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Mem_Int_Zero_3_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_lt_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/iterations_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_hit_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_taken_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_next_sub_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_special_res_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_special_res_1_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_Overflow_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_fpu_stall_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |              DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_div_instr_I_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_data_stall_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[3].Gen_Sel_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[tag_addr][0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_handled_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_keep_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_valid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_un_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_cmp_eq_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/stream_hit_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[22].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |              DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |         DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_DCache_decode_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.ex_jump_wanted_keep_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |              DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[tag_addr][6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |          DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_write_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_ex_return_set_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |             DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |          DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/FSM_sequential_Using_Victim_Cache.victim_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_2_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |               DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_ex_jump_held_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_jump_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                       DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[word_in_line][0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[word_in_line][1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_delayslot_written_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |               DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_dbg_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul64_result_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |           DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.we_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native/DIBDI[3]|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_write_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                       DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_add_mant_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[tag_addr][8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[tag_addr][2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[tag_info][0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_by_zero_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_bvalid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/aw_en_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[already_dirty]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.jump_done_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[30].Using_FDR.MSR_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.if_prediction_bits_keep_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_swap_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[word_in_line][2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul64_result_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_saved_pc_valid_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[write_miss]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[29].Using_FDR.MSR_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/disable_stream_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/current_read_info_reg[existing_data][0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_clear_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut7_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut57_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut25_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.ex_jump_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_in_cacheline_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_if_pc_write_wait_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut7_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_hit_in_progress_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut57_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_in_cacheline_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut22_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut57_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M401_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut17_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_ex_mispredict_addr_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut11_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut1_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/block_bypass_read_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut1_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M401_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/read_data_bypass_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/word_miss_dirty_write_done_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut7_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut3_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut31_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/mem_wdc_clear_tag_write_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut3_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut3_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut17_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M401_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/word_miss_dirty_write_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut17_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut25_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut50_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut3_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut13_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut57_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M401_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut3_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut27_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut58_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut28_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut6_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut59_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut28_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut18_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut63_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut31_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut44_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut13_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M401_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut23_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut59_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut5_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut28_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut1_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut54_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                        DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/enable_interrupts_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut18_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut59_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut28_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut26_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_hit_i_1_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut59_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut49_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |           DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut29_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut51_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut61_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut30_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut36_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut61_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut46_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut15_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut51_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/next_sub_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut36_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut53_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut13_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut33_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut12_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut12_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut9_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut52_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |           DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut41_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut48_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut49_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut12_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut37_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut41_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut51_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut47_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut11_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut37_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut61_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut10_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut61_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut4_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[1].FDRE_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut24_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut42_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut37_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut11_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut12_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut52_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/writeline_valid_bits_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut11_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut4_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut13_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[2].FDRE_I/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut1_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut4_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut35_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut14_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut4_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_valid_bits_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut11_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut24_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut52_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut41_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut53_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/hit_victim_addr_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_line_used_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut10_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut49_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut14_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.read_victim_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.mem_state_ready_blocked_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_out_cacheline_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT81/dataOut5_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut8_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut12_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut26_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut8_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT81/dataOut5_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut29_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut14_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut9_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut9_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut15_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg2M26_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut24_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut30_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2M53_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut43_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/lru_victim_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut37_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut14_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut28_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/dataOut0_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                        DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg2M26_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT81/dataOut5_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Bits_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut12_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg2M26_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/t_InCLK_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg38_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut6_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Back_to_Back_Stall.stall_back_to_back_read_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_FSR_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut51_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/div_iterations_early_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut9_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Bits_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut51_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut25_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut9_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg36_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut53_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8M231_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut12_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut16_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg35_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut12_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |             DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_multi_instr2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8M231_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg34_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut19_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut14_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut12_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut15_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut14_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut16_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 | DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cacheline_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/active_access_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut15_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut24_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_QNanA_2_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A22_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M521_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut16_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M521_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_By_Zero_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg347_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut54_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |           DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_FSR_instr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |           DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut55_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut16_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut22_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut3_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.write_out_cacheline_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.clear_victim_cache_hold_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut29_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut28_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |      DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg35_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut4_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.write_out_cacheline_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg743_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut21_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut23_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut24_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut24_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A40_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut40_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut4_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In0_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut4_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT4In0_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut12_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg743_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Exp_Res_3_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT4In0_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst/Using_FPGA.Native/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In31_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                     DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A40_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut2_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg35_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut7_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In1_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut1_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In0_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/lru_victim_1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_rvalid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In1_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                            DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut1_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sext_Op_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                   DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT4In3_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut30_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut2_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut7_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In0_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/lru_victim_1_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In15_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut28_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut12_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/mem_access_completed_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg543_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In1_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut14_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut30_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg543_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut48_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                      DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/lru_victim_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In3_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_clear_decode_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                        DCTCop_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut31_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut14_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/make_result_neg_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut30_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                            DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg344_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In1_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut4_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A48_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut12_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut37_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M521_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut3_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT8Stg1In3_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In1_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut1_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg954_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg2A10_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg355_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg954_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut31_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut4_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut32_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut37_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/lru_victim_1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut0_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut4_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut37_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M521_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/negative_operands_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In3_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg543_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut24_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M521_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                  DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In29_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut5_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A21_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut2_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut16_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut0_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut31_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Single_Sticky_Bit.flt_grs_3_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut31_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                    DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A55_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut5_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut21_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In12_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In4_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut27_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In14_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A42_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A28_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Mul64.ex_mulh_instr_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A40_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A41_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In10_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut0_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut0_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut12_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg953_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A49_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut58_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A59_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A48_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In29_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A48_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg356_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In8_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut4_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In25_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut33_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut34_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In16_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_halt_reset_mode_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A25_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In52_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In7_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In54_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A8_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In36_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In4_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg941_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In8_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A24_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In10_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut37_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In10_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg326_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In8_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In16_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cache_read_req_done_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg326_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut13_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In10_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/valid_victim_addr_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In34_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In8_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In12_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In4_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A19_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In10_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A27_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A54_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In54_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In45_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In34_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In4_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In7_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg529_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A21_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A29_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In4_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In13_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A26_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A61_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut10_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In59_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A24_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A9_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In18_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In8_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut12_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In55_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In54_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In45_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In18_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A60_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg326_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In51_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A54_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                        DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg4A53_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A57_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg529_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg358_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT82/s_stg2A5_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask0_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A48_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg741_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut3_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In59_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In27_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A23_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A26_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A24_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In16_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In8_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_addr_count_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A19_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In8_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_addr_count_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_addr_count_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In4_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A37_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6A42_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A1_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut3_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In6_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A56_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg8A17_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A38_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A47_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg741_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In18_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In48_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                           DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A50_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In2_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg735_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In5_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_new_addr_valid_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A45_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In24_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_addr_count_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |          DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A58_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In11_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[32]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fsr_i_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8A54_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A29_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In46_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In11_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In12_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In40_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A63_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A60_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In48_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In48_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut3_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In20_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut33_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In9_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In20_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg753_reg[4]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/s_stg6A13_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In9_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In12_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In9_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In20_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In18_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg530_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In43_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In13_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Back_to_Back_Stall.stall_back_to_back_read_d_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In52_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In40_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In11_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In11_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In9_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In55_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[7]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In22_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg948_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In9_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In55_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In9_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                 DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                          DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Back_to_Back_Stall.stall_back_to_back_read_d_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg6A21_reg[8]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg742_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_dbg_halt_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT161/dataOut1_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                               DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In9_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT4/s_stg2A2_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In8_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In61_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In9_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                               DCTCop_i/rst_clk_wiz_1_100M/U0/SEQ/pr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In20_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In45_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In9_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg949_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT321/dataOut23_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In47_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In9_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg358_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In36_reg[9]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In9_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/read_addr_high_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT16Stg1In10_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[29]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In23_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In8_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.ex_imm_cond_branch_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In9_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In51_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In36_reg[11]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In42_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In51_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Back_to_Back_Stall.stall_back_to_back_read_d_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/LRU_Module_I1/Eight_Lines.bin_tree_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_Res_Type_5_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg6D42_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In51_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8D33_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                 DCTCop_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[2]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D54_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_sleep_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In56_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In56_reg[12]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[25]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/dataOut12_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[23]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In49_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |       DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/dataOut22_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                                                      DCTCop_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_exr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In49_reg[13]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr_reg[1][10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[14]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[31]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Unsigned_Op_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_D_reg[19]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[26]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/left_right_shifter.mux3_reg[33]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/dataOut25_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1In12_reg[6]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_multi_or_load_instr_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/dataOut35_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8D33_reg[18]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                              DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg754_reg[3]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT162/dataOut11_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[15]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg2D20_reg[10]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[27]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg8D33_reg[21]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[16]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |                             DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In11_reg[30]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
