Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_alu.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_branch_predict.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_compressed_decoder.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_controller.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_core.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_counter.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_cs_registers.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_csr.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_decoder.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_dummy_instr.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_ex_block.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_fetch_fifo.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_icache.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_id_stage.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_if_stage.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_load_store_unit.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_lockstep.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_multdiv_fast.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_multdiv_slow.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_pmp.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_prefetch_buffer.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_register_file_ff.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_register_file_fpga.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_register_file_latch.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_top.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_top_tracing.sv to Verilog
Converting /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex/rtl/ibex_wb_stage.sv to Verilog
work_dir: /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog
lr_synth_out_dir: syn_out/ibex_17_05_2025_15_35_56
top_module: ibex_top
lr_synth_cell_library_path: /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/merged.lib
lr_synth_netlist_out: /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/ibex_top_netlist.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+137 (git sha1 aa30589c1, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v
Parsing SystemVerilog input from `/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v' to AST representation.
Storing AST representation for module `$abstract\prim_clock_gating'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v' to AST representation.
Storing AST representation for module `$abstract\ibex_alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_branch_predict.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_branch_predict.v' to AST representation.
Storing AST representation for module `$abstract\ibex_branch_predict'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v' to AST representation.
Storing AST representation for module `$abstract\ibex_controller'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_core.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_core.v' to AST representation.
Storing AST representation for module `$abstract\ibex_core'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v' to AST representation.
Storing AST representation for module `$abstract\ibex_counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v' to AST representation.
Storing AST representation for module `$abstract\ibex_cs_registers'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_csr'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_decoder'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_dummy_instr.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_dummy_instr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_dummy_instr'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_ex_block.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_ex_block.v' to AST representation.
Storing AST representation for module `$abstract\ibex_ex_block'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v' to AST representation.
Storing AST representation for module `$abstract\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_icache.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_icache.v' to AST representation.
Storing AST representation for module `$abstract\ibex_icache'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_id_stage'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_if_stage'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\ibex_load_store_unit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_lockstep.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_lockstep.v' to AST representation.
Storing AST representation for module `$abstract\ibex_lockstep'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_slow.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_slow.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_pmp.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_pmp.v' to AST representation.
Storing AST representation for module `$abstract\ibex_pmp'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v' to AST representation.
Storing AST representation for module `$abstract\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_ff'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_fpga.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_fpga.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_fpga'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_latch.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_latch.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_latch'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top_tracing.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top_tracing.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top_tracing'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_wb_stage'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/prim_generic_buf.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/prim_generic_buf.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_buf'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: syn_out/ibex_17_05_2025_15_35_56/generated/prim_generic_flop.v
Parsing SystemVerilog input from `syn_out/ibex_17_05_2025_15_35_56/generated/prim_generic_flop.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_flop'.
Successfully finished Verilog frontend.

31. Executing HIERARCHY pass (managing design hierarchy).

32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Generating RTLIL representation for module `\ibex_top'.

32.1. Analyzing design hierarchy..
Top module:  \ibex_top
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \RdataMuxCheck = 1'0
Parameter \WordZeroVal = 0

32.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \RdataMuxCheck = 1'0
Parameter \WordZeroVal = 0
Generating RTLIL representation for module `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \PMPRstCfg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstAddr = 544'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstMsecCfg = 3'000
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmBaseAddr = 437321728
Parameter \DmAddrMask = 4095
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \CsrMvendorId = 0
Parameter \CsrMimpId = 0

32.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \PMPRstCfg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstAddr = 544'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstMsecCfg = 3'000
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmBaseAddr = 437321728
Parameter \DmAddrMask = 4095
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \CsrMvendorId = 0
Parameter \CsrMimpId = 0
Generating RTLIL representation for module `$paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core'.
Parameter \Width = 32

32.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 32
Found cached RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 4

32.5. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.

32.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
Generating RTLIL representation for module `\prim_clock_gating'.

32.7. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff
Used module:     $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \PMPRstCfg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstAddr = 544'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstMsecCfg = 3'000
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \CsrMvendorId = 0
Parameter \CsrMimpId = 0

32.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \PMPRstCfg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstAddr = 544'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \PMPRstMsecCfg = 3'000
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \CsrMvendorId = 0
Parameter \CsrMimpId = 0
Generating RTLIL representation for module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:996
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0

32.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

32.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

32.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

32.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

32.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.

32.14. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff
Used module:     $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core
Used module:         $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Parameter \ResetAll = 1'0

32.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.

32.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

32.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

32.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \RV32M = 2

32.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0

32.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

32.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1

32.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Generating RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64

32.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

32.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

32.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

32.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

32.27. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

32.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

32.29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

32.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers because instantiated module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 has become available.
Generating RTLIL representation for module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:996

32.31. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff
Used module:     $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core
Used module:         $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0

32.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Found cached RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.

32.33. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff
Used module:     $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core
Used module:         $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating

32.34. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff
Used module:     $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core
Used module:         $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Used module:     \prim_clock_gating
Removing unused module `$abstract\prim_generic_flop'.
Removing unused module `$abstract\prim_generic_buf'.
Removing unused module `$abstract\ibex_wb_stage'.
Removing unused module `$abstract\ibex_top_tracing'.
Removing unused module `$abstract\ibex_top'.
Removing unused module `$abstract\ibex_register_file_latch'.
Removing unused module `$abstract\ibex_register_file_fpga'.
Removing unused module `$abstract\ibex_register_file_ff'.
Removing unused module `$abstract\ibex_prefetch_buffer'.
Removing unused module `$abstract\ibex_pmp'.
Removing unused module `$abstract\ibex_multdiv_slow'.
Removing unused module `$abstract\ibex_multdiv_fast'.
Removing unused module `$abstract\ibex_lockstep'.
Removing unused module `$abstract\ibex_load_store_unit'.
Removing unused module `$abstract\ibex_if_stage'.
Removing unused module `$abstract\ibex_id_stage'.
Removing unused module `$abstract\ibex_icache'.
Removing unused module `$abstract\ibex_fetch_fifo'.
Removing unused module `$abstract\ibex_ex_block'.
Removing unused module `$abstract\ibex_dummy_instr'.
Removing unused module `$abstract\ibex_decoder'.
Removing unused module `$abstract\ibex_csr'.
Removing unused module `$abstract\ibex_cs_registers'.
Removing unused module `$abstract\ibex_counter'.
Removing unused module `$abstract\ibex_core'.
Removing unused module `$abstract\ibex_controller'.
Removing unused module `$abstract\ibex_compressed_decoder'.
Removing unused module `$abstract\ibex_branch_predict'.
Removing unused module `$abstract\ibex_alu'.
Removing unused module `$abstract\prim_clock_gating'.
Removed 30 unused modules.

33. Executing PROC pass (convert processes to netlists).

33.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 33 empty switches in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:965$1195'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
Found and cleaned up 3 empty switches in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
Found and cleaned up 1 empty switch in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
Found and cleaned up 1 empty switch in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:861$1036'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:247$1035'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:231$1024'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:123$1002'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:103$995'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:87$993'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:74$991'.
Found and cleaned up 4 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938'.
Found and cleaned up 43 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
Found and cleaned up 4 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888'.
Found and cleaned up 1 empty switch in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
Found and cleaned up 3 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
Found and cleaned up 1 empty switch in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
Found and cleaned up 1 empty switch in `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:215$666'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:401$628'.
Found and cleaned up 3 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:47$123'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
Cleaned up 132 empty switches.

33.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:1089$1199 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:592$1177 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Marked 9 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Removed 3 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098 in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072 in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064 in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062 in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1059 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1053 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048 in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 9 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 26 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:323$824 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Removed 6 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754 in module ibex_compressed_decoder.
Marked 11 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734 in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:603$634 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:612$586 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 7 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 5 dead cases from process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Marked 1 switch rules as full_case in process $proc$/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v:16$280 in module prim_clock_gating.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190 in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:213$47 in module ibex_top.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:136$1278 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Removed a total of 27 dead cases.

33.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 470 assignments to connections.

33.4. Executing PROC_INIT pass (extract init attributes).

33.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:1089$1199'.
Found async reset \rst_ni in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:592$1177'.
Found async reset \rst_ni in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068'.
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066'.
Found async reset \rst_ni in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064'.
Found async reset \rst_ni in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1059'.
Found async reset \rst_ni in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1053'.
Found async reset \rst_ni in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:323$824'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
Found async reset \rst_ni in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:603$634'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:612$586'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192'.
Found async reset \rst_ni in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190'.
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:213$47'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:136$1278'.

33.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~249 debug messages>

33.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1230'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1223'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1222'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1221'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1220'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1219'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1218'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1217'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1216'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1215'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1214'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1213'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1212'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1211'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1210'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1209'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1208'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:1089$1199'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:965$1195'.
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:592$1177'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
     1/128: $3\cpuctrlsts_part_d[7:6] [1]
     2/128: $6\mcause_en[0:0]
     3/128: $4\mepc_d[31:0]
     4/128: $6\mepc_en[0:0]
     5/128: $8\mstatus_d[4:2] [1:0]
     6/128: $8\mstatus_d[4:2] [2]
     7/128: $7\mstatus_d[1:1]
     8/128: $4\mstatus_d[5:1] [3:1]
     9/128: $4\mstatus_d[5:1] [0]
    10/128: $4\mstatus_d[5:1] [4]
    11/128: $5\double_fault_seen_o[0:0]
    12/128: $6\cpuctrlsts_part_d[7:6] [0]
    13/128: $4\double_fault_seen_o[0:0]
    14/128: $7\cpuctrlsts_part_d[7:7]
    15/128: $6\cpuctrlsts_part_we[0:0]
    16/128: $5\cpuctrlsts_part_we[0:0]
    17/128: $5\cpuctrlsts_part_d[7:6]
    18/128: $3\double_fault_seen_o[0:0]
    19/128: $3\mstack_en[0:0]
    20/128: $3\mcause_d[6:0]
    21/128: $5\mcause_en[0:0]
    22/128: $3\mepc_d[31:0]
    23/128: $5\mepc_en[0:0]
    24/128: $6\cpuctrlsts_part_d[7:6] [1]
    25/128: $6\mstatus_d[5:2] [1:0]
    26/128: $6\mstatus_d[5:2] [2]
    27/128: $5\mstatus_en[0:0]
    28/128: $3\mtval_d[31:0]
    29/128: $5\mtval_en[0:0]
    30/128: $4\depc_en[0:0]
    31/128: $2\depc_d[31:0]
    32/128: $4\dcsr_en[0:0]
    33/128: $7\dcsr_d[8:6]
    34/128: $6\dcsr_d[1:0]
    35/128: $4\cpuctrlsts_part_we[0:0]
    36/128: $4\cpuctrlsts_part_d[7:6]
    37/128: $2\mstack_en[0:0]
    38/128: $4\mtval_en[0:0]
    39/128: $2\mtval_d[31:0]
    40/128: $4\mcause_en[0:0]
    41/128: $2\mcause_d[6:0]
    42/128: $4\mepc_en[0:0]
    43/128: $2\mepc_d[31:0]
    44/128: $4\mstatus_en[0:0]
    45/128: $5\mstatus_d[5:2]
    46/128: $2\double_fault_seen_o[0:0]
    47/128: $2\exception_pc[31:0]
    48/128: $3\cpuctrlsts_part_we[0:0]
    49/128: $3\cpuctrlsts_part_d[7:6] [0]
    50/128: $1\mstack_en[0:0]
    51/128: $3\depc_en[0:0]
    52/128: $1\depc_d[31:0]
    53/128: $3\dcsr_en[0:0]
    54/128: $5\dcsr_d[8:6]
    55/128: $4\dcsr_d[1:0]
    56/128: $3\mtval_en[0:0]
    57/128: $1\mtval_d[31:0]
    58/128: $3\mcause_en[0:0]
    59/128: $1\mcause_d[6:0]
    60/128: $3\mepc_en[0:0]
    61/128: $1\mepc_d[31:0]
    62/128: $3\mstatus_en[0:0]
    63/128: $4\mcause_d[6:0]
    64/128: $1\double_fault_seen_o[0:0]
    65/128: $1\priv_lvl_d[1:0]
    66/128: $1\exception_pc[31:0]
    67/128: $6\mstatus_d[5:2] [3]
    68/128: $2\dcsr_d[31:0] [31:28]
    69/128: $2\mstatus_d[5:0] [5:4]
    70/128: $2\mstatus_d[5:0] [3:2]
    71/128: $2\dcsr_d[31:0] [15]
    72/128: $2\dcsr_d[31:0] [14]
    73/128: $2\dcsr_d[31:0] [27:16]
    74/128: $2\mstatus_d[5:0] [1:0]
    75/128: $2\dcsr_d[31:0] [1:0]
    76/128: $2\dcsr_d[31:0] [5]
    77/128: $2\dcsr_d[31:0] [4]
    78/128: $2\dcsr_d[31:0] [3]
    79/128: $2\dcsr_d[31:0] [2]
    80/128: $2\dcsr_d[31:0] [8:6]
    81/128: $2\dcsr_d[31:0] [13:12]
    82/128: $2\dcsr_d[31:0] [11]
    83/128: $3\dcsr_d[1:0]
    84/128: $2\dcsr_d[31:0] [9]
    85/128: $3\mstatus_d[3:2]
    86/128: $2\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.$result[1:0]$1149
    87/128: $2\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.inp[1:0]$1150
    88/128: $2\mstatus_en[0:0]
    89/128: $2$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:517$1081[4:0]$1152
    90/128: $2$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:516$1080[4:0]$1151
    91/128: $2\cpuctrlsts_part_we[0:0]
    92/128: $2\cpuctrlsts_part_d[7:0]
    93/128: $2\mhpmcounterh_we[31:0]
    94/128: $2\mhpmcounter_we[31:0]
    95/128: $2\mcountinhibit_we[0:0]
    96/128: $2\dscratch1_en[0:0]
    97/128: $2\dscratch0_en[0:0]
    98/128: $2\depc_en[0:0]
    99/128: $2\dcsr_en[0:0]
   100/128: $2\dcsr_d[31:0] [10]
   101/128: $2\mtvec_en[0:0]
   102/128: $2\mtval_en[0:0]
   103/128: $2\mcause_en[0:0]
   104/128: $2\mepc_en[0:0]
   105/128: $2\mscratch_en[0:0]
   106/128: $2\mie_en[0:0]
   107/128: $1$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:517$1081[4:0]$1148
   108/128: $1$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:516$1080[4:0]$1147
   109/128: $1\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.inp[1:0]$1146
   110/128: $1\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.$result[1:0]$1145
   111/128: $1\cpuctrlsts_part_we[0:0]
   112/128: $1\cpuctrlsts_part_d[7:0]
   113/128: $1\mhpmcounterh_we[31:0]
   114/128: $1\mhpmcounter_we[31:0]
   115/128: $1\mcountinhibit_we[0:0]
   116/128: $1\dscratch1_en[0:0]
   117/128: $1\dscratch0_en[0:0]
   118/128: $1\depc_en[0:0]
   119/128: $1\dcsr_en[0:0]
   120/128: $1\dcsr_d[31:0]
   121/128: $1\mtvec_en[0:0]
   122/128: $1\mtval_en[0:0]
   123/128: $1\mcause_en[0:0]
   124/128: $1\mepc_en[0:0]
   125/128: $1\mscratch_en[0:0]
   126/128: $1\mie_en[0:0]
   127/128: $1\mstatus_en[0:0]
   128/128: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
     1/29: $5\illegal_csr[0:0]
     2/29: $4\illegal_csr[0:0]
     3/29: $1\csr_rdata_int[31:0] [31]
     4/29: $1\csr_rdata_int[31:0] [7]
     5/29: $1\csr_rdata_int[31:0] [6:4]
     6/29: $1\csr_rdata_int[31:0] [3]
     7/29: $2$mem2reg_rd$\mhpmevent$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:403$1086_DATA[31:0]$1113
     8/29: $1\csr_rdata_int[31:0] [2:0]
     9/29: $1\csr_rdata_int[31:0] [10:8]
    10/29: $2\illegal_csr[0:0]
    11/29: $1\csr_rdata_int[31:0] [20:18]
    12/29: $1\csr_rdata_int[31:0] [12]
    13/29: $1\csr_rdata_int[31:0] [17]
    14/29: $1\csr_rdata_int[31:0] [15:13]
    15/29: $1\csr_rdata_int[31:0] [16]
    16/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:405$1088_DATA[63:0]$1115
    17/29: $1\csr_rdata_int[31:0] [30:22]
    18/29: $1\csr_rdata_int[31:0] [11]
    19/29: $3\illegal_csr[0:0]
    20/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:404$1087_DATA[63:0]$1114
    21/29: $1\csr_rdata_int[31:0] [21]
    22/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:405$1088_DATA[63:0]$1110
    23/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:405$1088_ADDR[4:0]$1109
    24/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:404$1087_DATA[63:0]$1108
    25/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:404$1087_ADDR[4:0]$1107
    26/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:403$1086_DATA[31:0]$1106
    27/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:403$1086_ADDR[4:0]$1105
    28/29: $1\illegal_csr[0:0]
    29/29: $1\dbg_csr[0:0]
Creating decoders for process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062'.
     1/1: $0\rdata_q[6:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1061'.
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1059'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1055'.
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1053'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048'.
     1/1: $0\rdata_q[7:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:0$1047'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:858$1046'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:855$1045'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:852$1044'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:849$1043'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:846$1042'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:843$1041'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:839$1040'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:836$1039'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:833$1038'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:829$1037'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:861$1036'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:247$1035'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:231$1024'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:169$1008'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:123$1002'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:103$995'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:87$993'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:74$991'.
     1/1: $1\adder_in_a[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:0$989'.
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\md_state_d[2:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\op_remainder_d[33:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_numerator_d[31:0]
    16/16: $1\op_denominator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:0$923'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:150$922'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
     1/49: $9\alu_op_a_mux_sel_o[1:0]
     2/49: $9\alu_op_b_mux_sel_o[0:0]
     3/49: $8\alu_op_a_mux_sel_o[1:0]
     4/49: $2\imm_a_mux_sel_o[0:0]
     5/49: $15\alu_operator_o[6:0]
     6/49: $8\imm_b_mux_sel_o[2:0]
     7/49: $8\alu_op_b_mux_sel_o[0:0]
     8/49: $7\alu_op_a_mux_sel_o[1:0]
     9/49: $7\alu_op_b_mux_sel_o[0:0]
    10/49: $6\alu_op_a_mux_sel_o[1:0]
    11/49: $14\alu_operator_o[6:0]
    12/49: $7\imm_b_mux_sel_o[2:0]
    13/49: $13\alu_operator_o[6:0]
    14/49: $3\div_sel_o[0:0]
    15/49: $3\mult_sel_o[0:0]
    16/49: $2\div_sel_o[0:0]
    17/49: $2\mult_sel_o[0:0]
    18/49: $12\alu_operator_o[6:0]
    19/49: $11\alu_operator_o[6:0]
    20/49: $10\alu_operator_o[6:0]
    21/49: $9\alu_operator_o[6:0]
    22/49: $8\alu_operator_o[6:0]
    23/49: $7\alu_operator_o[6:0]
    24/49: $6\alu_op_b_mux_sel_o[0:0]
    25/49: $6\imm_b_mux_sel_o[2:0]
    26/49: $6\alu_operator_o[6:0]
    27/49: $5\imm_b_mux_sel_o[2:0]
    28/49: $5\alu_op_b_mux_sel_o[0:0]
    29/49: $5\alu_op_a_mux_sel_o[1:0]
    30/49: $4\alu_op_b_mux_sel_o[0:0]
    31/49: $4\alu_op_a_mux_sel_o[1:0]
    32/49: $5\alu_operator_o[6:0]
    33/49: $4\imm_b_mux_sel_o[2:0]
    34/49: $4\alu_operator_o[6:0]
    35/49: $3\alu_operator_o[6:0]
    36/49: $3\imm_b_mux_sel_o[2:0]
    37/49: $3\alu_op_b_mux_sel_o[0:0]
    38/49: $3\alu_op_a_mux_sel_o[1:0]
    39/49: $2\alu_operator_o[6:0]
    40/49: $2\imm_b_mux_sel_o[2:0]
    41/49: $2\alu_op_b_mux_sel_o[0:0]
    42/49: $2\alu_op_a_mux_sel_o[1:0]
    43/49: $1\alu_op_b_mux_sel_o[0:0]
    44/49: $1\alu_op_a_mux_sel_o[1:0]
    45/49: $1\alu_operator_o[6:0]
    46/49: $1\imm_b_mux_sel_o[2:0]
    47/49: $1\div_sel_o[0:0]
    48/49: $1\mult_sel_o[0:0]
    49/49: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
     1/88: $3\csr_access_o[0:0]
     2/88: $2\branch_in_dec_o[0:0]
     3/88: $6\jump_set_o[0:0]
     4/88: $3\jump_in_dec_o[0:0]
     5/88: $2\data_we_o[0:0]
     6/88: $2\data_req_o[0:0]
     7/88: $6\rf_we[0:0]
     8/88: $24\illegal_insn[0:0]
     9/88: $3\csr_op[1:0]
    10/88: $3\csr_illegal[0:0]
    11/88: $3\rf_ren_a_o[0:0]
    12/88: $23\illegal_insn[0:0]
    13/88: $3\ecall_insn_o[0:0]
    14/88: $22\illegal_insn[0:0]
    15/88: $3\wfi_insn_o[0:0]
    16/88: $3\dret_insn_o[0:0]
    17/88: $3\mret_insn_o[0:0]
    18/88: $3\ebrk_insn_o[0:0]
    19/88: $21\illegal_insn[0:0]
    20/88: $2\wfi_insn_o[0:0]
    21/88: $2\ecall_insn_o[0:0]
    22/88: $2\dret_insn_o[0:0]
    23/88: $2\mret_insn_o[0:0]
    24/88: $2\ebrk_insn_o[0:0]
    25/88: $5\rf_we[0:0]
    26/88: $2\csr_illegal[0:0]
    27/88: $2\rf_wdata_sel_o[0:0]
    28/88: $2\rf_ren_a_o[0:0]
    29/88: $2\csr_access_o[0:0]
    30/88: $2\csr_op[1:0]
    31/88: $3\icache_inval_o[0:0]
    32/88: $5\jump_set_o[0:0]
    33/88: $4\rf_we[0:0]
    34/88: $20\illegal_insn[0:0]
    35/88: $2\jump_in_dec_o[0:0]
    36/88: $4\jump_set_o[0:0]
    37/88: $2\icache_inval_o[0:0]
    38/88: $19\illegal_insn[0:0]
    39/88: $3\multdiv_signed_mode_o[1:0]
    40/88: $3\multdiv_operator_o[1:0]
    41/88: $18\illegal_insn[0:0]
    42/88: $2\multdiv_signed_mode_o[1:0]
    43/88: $2\multdiv_operator_o[1:0]
    44/88: $17\illegal_insn[0:0]
    45/88: $16\illegal_insn[0:0]
    46/88: $15\illegal_insn[0:0]
    47/88: $14\illegal_insn[0:0]
    48/88: $13\illegal_insn[0:0]
    49/88: $12\illegal_insn[0:0]
    50/88: $11\illegal_insn[0:0]
    51/88: $10\illegal_insn[0:0]
    52/88: $9\illegal_insn[0:0]
    53/88: $8\illegal_insn[0:0]
    54/88: $7\illegal_insn[0:0]
    55/88: $3\data_type_o[1:0]
    56/88: $6\illegal_insn[0:0]
    57/88: $2\data_type_o[1:0]
    58/88: $5\illegal_insn[0:0]
    59/88: $4\illegal_insn[0:0]
    60/88: $3\illegal_insn[0:0]
    61/88: $2\illegal_insn[0:0]
    62/88: $3\jump_set_o[0:0]
    63/88: $3\rf_we[0:0]
    64/88: $2\jump_set_o[0:0]
    65/88: $2\rf_we[0:0]
    66/88: $1\rf_we[0:0]
    67/88: $1\jump_set_o[0:0]
    68/88: $1\jump_in_dec_o[0:0]
    69/88: $1\csr_illegal[0:0]
    70/88: $1\illegal_insn[0:0]
    71/88: $1\branch_in_dec_o[0:0]
    72/88: $1\data_sign_extension_o[0:0]
    73/88: $1\data_type_o[1:0]
    74/88: $1\multdiv_signed_mode_o[1:0]
    75/88: $1\multdiv_operator_o[1:0]
    76/88: $1\rf_wdata_sel_o[0:0]
    77/88: $1\wfi_insn_o[0:0]
    78/88: $1\ecall_insn_o[0:0]
    79/88: $1\dret_insn_o[0:0]
    80/88: $1\mret_insn_o[0:0]
    81/88: $1\ebrk_insn_o[0:0]
    82/88: $1\rf_ren_b_o[0:0]
    83/88: $1\rf_ren_a_o[0:0]
    84/88: $1\csr_access_o[0:0]
    85/88: $1\icache_inval_o[0:0]
    86/88: $1\csr_op[1:0]
    87/88: $1\data_we_o[0:0]
    88/88: $1\data_req_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:0$884'.
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
     1/9: $0\illegal_insn_q[0:0]
     2/9: $0\exc_req_q[0:0]
     3/9: $0\store_err_q[0:0]
     4/9: $0\load_err_q[0:0]
     5/9: $0\enter_debug_mode_prio_q[0:0]
     6/9: $0\debug_mode_q[0:0]
     7/9: $0\do_single_step_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
     1/110: $8\halt_if[0:0]
     2/110: $17\ctrl_fsm_ns[3:0]
     3/110: $16\ctrl_fsm_ns[3:0]
     4/110: $4\csr_restore_dret_id_o[0:0]
     5/110: $4\debug_mode_d[0:0]
     6/110: $8\pc_set_o[0:0]
     7/110: $4\pc_mux_o[2:0]
     8/110: $15\ctrl_fsm_ns[3:0]
     9/110: $6\nmi_mode_d[0:0]
    10/110: $5\nmi_mode_d[0:0]
    11/110: $3\csr_restore_mret_id_o[0:0]
    12/110: $7\pc_set_o[0:0]
    13/110: $3\pc_mux_o[2:0]
    14/110: $3\debug_mode_d[0:0]
    15/110: $14\ctrl_fsm_ns[3:0]
    16/110: $3\csr_restore_dret_id_o[0:0]
    17/110: $4\flush_id[0:0]
    18/110: $13\ctrl_fsm_ns[3:0]
    19/110: $6\csr_save_cause_o[0:0]
    20/110: $6\csr_save_id_o[0:0]
    21/110: $6\pc_set_o[0:0]
    22/110: $9\exc_cause_o[6:0]
    23/110: $6\csr_mtval_o[31:0]
    24/110: $8\exc_cause_o[6:0]
    25/110: $12\ctrl_fsm_ns[3:0]
    26/110: $3\flush_id[0:0]
    27/110: $5\csr_save_cause_o[0:0]
    28/110: $5\csr_save_id_o[0:0]
    29/110: $5\pc_set_o[0:0]
    30/110: $4\csr_save_id_o[0:0]
    31/110: $11\ctrl_fsm_ns[3:0]
    32/110: $2\flush_id[0:0]
    33/110: $5\csr_mtval_o[31:0]
    34/110: $4\csr_save_cause_o[0:0]
    35/110: $3\csr_save_id_o[0:0]
    36/110: $7\exc_cause_o[6:0]
    37/110: $4\pc_set_o[0:0]
    38/110: $2\exc_pc_mux_o[1:0]
    39/110: $2\pc_mux_o[2:0]
    40/110: $2\debug_mode_d[0:0]
    41/110: $4\nmi_mode_d[0:0]
    42/110: $2\csr_restore_dret_id_o[0:0]
    43/110: $2\csr_restore_mret_id_o[0:0]
    44/110: $2\debug_csr_save_o[0:0]
    45/110: $2\csr_save_id_o[0:0]
    46/110: $3\csr_save_cause_o[0:0]
    47/110: $6\exc_cause_o[6:0]
    48/110: $5\exc_cause_o[6:0]
    49/110: $4\exc_cause_o[6:0]
    50/110: $4\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.$result[4:0]$855
    51/110: $4\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.inp[4:0]$856
    52/110: $4\csr_mtval_o[31:0]
    53/110: $3\nmi_mode_d[0:0]
    54/110: $3\csr_mtval_o[31:0]
    55/110: $3\exc_cause_o[6:0]
    56/110: $3\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.inp[4:0]$850
    57/110: $3\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.$result[4:0]$849
    58/110: $2\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.inp[4:0]$846
    59/110: $2\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.$result[4:0]$845
    60/110: $2\nmi_mode_d[0:0]
    61/110: $2\csr_mtval_o[31:0]
    62/110: $2\exc_cause_o[6:0]
    63/110: $2\csr_save_cause_o[0:0]
    64/110: $2\csr_save_if_o[0:0]
    65/110: $3\pc_set_o[0:0]
    66/110: $7\halt_if[0:0]
    67/110: $10\ctrl_fsm_ns[3:0]
    68/110: $6\halt_if[0:0]
    69/110: $9\ctrl_fsm_ns[3:0]
    70/110: $5\halt_if[0:0]
    71/110: $8\ctrl_fsm_ns[3:0]
    72/110: $4\halt_if[0:0]
    73/110: $2\perf_jump_o[0:0]
    74/110: $2\perf_tbranch_o[0:0]
    75/110: $2\pc_set_o[0:0]
    76/110: $7\ctrl_fsm_ns[3:0]
    77/110: $6\ctrl_fsm_ns[3:0]
    78/110: $2\retain_id[0:0]
    79/110: $3\halt_if[0:0]
    80/110: $5\ctrl_fsm_ns[3:0]
    81/110: $2\halt_if[0:0]
    82/110: $4\ctrl_fsm_ns[3:0]
    83/110: $3\ctrl_fsm_ns[3:0]
    84/110: $2\ctrl_fsm_ns[3:0]
    85/110: $2\ctrl_busy_o[0:0]
    86/110: $1\ctrl_fsm_ns[3:0]
    87/110: $1\pc_set_o[0:0]
    88/110: $1\pc_mux_o[2:0]
    89/110: $1\instr_req_o[0:0]
    90/110: $1\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.inp[4:0]$830
    91/110: $1\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.$result[4:0]$829
    92/110: $1\retain_id[0:0]
    93/110: $1\halt_if[0:0]
    94/110: $1\debug_mode_d[0:0]
    95/110: $1\nmi_mode_d[0:0]
    96/110: $1\controller_run_o[0:0]
    97/110: $1\flush_id[0:0]
    98/110: $1\perf_tbranch_o[0:0]
    99/110: $1\perf_jump_o[0:0]
   100/110: $1\debug_csr_save_o[0:0]
   101/110: $1\debug_mode_entering_o[0:0]
   102/110: $1\csr_mtval_o[31:0]
   103/110: $1\csr_save_cause_o[0:0]
   104/110: $1\csr_restore_dret_id_o[0:0]
   105/110: $1\csr_restore_mret_id_o[0:0]
   106/110: $1\csr_save_id_o[0:0]
   107/110: $1\csr_save_if_o[0:0]
   108/110: $1\exc_cause_o[6:0]
   109/110: $1\exc_pc_mux_o[1:0]
   110/110: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:323$824'.
     1/1: $0\debug_cause_q[2:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
     1/15: $15\mfip_id[3:0]
     2/15: $14\mfip_id[3:0]
     3/15: $13\mfip_id[3:0]
     4/15: $12\mfip_id[3:0]
     5/15: $11\mfip_id[3:0]
     6/15: $10\mfip_id[3:0]
     7/15: $9\mfip_id[3:0]
     8/15: $8\mfip_id[3:0]
     9/15: $7\mfip_id[3:0]
    10/15: $6\mfip_id[3:0]
    11/15: $5\mfip_id[3:0]
    12/15: $4\mfip_id[3:0]
    13/15: $3\mfip_id[3:0]
    14/15: $2\mfip_id[3:0]
    15/15: $1\mfip_id[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:0$768'.
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:127$737'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:111$736'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
     1/4: $0\branch_discard_q[1:0]
     2/4: $0\rdata_outstanding_q[1:0]
     3/4: $0\discard_req_q[0:0]
     4/4: $0\valid_req_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:0$702'.
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:404$698'.
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:215$666'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
     1/2: $1\exc_pc[31:0]
     2/2: $1\irq_vec[4:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:0$659'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:603$634'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:401$628'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:400$627'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:397$626'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
     1/36: $6\id_fsm_d[0:0]
     2/36: $4\stall_jump[0:0]
     3/36: $4\stall_branch[0:0]
     4/36: $5\stall_multdiv[0:0]
     5/36: $5\rf_we_raw[0:0]
     6/36: $4\stall_multdiv[0:0]
     7/36: $4\rf_we_raw[0:0]
     8/36: $5\id_fsm_d[0:0]
     9/36: $4\id_fsm_d[0:0]
    10/36: $3\id_fsm_d[0:0]
    11/36: $3\stall_alu[0:0]
    12/36: $3\rf_we_raw[0:0]
    13/36: $3\stall_jump[0:0]
    14/36: $3\stall_branch[0:0]
    15/36: $3\stall_multdiv[0:0]
    16/36: $3\jump_set_raw[0:0]
    17/36: $3\branch_set_raw_d[0:0]
    18/36: $3\perf_branch_o[0:0]
    19/36: $2\id_fsm_d[0:0]
    20/36: $2\stall_alu[0:0]
    21/36: $2\rf_we_raw[0:0]
    22/36: $2\stall_jump[0:0]
    23/36: $2\stall_branch[0:0]
    24/36: $2\stall_multdiv[0:0]
    25/36: $2\jump_set_raw[0:0]
    26/36: $2\branch_set_raw_d[0:0]
    27/36: $2\perf_branch_o[0:0]
    28/36: $1\id_fsm_d[0:0]
    29/36: $1\stall_alu[0:0]
    30/36: $1\rf_we_raw[0:0]
    31/36: $1\stall_jump[0:0]
    32/36: $1\stall_branch[0:0]
    33/36: $1\stall_multdiv[0:0]
    34/36: $1\jump_set_raw[0:0]
    35/36: $1\branch_set_raw_d[0:0]
    36/36: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:612$586'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:0$522'.
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v:0$444'.
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\prim_clock_gating.$proc$/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v:16$280'.
     1/1: $1\en_latch[0:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:0$261'.
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250'.
     1/1: $0\g_rf_flops[31].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248'.
     1/1: $0\g_rf_flops[30].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246'.
     1/1: $0\g_rf_flops[29].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244'.
     1/1: $0\g_rf_flops[28].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242'.
     1/1: $0\g_rf_flops[27].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240'.
     1/1: $0\g_rf_flops[26].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238'.
     1/1: $0\g_rf_flops[25].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236'.
     1/1: $0\g_rf_flops[24].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234'.
     1/1: $0\g_rf_flops[23].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232'.
     1/1: $0\g_rf_flops[22].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230'.
     1/1: $0\g_rf_flops[21].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228'.
     1/1: $0\g_rf_flops[20].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226'.
     1/1: $0\g_rf_flops[19].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224'.
     1/1: $0\g_rf_flops[18].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222'.
     1/1: $0\g_rf_flops[17].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220'.
     1/1: $0\g_rf_flops[16].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218'.
     1/1: $0\g_rf_flops[15].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216'.
     1/1: $0\g_rf_flops[14].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214'.
     1/1: $0\g_rf_flops[13].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212'.
     1/1: $0\g_rf_flops[12].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210'.
     1/1: $0\g_rf_flops[11].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208'.
     1/1: $0\g_rf_flops[10].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206'.
     1/1: $0\g_rf_flops[9].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204'.
     1/1: $0\g_rf_flops[8].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202'.
     1/1: $0\g_rf_flops[7].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200'.
     1/1: $0\g_rf_flops[6].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198'.
     1/1: $0\g_rf_flops[5].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196'.
     1/1: $0\g_rf_flops[4].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194'.
     1/1: $0\g_rf_flops[3].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192'.
     1/1: $0\g_rf_flops[2].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190'.
     1/1: $0\g_rf_flops[1].rf_reg_q[31:0]
Creating decoders for process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:47$123'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:450$80'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:464$57'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:461$56'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:458$55'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:454$54'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:213$47'.
     1/1: $0\core_busy_q[3:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:0$1311'.
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1310'.
     1/2: $0\rdata_q[95:64]
     2/2: $0\err_q[2:2]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1309'.
     1/2: $0\rdata_q[63:32]
     2/2: $0\err_q[1:1]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1308'.
     1/2: $0\rdata_q[31:0]
     2/2: $0\err_q[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:102$1280'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:136$1278'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]

33.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\_sv2v_0' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1230'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1223'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1222'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1221'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1220'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1219'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1218'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1217'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1216'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1215'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1214'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1213'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1212'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1211'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1210'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1209'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1208'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:965$1195'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:965$1195'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\csr_wdata_int' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\double_fault_seen_o' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\exception_pc' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\priv_lvl_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstatus_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstatus_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mie_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mscratch_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mepc_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mepc_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mcause_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mcause_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mtval_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mtval_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mtvec_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mtvec_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\dcsr_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\dcsr_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\depc_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\depc_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\dscratch0_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\dscratch1_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstack_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstack_en' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstack_epc_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mstack_cause_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\cpuctrlsts_part_d' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\cpuctrlsts_part_we' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.$result' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:486$1079.inp' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:516$1080' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$bitselwrite$pos$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:517$1081' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\csr_rdata_int' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\dbg_csr' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\illegal_csr' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:403$1086_ADDR' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:403$1086_DATA' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:404$1087_ADDR' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:404$1087_DATA' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:405$1088_ADDR' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:405$1088_DATA' from process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\_sv2v_0' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1061'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\_sv2v_0' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1055'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_load' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\we' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_d' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\_sv2v_0' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:0$1047'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:858$1046'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:855$1045'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:852$1044'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:849$1043'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:846$1042'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:843$1041'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:839$1040'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:836$1039'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:833$1038'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:829$1037'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:861$1036'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:247$1035'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:231$1024'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:169$1008'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:123$1002'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:103$995'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:87$993'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_a' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:74$991'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift1' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift2' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift3' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\_sv2v_0' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:0$989'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\_sv2v_0' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:0$923'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_q' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:150$922'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_multicycle_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mult_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\div_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_d' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode_alu' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_req_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_we_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\icache_inval_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_access_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_a_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_b_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ebrk_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\dret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ecall_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\wfi_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_set_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_type_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_sign_extension_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\branch_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\illegal_insn' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_illegal' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_we' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\_sv2v_0' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:0$884'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_entering_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.$result' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:459$769.inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\gen_mfip_id.sv2v_autoblock_1.i' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
No latch inferred for signal `\ibex_compressed_decoder.\_sv2v_0' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:0$768'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\_sv2v_0' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:0$702'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:404$698'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\fetch_addr_n' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:215$666'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\exc_pc' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\irq_vec' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\_sv2v_0' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:0$659'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imm_b' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:401$628'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_b_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:400$627'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_a_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:397$626'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\perf_branch_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_set_raw_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_not_set' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\jump_set_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_multdiv' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_branch' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_jump' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_we_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_alu' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\alu_operand_a' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\_sv2v_0' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:0$522'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_incr_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_load_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_store_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ctrl_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_ns' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_rdata_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_b_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_h_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_w_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_wdata' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_be' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v:0$444'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v:0$444'.
Latch inferred for signal `\prim_clock_gating.\en_latch' from process `\prim_clock_gating.$proc$/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v:16$280': $auto$proc_dlatch.cc:432:proc_dlatch$7655
No latch inferred for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\_sv2v_0' from process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:0$261'.
No latch inferred for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\we_a_dec' from process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:47$123'.
No latch inferred for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\we_a_decoder.sv2v_autoblock_1.i' from process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:47$123'.
No latch inferred for signal `\ibex_top.\gen_noscramble.unused_scramble_inputs' from process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:450$80'.
No latch inferred for signal `\ibex_top.\scramble_key_valid_q' from process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:464$57'.
No latch inferred for signal `\ibex_top.\scramble_nonce_q' from process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:461$56'.
No latch inferred for signal `\ibex_top.\scramble_key_q' from process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:458$55'.
No latch inferred for signal `\ibex_top.\scramble_req_q' from process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:454$54'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\_sv2v_0' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:0$1311'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.

33.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:1089$1199'.
  created $adff cell `$procdff$7660' with positive edge clock and positive level reset.
Creating register for signal `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.\priv_lvl_q' using process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:592$1177'.
  created $adff cell `$procdff$7665' with positive edge clock and positive level reset.
Creating register for signal `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.\rdata_q' using process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072'.
  created $adff cell `$procdff$7670' with positive edge clock and positive level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070'.
  created $adff cell `$procdff$7675' with positive edge clock and positive level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068'.
  created $adff cell `$procdff$7680' with positive edge clock and positive level reset.
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066'.
  created $adff cell `$procdff$7685' with positive edge clock and positive level reset.
Creating register for signal `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.\rdata_q' using process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064'.
  created $adff cell `$procdff$7690' with positive edge clock and positive level reset.
Creating register for signal `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.\rdata_q' using process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062'.
  created $adff cell `$procdff$7695' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1059'.
  created $adff cell `$procdff$7700' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_q' using process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1053'.
  created $adff cell `$procdff$7705' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.\rdata_q' using process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048'.
  created $adff cell `$procdff$7710' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986'.
  created $adff cell `$procdff$7715' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
  created $adff cell `$procdff$7720' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
  created $adff cell `$procdff$7725' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
  created $adff cell `$procdff$7730' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
  created $adff cell `$procdff$7735' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
  created $adff cell `$procdff$7740' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7745' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7750' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7755' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7760' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7765' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7770' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7775' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7780' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
  created $adff cell `$procdff$7785' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_cause_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:323$824'.
  created $adff cell `$procdff$7790' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:127$737'.
  created $dff cell `$procdff$7791' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:111$736'.
  created $dff cell `$procdff$7792' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
  created $adff cell `$procdff$7797' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
  created $adff cell `$procdff$7802' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
  created $adff cell `$procdff$7807' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
  created $adff cell `$procdff$7812' with positive edge clock and positive level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7813' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7814' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7815' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7816' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7817' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7818' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7819' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\pc_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
  created $dff cell `$procdff$7820' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_valid_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696'.
  created $adff cell `$procdff$7825' with positive edge clock and positive level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_new_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696'.
  created $adff cell `$procdff$7830' with positive edge clock and positive level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:603$634'.
  created $adff cell `$procdff$7835' with positive edge clock and positive level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632'.
  created $adff cell `$procdff$7840' with positive edge clock and positive level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630'.
  created $adff cell `$procdff$7845' with positive edge clock and positive level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592'.
  created $adff cell `$procdff$7850' with positive edge clock and positive level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:612$586'.
  created $adff cell `$procdff$7855' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
  created $adff cell `$procdff$7860' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
  created $adff cell `$procdff$7865' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
  created $adff cell `$procdff$7870' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_cs' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
  created $adff cell `$procdff$7875' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_last_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454'.
  created $adff cell `$procdff$7880' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_offset_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
  created $adff cell `$procdff$7885' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_type_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
  created $adff cell `$procdff$7890' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_sign_ext_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
  created $adff cell `$procdff$7895' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_we_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
  created $adff cell `$procdff$7900' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449'.
  created $adff cell `$procdff$7905' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074'.
  created $adff cell `$procdff$7910' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[31].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250'.
  created $adff cell `$procdff$7915' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[30].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248'.
  created $adff cell `$procdff$7920' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[29].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246'.
  created $adff cell `$procdff$7925' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[28].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244'.
  created $adff cell `$procdff$7930' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[27].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242'.
  created $adff cell `$procdff$7935' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[26].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240'.
  created $adff cell `$procdff$7940' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[25].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238'.
  created $adff cell `$procdff$7945' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[24].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236'.
  created $adff cell `$procdff$7950' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[23].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234'.
  created $adff cell `$procdff$7955' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[22].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232'.
  created $adff cell `$procdff$7960' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[21].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230'.
  created $adff cell `$procdff$7965' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[20].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228'.
  created $adff cell `$procdff$7970' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[19].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226'.
  created $adff cell `$procdff$7975' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[18].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224'.
  created $adff cell `$procdff$7980' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[17].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222'.
  created $adff cell `$procdff$7985' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[16].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220'.
  created $adff cell `$procdff$7990' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[15].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218'.
  created $adff cell `$procdff$7995' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[14].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216'.
  created $adff cell `$procdff$8000' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[13].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214'.
  created $adff cell `$procdff$8005' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[12].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212'.
  created $adff cell `$procdff$8010' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[11].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210'.
  created $adff cell `$procdff$8015' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[10].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208'.
  created $adff cell `$procdff$8020' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[9].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206'.
  created $adff cell `$procdff$8025' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[8].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204'.
  created $adff cell `$procdff$8030' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[7].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202'.
  created $adff cell `$procdff$8035' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[6].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200'.
  created $adff cell `$procdff$8040' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[5].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198'.
  created $adff cell `$procdff$8045' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[4].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196'.
  created $adff cell `$procdff$8050' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[3].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194'.
  created $adff cell `$procdff$8055' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[2].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192'.
  created $adff cell `$procdff$8060' with positive edge clock and positive level reset.
Creating register for signal `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.\g_rf_flops[1].rf_reg_q' using process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190'.
  created $adff cell `$procdff$8065' with positive edge clock and positive level reset.
Creating register for signal `\ibex_top.\core_busy_q' using process `\ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:213$47'.
  created $adff cell `$procdff$8070' with positive edge clock and positive level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1310'.
  created $dff cell `$procdff$8071' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1310'.
  created $dff cell `$procdff$8072' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1309'.
  created $dff cell `$procdff$8073' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1309'.
  created $dff cell `$procdff$8074' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1308'.
  created $dff cell `$procdff$8075' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1308'.
  created $dff cell `$procdff$8076' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:102$1280'.
  created $dff cell `$procdff$8077' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:136$1278'.
  created $adff cell `$procdff$8082' with positive edge clock and positive level reset.

33.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

33.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1230'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1226'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1223'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1222'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1221'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1220'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1219'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1218'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1217'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1216'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1215'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1214'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1213'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1212'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1211'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1210'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1209'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:943$1208'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:1089$1199'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:989$1196'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:965$1195'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:957$1193'.
Found and cleaned up 1 empty switch in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:599$1180'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:592$1177'.
Found and cleaned up 12 empty switches in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:447$1137'.
Found and cleaned up 6 empty switches in `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
Removing empty process `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:308$1098'.
Found and cleaned up 1 empty switch in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072'.
Removing empty process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1072'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1070'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1068'.
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1066'.
Found and cleaned up 1 empty switch in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064'.
Removing empty process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1064'.
Found and cleaned up 1 empty switch in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062'.
Removing empty process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1062'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1061'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1059'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1057'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:0$1055'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:56$1053'.
Found and cleaned up 3 empty switches in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:28$1051'.
Found and cleaned up 1 empty switch in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048'.
Removing empty process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1048'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:0$1047'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:858$1046'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:855$1045'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:852$1044'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:849$1043'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:846$1042'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:843$1041'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:839$1040'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:836$1039'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:833$1038'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:829$1037'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:861$1036'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:861$1036'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:247$1035'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:247$1035'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:231$1024'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:231$1024'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:200$1018'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:180$1016'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:171$1010'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:169$1008'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:123$1002'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:123$1002'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:114$997'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:103$995'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:103$995'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:87$993'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:87$993'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:74$991'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:74$991'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:51$990'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:0$989'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:293$986'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:225$976'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:319$947'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:307$938'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:91$928'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:0$923'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:150$922'.
Found and cleaned up 14 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:437$909'.
Found and cleaned up 27 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:175$894'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:168$888'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:0$884'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:233$883'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:576$881'.
Found and cleaned up 28 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:345$826'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:323$824'.
Found and cleaned up 15 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:310$818'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:0$768'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_compressed_decoder.v:20$754'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:127$737'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:127$737'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:111$736'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:111$736'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:152$734'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:0$702'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:446$699'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:404$698'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:409$696'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:215$666'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:215$666'.
Found and cleaned up 2 empty switches in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:199$661'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:0$659'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:603$634'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$632'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:423$630'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:401$628'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:401$628'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:400$627'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:397$626'.
Found and cleaned up 6 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:647$594'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:641$592'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:612$586'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:433$552'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:340$546'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:0$522'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:367$496'.
Found and cleaned up 8 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:284$475'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:252$467'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:224$462'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:196$457'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:184$456'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:179$454'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:165$451'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:160$449'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:148$448'.
Found and cleaned up 7 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:100$445'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_wb_stage.v:0$444'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_csr.v:19$1074'.
Found and cleaned up 1 empty switch in `\prim_clock_gating.$proc$/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v:16$280'.
Removing empty process `prim_clock_gating.$proc$/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/rtl/prim_clock_gating.v:16$280'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:0$261'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$250'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$248'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$246'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$244'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$242'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$240'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$238'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$236'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$234'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$232'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$230'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$228'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$226'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$224'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$222'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$220'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$218'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$216'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$214'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$212'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$210'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$208'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$206'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$204'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$202'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$200'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$198'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$196'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$194'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$192'.
Found and cleaned up 1 empty switch in `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:87$190'.
Removing empty process `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:47$123'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:450$80'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:464$57'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:461$56'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:458$55'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:454$54'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_top.v:213$47'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:0$1311'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1310'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1310'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1309'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1309'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1308'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:157$1308'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:102$1280'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:102$1280'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:136$1278'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:70$1259'.
Cleaned up 251 empty switches.

33.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
<suppressed ~124 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
<suppressed ~2 debug messages>
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
<suppressed ~2 debug messages>
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~28 debug messages>
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~37 debug messages>
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
<suppressed ~38 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
<suppressed ~52 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
<suppressed ~8 debug messages>
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
<suppressed ~14 debug messages>
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
<suppressed ~79 debug messages>
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
<suppressed ~83 debug messages>
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
<suppressed ~2 debug messages>
Optimizing module prim_clock_gating.
<suppressed ~7 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
<suppressed ~3 debug messages>
Optimizing module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
<suppressed ~65 debug messages>
Optimizing module ibex_top.
<suppressed ~24 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
<suppressed ~2 debug messages>

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Optimizing module ibex_compressed_decoder.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module prim_clock_gating.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
Optimizing module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
<suppressed ~6 debug messages>
Optimizing module ibex_top.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
<suppressed ~6951 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
<suppressed ~54 debug messages>
Finding identical cells in module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
<suppressed ~270 debug messages>
Finding identical cells in module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
<suppressed ~777 debug messages>
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
<suppressed ~489 debug messages>
Finding identical cells in module `\ibex_compressed_decoder'.
<suppressed ~330 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.
<suppressed ~36 debug messages>
Finding identical cells in module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
<suppressed ~132 debug messages>
Finding identical cells in module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
<suppressed ~405 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core'.
Finding identical cells in module `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff'.
<suppressed ~180 debug messages>
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
<suppressed ~33 debug messages>
Removed a total of 3224 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2399.
    dead port 1/2 on $mux $procmux$3331.
    dead port 2/2 on $mux $procmux$3331.
    dead port 2/2 on $mux $procmux$2380.
    dead port 2/2 on $mux $procmux$2224.
    dead port 2/2 on $mux $procmux$2362.
    dead port 1/2 on $mux $procmux$3319.
    dead port 2/2 on $mux $procmux$3319.
    dead port 1/2 on $mux $procmux$3357.
    dead port 2/2 on $mux $procmux$3357.
    dead port 2/2 on $mux $procmux$2345.
    dead port 2/2 on $mux $procmux$3260.
    dead port 2/2 on $mux $procmux$2329.
    dead port 2/2 on $mux $procmux$2217.
    dead port 2/2 on $mux $procmux$2211.
    dead port 2/2 on $mux $procmux$2314.
    dead port 1/2 on $mux $procmux$2205.
    dead port 2/2 on $mux $procmux$2205.
    dead port 1/2 on $mux $procmux$2203.
    dead port 2/2 on $mux $procmux$2203.
    dead port 2/2 on $mux $procmux$2300.
    dead port 1/2 on $mux $procmux$2197.
    dead port 2/2 on $mux $procmux$2197.
    dead port 1/2 on $mux $procmux$2195.
    dead port 2/2 on $mux $procmux$2195.
    dead port 2/2 on $mux $procmux$2805.
    dead port 2/2 on $mux $procmux$2287.
    dead port 2/2 on $mux $procmux$3080.
    dead port 2/2 on $mux $procmux$2274.
    dead port 2/2 on $mux $procmux$2190.
    dead port 1/2 on $mux $procmux$2170.
    dead port 2/2 on $mux $procmux$2170.
    dead port 1/2 on $mux $procmux$2168.
    dead port 2/2 on $mux $procmux$2168.
    dead port 1/2 on $mux $procmux$2150.
    dead port 2/2 on $mux $procmux$2150.
    dead port 1/2 on $mux $procmux$2148.
    dead port 2/2 on $mux $procmux$2148.
    dead port 2/2 on $mux $procmux$2130.
    dead port 2/2 on $mux $procmux$2128.
    dead port 2/2 on $mux $procmux$2107.
    dead port 2/2 on $mux $procmux$2094.
    dead port 2/2 on $mux $procmux$2092.
    dead port 2/2 on $mux $procmux$2679.
    dead port 2/2 on $mux $procmux$2078.
    dead port 2/2 on $mux $procmux$2065.
    dead port 2/2 on $mux $procmux$2052.
    dead port 2/2 on $mux $procmux$2033.
    dead port 2/2 on $mux $procmux$2262.
    dead port 2/2 on $mux $procmux$2020.
    dead port 2/2 on $mux $procmux$2007.
    dead port 2/2 on $mux $procmux$1994.
    dead port 2/2 on $mux $procmux$1981.
    dead port 2/2 on $mux $procmux$1968.
    dead port 2/2 on $mux $procmux$1948.
    dead port 2/2 on $mux $procmux$1935.
    dead port 2/2 on $mux $procmux$1922.
    dead port 2/2 on $mux $procmux$1909.
    dead port 2/2 on $mux $procmux$1889.
    dead port 2/2 on $mux $procmux$1869.
    dead port 2/2 on $mux $procmux$1856.
    dead port 1/2 on $mux $procmux$1854.
    dead port 1/2 on $mux $procmux$1845.
    dead port 2/2 on $mux $procmux$1845.
    dead port 2/2 on $mux $procmux$3214.
    dead port 2/2 on $mux $procmux$1830.
    dead port 2/2 on $mux $procmux$2251.
    dead port 2/2 on $mux $procmux$2241.
    dead port 2/2 on $mux $procmux$1756.
    dead port 2/2 on $mux $procmux$2232.
    dead port 2/2 on $mux $procmux$1747.
    dead port 2/2 on $mux $procmux$1739.
    dead port 2/2 on $mux $procmux$1731.
    dead port 2/2 on $mux $procmux$1723.
    dead port 2/2 on $mux $procmux$1715.
    dead port 2/2 on $mux $procmux$1707.
    dead port 2/2 on $mux $procmux$1699.
    dead port 2/2 on $mux $procmux$1691.
    dead port 2/2 on $mux $procmux$1683.
    dead port 2/2 on $mux $procmux$1675.
    dead port 1/2 on $mux $procmux$3344.
    dead port 2/2 on $mux $procmux$3344.
    dead port 2/2 on $mux $procmux$1667.
    dead port 1/2 on $mux $procmux$2411.
    dead port 2/2 on $mux $procmux$2411.
    dead port 2/2 on $mux $procmux$1659.
    dead port 2/2 on $mux $procmux$1651.
    dead port 2/2 on $mux $procmux$1643.
    dead port 2/2 on $mux $procmux$1635.
    dead port 2/2 on $mux $procmux$1627.
    dead port 2/2 on $mux $procmux$1619.
    dead port 2/2 on $mux $procmux$1611.
    dead port 1/2 on $mux $procmux$1609.
    dead port 2/2 on $mux $procmux$1600.
    dead port 1/2 on $mux $procmux$3371.
    dead port 2/2 on $mux $procmux$3371.
    dead port 1/2 on $mux $procmux$1598.
    dead port 2/2 on $mux $procmux$1589.
    dead port 1/2 on $mux $procmux$1587.
    dead port 2/2 on $mux $procmux$1578.
    dead port 1/2 on $mux $procmux$1576.
    dead port 2/2 on $mux $procmux$1567.
    dead port 1/2 on $mux $procmux$1565.
    dead port 2/2 on $mux $procmux$1556.
    dead port 1/2 on $mux $procmux$1554.
    dead port 1/2 on $mux $procmux$1551.
    dead port 2/2 on $mux $procmux$1542.
    dead port 1/2 on $mux $procmux$2408.
    dead port 2/2 on $mux $procmux$2408.
    dead port 1/2 on $mux $procmux$1540.
    dead port 2/2 on $mux $procmux$1531.
    dead port 1/2 on $mux $procmux$1529.
    dead port 2/2 on $mux $procmux$1520.
    dead port 1/2 on $mux $procmux$1518.
    dead port 2/2 on $mux $procmux$1509.
    dead port 1/2 on $mux $procmux$1507.
    dead port 2/2 on $mux $procmux$1498.
    dead port 1/2 on $mux $procmux$3385.
    dead port 2/2 on $mux $procmux$3385.
    dead port 1/2 on $mux $procmux$1496.
    dead port 2/2 on $mux $procmux$1487.
    dead port 1/2 on $mux $procmux$1485.
    dead port 2/2 on $mux $procmux$1476.
    dead port 1/2 on $mux $procmux$1474.
    dead port 2/2 on $mux $procmux$1465.
    dead port 1/2 on $mux $procmux$1463.
    dead port 2/2 on $mux $procmux$1454.
    dead port 1/2 on $mux $procmux$1452.
    dead port 1/2 on $mux $procmux$1449.
    dead port 2/2 on $mux $procmux$1440.
    dead port 1/2 on $mux $procmux$1438.
    dead port 1/2 on $mux $procmux$1435.
    dead port 1/2 on $mux $procmux$1433.
    dead port 2/2 on $mux $procmux$1423.
    dead port 1/2 on $mux $procmux$1421.
    dead port 1/2 on $mux $procmux$1418.
    dead port 2/2 on $mux $procmux$1409.
    dead port 1/2 on $mux $procmux$1407.
    dead port 1/2 on $mux $procmux$1404.
    dead port 2/2 on $mux $procmux$1395.
    dead port 1/2 on $mux $procmux$1393.
    dead port 1/2 on $mux $procmux$1390.
    dead port 1/2 on $mux $procmux$1388.
    dead port 2/2 on $mux $procmux$1367.
    dead port 2/2 on $mux $procmux$1361.
    dead port 2/2 on $mux $procmux$1355.
    dead port 2/2 on $mux $procmux$1349.
    dead port 2/2 on $mux $procmux$1343.
    dead port 2/2 on $mux $procmux$1337.
    dead port 1/2 on $mux $procmux$2405.
    dead port 2/2 on $mux $procmux$2405.
    dead port 1/2 on $mux $procmux$2402.
    dead port 2/2 on $mux $procmux$2402.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3473.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3488.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$3551.
    dead port 2/5 on $pmux $procmux$3551.
    dead port 3/5 on $pmux $procmux$3551.
Running muxtree optimizer on module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3616.
    dead port 2/2 on $mux $procmux$3697.
    dead port 2/2 on $mux $procmux$3600.
    dead port 2/2 on $mux $procmux$3685.
    dead port 2/2 on $mux $procmux$3593.
    dead port 2/2 on $mux $procmux$3587.
    dead port 2/2 on $mux $procmux$3581.
    dead port 2/2 on $mux $procmux$3673.
    dead port 2/2 on $mux $procmux$3575.
    dead port 2/2 on $mux $procmux$3661.
    dead port 2/2 on $mux $procmux$3653.
Running muxtree optimizer on module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4598.
    dead port 1/2 on $mux $procmux$5028.
    dead port 2/2 on $mux $procmux$5028.
    dead port 2/2 on $mux $procmux$4591.
    dead port 2/2 on $mux $procmux$4584.
    dead port 2/2 on $mux $procmux$4855.
    dead port 2/2 on $mux $procmux$4576.
    dead port 2/2 on $mux $procmux$4569.
    dead port 2/2 on $mux $procmux$4567.
    dead port 2/2 on $mux $procmux$4559.
    dead port 2/2 on $mux $procmux$4841.
    dead port 2/2 on $mux $procmux$4557.
    dead port 2/2 on $mux $procmux$4549.
    dead port 2/2 on $mux $procmux$4839.
    dead port 2/2 on $mux $procmux$4543.
    dead port 2/2 on $mux $procmux$4537.
    dead port 2/2 on $mux $procmux$4531.
    dead port 2/2 on $mux $procmux$4826.
    dead port 1/2 on $mux $procmux$4525.
    dead port 2/2 on $mux $procmux$4525.
    dead port 1/2 on $mux $procmux$4523.
    dead port 2/2 on $mux $procmux$4523.
    dead port 2/2 on $mux $procmux$4519.
    dead port 2/2 on $mux $procmux$4513.
    dead port 2/2 on $mux $procmux$4507.
    dead port 2/2 on $mux $procmux$4501.
    dead port 2/2 on $mux $procmux$4495.
    dead port 2/2 on $mux $procmux$4489.
    dead port 2/2 on $mux $procmux$4483.
    dead port 2/2 on $mux $procmux$4477.
    dead port 2/2 on $mux $procmux$4475.
    dead port 2/2 on $mux $procmux$4465.
    dead port 2/2 on $mux $procmux$4463.
    dead port 2/2 on $mux $procmux$4454.
    dead port 2/2 on $mux $procmux$4452.
    dead port 2/2 on $mux $procmux$4444.
    dead port 2/2 on $mux $procmux$4816.
    dead port 2/2 on $mux $procmux$4442.
    dead port 2/2 on $mux $procmux$4435.
    dead port 2/2 on $mux $procmux$4433.
    dead port 2/2 on $mux $procmux$4814.
    dead port 2/2 on $mux $procmux$4422.
    dead port 2/2 on $mux $procmux$4420.
    dead port 2/2 on $mux $procmux$4409.
    dead port 2/2 on $mux $procmux$4802.
    dead port 2/2 on $mux $procmux$4407.
    dead port 2/2 on $mux $procmux$4400.
    dead port 1/2 on $mux $procmux$4398.
    dead port 2/2 on $mux $procmux$4391.
    dead port 2/2 on $mux $procmux$4800.
    dead port 1/2 on $mux $procmux$4389.
    dead port 2/2 on $mux $procmux$4798.
    dead port 2/2 on $mux $procmux$4380.
    dead port 2/2 on $mux $procmux$5003.
    dead port 1/2 on $mux $procmux$4378.
    dead port 2/2 on $mux $procmux$4787.
    dead port 2/2 on $mux $procmux$4785.
    dead port 2/2 on $mux $procmux$4783.
    dead port 2/2 on $mux $procmux$4987.
    dead port 2/2 on $mux $procmux$4772.
    dead port 2/2 on $mux $procmux$4770.
    dead port 2/2 on $mux $procmux$4761.
    dead port 2/2 on $mux $procmux$4971.
    dead port 2/2 on $mux $procmux$4759.
    dead port 1/2 on $mux $procmux$4757.
    dead port 2/2 on $mux $procmux$4744.
    dead port 2/2 on $mux $procmux$4956.
    dead port 2/2 on $mux $procmux$4742.
    dead port 1/2 on $mux $procmux$4740.
    dead port 2/2 on $mux $procmux$4288.
    dead port 2/2 on $mux $procmux$4737.
    dead port 2/2 on $mux $procmux$4273.
    dead port 2/2 on $mux $procmux$4258.
    dead port 2/2 on $mux $procmux$4728.
    dead port 2/2 on $mux $procmux$4242.
    dead port 2/2 on $mux $procmux$4941.
    dead port 2/2 on $mux $procmux$4227.
    dead port 2/2 on $mux $procmux$4726.
    dead port 2/2 on $mux $procmux$4212.
    dead port 2/2 on $mux $procmux$4198.
    dead port 1/2 on $mux $procmux$4724.
    dead port 2/2 on $mux $procmux$4183.
    dead port 2/2 on $mux $procmux$4721.
    dead port 2/2 on $mux $procmux$4169.
    dead port 2/2 on $mux $procmux$4150.
    dead port 2/2 on $mux $procmux$4712.
    dead port 2/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4926.
    dead port 2/2 on $mux $procmux$4122.
    dead port 2/2 on $mux $procmux$4710.
    dead port 2/2 on $mux $procmux$4108.
    dead port 2/2 on $mux $procmux$4094.
    dead port 1/2 on $mux $procmux$4708.
    dead port 1/2 on $mux $procmux$4092.
    dead port 2/2 on $mux $procmux$4080.
    dead port 2/2 on $mux $procmux$4705.
    dead port 1/2 on $mux $procmux$4078.
    dead port 2/2 on $mux $procmux$4066.
    dead port 1/2 on $mux $procmux$4064.
    dead port 2/2 on $mux $procmux$4052.
    dead port 2/2 on $mux $procmux$4697.
    dead port 1/2 on $mux $procmux$4050.
    dead port 2/2 on $mux $procmux$4038.
    dead port 2/2 on $mux $procmux$4025.
    dead port 2/2 on $mux $procmux$4695.
    dead port 2/2 on $mux $procmux$4012.
    dead port 1/2 on $mux $procmux$4693.
    dead port 2/2 on $mux $procmux$4690.
    dead port 2/2 on $mux $procmux$4680.
    dead port 2/2 on $mux $procmux$3997.
    dead port 2/2 on $mux $procmux$4672.
    dead port 2/2 on $mux $procmux$3995.
    dead port 2/2 on $mux $procmux$3988.
    dead port 2/2 on $mux $procmux$3986.
    dead port 2/2 on $mux $procmux$4664.
    dead port 2/2 on $mux $procmux$3980.
    dead port 2/2 on $mux $procmux$3978.
    dead port 2/2 on $mux $procmux$3969.
    dead port 2/2 on $mux $procmux$4656.
    dead port 2/2 on $mux $procmux$3967.
    dead port 1/2 on $mux $procmux$3965.
    dead port 2/2 on $mux $procmux$3955.
    dead port 1/2 on $mux $procmux$4654.
    dead port 2/2 on $mux $procmux$3947.
    dead port 2/2 on $mux $procmux$3939.
    dead port 2/2 on $mux $procmux$3931.
    dead port 1/2 on $mux $procmux$3929.
    dead port 2/2 on $mux $procmux$3913.
    dead port 1/2 on $mux $procmux$3911.
    dead port 2/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3897.
    dead port 2/2 on $mux $procmux$4639.
    dead port 2/2 on $mux $procmux$4912.
    dead port 1/2 on $mux $procmux$4637.
    dead port 2/2 on $mux $procmux$3872.
    dead port 2/2 on $mux $procmux$4899.
    dead port 2/2 on $mux $procmux$3865.
    dead port 2/2 on $mux $procmux$4624.
    dead port 2/2 on $mux $procmux$3857.
    dead port 1/2 on $mux $procmux$4622.
    dead port 2/2 on $mux $procmux$3849.
    dead port 2/2 on $mux $procmux$3842.
    dead port 2/2 on $mux $procmux$3840.
    dead port 2/2 on $mux $procmux$3835.
    dead port 2/2 on $mux $procmux$3833.
    dead port 2/2 on $mux $procmux$3828.
    dead port 2/2 on $mux $procmux$3826.
    dead port 2/2 on $mux $procmux$3821.
    dead port 2/2 on $mux $procmux$3819.
    dead port 2/2 on $mux $procmux$3814.
    dead port 2/2 on $mux $procmux$3808.
    dead port 2/2 on $mux $procmux$3802.
    dead port 2/2 on $mux $procmux$3797.
    dead port 2/2 on $mux $procmux$4884.
    dead port 1/2 on $mux $procmux$3795.
    dead port 2/2 on $mux $procmux$4605.
    dead port 2/2 on $mux $procmux$4869.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$5405: \nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6007.
    dead port 2/2 on $mux $procmux$6005.
    dead port 1/2 on $mux $procmux$6003.
    dead port 2/2 on $mux $procmux$5991.
    dead port 2/2 on $mux $procmux$5989.
    dead port 1/2 on $mux $procmux$5987.
    dead port 2/2 on $mux $procmux$5975.
    dead port 2/2 on $mux $procmux$5966.
    dead port 2/2 on $mux $procmux$5957.
    dead port 2/2 on $mux $procmux$5948.
    dead port 2/2 on $mux $procmux$5939.
    dead port 2/2 on $mux $procmux$5930.
    dead port 1/2 on $mux $procmux$5921.
    dead port 2/2 on $mux $procmux$5921.
    dead port 1/2 on $mux $procmux$5919.
    dead port 2/2 on $mux $procmux$5919.
    dead port 1/2 on $mux $procmux$5912.
    dead port 2/2 on $mux $procmux$5912.
    dead port 1/2 on $mux $procmux$5910.
    dead port 2/2 on $mux $procmux$5910.
    dead port 1/2 on $mux $procmux$5903.
    dead port 2/2 on $mux $procmux$5903.
    dead port 1/2 on $mux $procmux$5901.
    dead port 2/2 on $mux $procmux$5901.
    dead port 1/2 on $mux $procmux$5899.
    dead port 2/2 on $mux $procmux$5899.
    dead port 1/2 on $mux $procmux$5891.
    dead port 2/2 on $mux $procmux$5891.
    dead port 1/2 on $mux $procmux$5889.
    dead port 2/2 on $mux $procmux$5889.
    dead port 1/2 on $mux $procmux$5887.
    dead port 2/2 on $mux $procmux$5887.
    dead port 2/2 on $mux $procmux$5879.
    dead port 2/2 on $mux $procmux$5877.
    dead port 2/2 on $mux $procmux$5867.
    dead port 2/2 on $mux $procmux$5865.
    dead port 2/2 on $mux $procmux$5855.
    dead port 2/2 on $mux $procmux$5853.
    dead port 2/2 on $mux $procmux$5843.
    dead port 2/2 on $mux $procmux$5841.
    dead port 2/2 on $mux $procmux$5839.
    dead port 1/2 on $mux $procmux$5829.
    dead port 2/2 on $mux $procmux$5829.
    dead port 1/2 on $mux $procmux$5827.
    dead port 2/2 on $mux $procmux$5827.
    dead port 1/2 on $mux $procmux$5825.
    dead port 2/2 on $mux $procmux$5825.
    dead port 1/2 on $mux $procmux$5822.
    dead port 2/2 on $mux $procmux$5822.
    dead port 1/2 on $mux $procmux$5814.
    dead port 2/2 on $mux $procmux$5814.
    dead port 1/2 on $mux $procmux$5812.
    dead port 2/2 on $mux $procmux$5812.
    dead port 1/2 on $mux $procmux$5810.
    dead port 2/2 on $mux $procmux$5810.
    dead port 1/2 on $mux $procmux$5807.
    dead port 2/2 on $mux $procmux$5807.
    dead port 2/2 on $mux $procmux$5799.
    dead port 2/2 on $mux $procmux$5797.
    dead port 1/2 on $mux $procmux$5795.
    dead port 2/2 on $mux $procmux$5784.
    dead port 2/2 on $mux $procmux$5782.
    dead port 1/2 on $mux $procmux$5780.
    dead port 1/2 on $mux $procmux$5777.
    dead port 2/2 on $mux $procmux$5766.
    dead port 2/2 on $mux $procmux$5764.
    dead port 1/2 on $mux $procmux$5762.
    dead port 1/2 on $mux $procmux$5759.
    dead port 1/2 on $mux $procmux$5756.
    dead port 2/2 on $mux $procmux$5745.
    dead port 2/2 on $mux $procmux$5738.
    dead port 2/2 on $mux $procmux$5731.
    dead port 2/2 on $mux $procmux$5724.
    dead port 2/2 on $mux $procmux$5718.
    dead port 2/2 on $mux $procmux$5712.
    dead port 2/2 on $mux $procmux$6205.
    dead port 2/2 on $mux $procmux$5706.
    dead port 2/2 on $mux $procmux$5700.
    dead port 2/2 on $mux $procmux$5694.
    dead port 2/2 on $mux $procmux$6193.
    dead port 2/2 on $mux $procmux$5688.
    dead port 2/2 on $mux $procmux$5682.
    dead port 2/2 on $mux $procmux$5676.
    dead port 2/2 on $mux $procmux$6181.
    dead port 2/2 on $mux $procmux$5670.
    dead port 2/2 on $mux $procmux$5664.
    dead port 2/2 on $mux $procmux$5658.
    dead port 2/2 on $mux $procmux$6170.
    dead port 2/2 on $mux $procmux$5652.
    dead port 2/2 on $mux $procmux$5646.
    dead port 2/2 on $mux $procmux$5644.
    dead port 2/2 on $mux $procmux$5640.
    dead port 2/2 on $mux $procmux$6159.
    dead port 2/2 on $mux $procmux$5638.
    dead port 2/2 on $mux $procmux$5629.
    dead port 2/2 on $mux $procmux$5627.
    dead port 2/2 on $mux $procmux$5618.
    dead port 2/2 on $mux $procmux$5616.
    dead port 2/2 on $mux $procmux$5607.
    dead port 2/2 on $mux $procmux$6148.
    dead port 2/2 on $mux $procmux$5605.
    dead port 2/2 on $mux $procmux$5596.
    dead port 2/2 on $mux $procmux$5594.
    dead port 2/2 on $mux $procmux$5585.
    dead port 2/2 on $mux $procmux$6137.
    dead port 2/2 on $mux $procmux$5583.
    dead port 2/2 on $mux $procmux$6126.
    dead port 1/2 on $mux $procmux$6254.
    dead port 2/2 on $mux $procmux$6254.
    dead port 2/2 on $mux $procmux$5571.
    dead port 2/2 on $mux $procmux$5569.
    dead port 2/2 on $mux $procmux$6116.
    dead port 2/2 on $mux $procmux$5559.
    dead port 2/2 on $mux $procmux$5557.
    dead port 2/2 on $mux $procmux$5555.
    dead port 2/2 on $mux $procmux$5545.
    dead port 2/2 on $mux $procmux$5543.
    dead port 2/2 on $mux $procmux$5541.
    dead port 2/2 on $mux $procmux$6106.
    dead port 2/2 on $mux $procmux$5531.
    dead port 1/2 on $mux $procmux$6248.
    dead port 2/2 on $mux $procmux$6248.
    dead port 2/2 on $mux $procmux$5529.
    dead port 2/2 on $mux $procmux$5527.
    dead port 2/2 on $mux $procmux$5517.
    dead port 2/2 on $mux $procmux$6104.
    dead port 2/2 on $mux $procmux$5515.
    dead port 2/2 on $mux $procmux$5513.
    dead port 2/2 on $mux $procmux$5503.
    dead port 2/2 on $mux $procmux$5501.
    dead port 2/2 on $mux $procmux$5499.
    dead port 2/2 on $mux $procmux$5489.
    dead port 2/2 on $mux $procmux$6093.
    dead port 2/2 on $mux $procmux$5487.
    dead port 2/2 on $mux $procmux$5485.
    dead port 2/2 on $mux $procmux$5475.
    dead port 1/2 on $mux $procmux$5473.
    dead port 2/2 on $mux $procmux$5466.
    dead port 2/2 on $mux $procmux$6083.
    dead port 1/2 on $mux $procmux$5464.
    dead port 2/2 on $mux $procmux$5457.
    dead port 1/2 on $mux $procmux$5455.
    dead port 2/2 on $mux $procmux$5448.
    dead port 1/2 on $mux $procmux$5446.
    dead port 2/2 on $mux $procmux$5439.
    dead port 2/2 on $mux $procmux$6073.
    dead port 1/2 on $mux $procmux$5437.
    dead port 2/2 on $mux $procmux$5430.
    dead port 1/2 on $mux $procmux$5428.
    dead port 2/2 on $mux $procmux$5421.
    dead port 1/2 on $mux $procmux$5419.
    dead port 2/2 on $mux $procmux$5412.
    dead port 2/2 on $mux $procmux$6063.
    dead port 1/2 on $mux $procmux$5410.
    dead port 2/2 on $mux $procmux$5407.
    dead port 2/2 on $mux $procmux$5400.
    dead port 1/2 on $mux $procmux$5398.
    dead port 1/2 on $mux $procmux$5395.
    dead port 2/2 on $mux $procmux$5388.
    dead port 1/2 on $mux $procmux$5386.
    dead port 1/2 on $mux $procmux$5383.
    dead port 2/2 on $mux $procmux$5376.
    dead port 2/2 on $mux $procmux$6053.
    dead port 1/2 on $mux $procmux$5374.
    dead port 1/2 on $mux $procmux$5371.
    dead port 2/2 on $mux $procmux$5364.
    dead port 1/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$5359.
    dead port 2/2 on $mux $procmux$5352.
    dead port 1/2 on $mux $procmux$5350.
    dead port 1/2 on $mux $procmux$5347.
    dead port 2/2 on $mux $procmux$5340.
    dead port 2/2 on $mux $procmux$6043.
    dead port 1/2 on $mux $procmux$5338.
    dead port 1/2 on $mux $procmux$5335.
    dead port 1/2 on $mux $procmux$5332.
    dead port 2/2 on $mux $procmux$5325.
    dead port 1/2 on $mux $procmux$5298.
    dead port 1/2 on $mux $procmux$5292.
    dead port 1/2 on $mux $procmux$5286.
    dead port 1/2 on $mux $procmux$5280.
    dead port 1/2 on $mux $procmux$5274.
    dead port 1/2 on $mux $procmux$5268.
    dead port 1/2 on $mux $procmux$5265.
    dead port 1/2 on $mux $procmux$5259.
    dead port 1/2 on $mux $procmux$5256.
    dead port 1/2 on $mux $procmux$5250.
    dead port 1/2 on $mux $procmux$5247.
    dead port 1/2 on $mux $procmux$5241.
    dead port 1/2 on $mux $procmux$5238.
    dead port 1/2 on $mux $procmux$5232.
    dead port 1/2 on $mux $procmux$5229.
    dead port 1/2 on $mux $procmux$5226.
    dead port 1/2 on $mux $procmux$5220.
    dead port 1/2 on $mux $procmux$5217.
    dead port 1/2 on $mux $procmux$5214.
    dead port 1/2 on $mux $procmux$5208.
    dead port 1/2 on $mux $procmux$5205.
    dead port 1/2 on $mux $procmux$5202.
    dead port 1/2 on $mux $procmux$5196.
    dead port 1/2 on $mux $procmux$5193.
    dead port 1/2 on $mux $procmux$5190.
    dead port 1/2 on $mux $procmux$5187.
    dead port 1/2 on $mux $procmux$5181.
    dead port 1/2 on $mux $procmux$5178.
    dead port 1/2 on $mux $procmux$5175.
    dead port 1/2 on $mux $procmux$5172.
    dead port 1/2 on $mux $procmux$5166.
    dead port 1/2 on $mux $procmux$5163.
    dead port 1/2 on $mux $procmux$5160.
    dead port 1/2 on $mux $procmux$5157.
    dead port 1/2 on $mux $procmux$5154.
    dead port 2/2 on $mux $procmux$6033.
    dead port 2/2 on $mux $procmux$6031.
    dead port 2/2 on $mux $procmux$6020.
    dead port 2/2 on $mux $procmux$6018.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6552.
    dead port 2/2 on $mux $procmux$6550.
    dead port 2/2 on $mux $procmux$6548.
    dead port 2/2 on $mux $procmux$6680.
    dead port 2/2 on $mux $procmux$6537.
    dead port 2/2 on $mux $procmux$6625.
    dead port 2/2 on $mux $procmux$6660.
    dead port 2/2 on $mux $procmux$6623.
    dead port 2/2 on $mux $procmux$6614.
    dead port 2/2 on $mux $procmux$6658.
    dead port 2/2 on $mux $procmux$6612.
    dead port 2/2 on $mux $procmux$6528.
    dead port 2/2 on $mux $procmux$6603.
    dead port 2/2 on $mux $procmux$6601.
    dead port 2/2 on $mux $procmux$6565.
    dead port 2/2 on $mux $procmux$6647.
    dead port 2/2 on $mux $procmux$6519.
    dead port 2/2 on $mux $procmux$6517.
    dead port 2/2 on $mux $procmux$6507.
    dead port 2/2 on $mux $procmux$6505.
    dead port 2/2 on $mux $procmux$6592.
    dead port 2/2 on $mux $procmux$6496.
    dead port 2/2 on $mux $procmux$6494.
    dead port 2/2 on $mux $procmux$6590.
    dead port 2/2 on $mux $procmux$6486.
    dead port 2/2 on $mux $procmux$6484.
    dead port 2/2 on $mux $procmux$6563.
    dead port 2/2 on $mux $procmux$6476.
    dead port 2/2 on $mux $procmux$6636.
    dead port 2/2 on $mux $procmux$6474.
    dead port 1/2 on $mux $procmux$6472.
    dead port 2/2 on $mux $procmux$6463.
    dead port 2/2 on $mux $procmux$6461.
    dead port 1/2 on $mux $procmux$6459.
    dead port 2/2 on $mux $procmux$6450.
    dead port 2/2 on $mux $procmux$6448.
    dead port 2/2 on $mux $procmux$6581.
    dead port 1/2 on $mux $procmux$6446.
    dead port 1/2 on $mux $procmux$6444.
    dead port 2/2 on $mux $procmux$6434.
    dead port 2/2 on $mux $procmux$6432.
    dead port 2/2 on $mux $procmux$6579.
    dead port 2/2 on $mux $procmux$6430.
    dead port 2/2 on $mux $procmux$6421.
    dead port 2/2 on $mux $procmux$6670.
    dead port 2/2 on $mux $procmux$6419.
    dead port 2/2 on $mux $procmux$6577.
    dead port 2/2 on $mux $procmux$6417.
    dead port 1/2 on $mux $procmux$6414.
    dead port 2/2 on $mux $procmux$6567.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$6742: \id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $procmux$6817: \id_fsm_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6901.
    dead port 1/2 on $mux $procmux$6899.
    dead port 2/2 on $mux $procmux$6969.
    dead port 2/2 on $mux $procmux$6889.
    dead port 1/2 on $mux $procmux$6887.
    dead port 2/2 on $mux $procmux$6987.
    dead port 2/2 on $mux $procmux$6878.
    dead port 1/2 on $mux $procmux$6876.
    dead port 2/2 on $mux $procmux$6868.
    dead port 1/2 on $mux $procmux$6866.
    dead port 2/2 on $mux $procmux$6963.
    dead port 2/2 on $mux $procmux$6858.
    dead port 1/2 on $mux $procmux$6856.
    dead port 2/2 on $mux $procmux$6849.
    dead port 1/2 on $mux $procmux$6847.
    dead port 2/2 on $mux $procmux$6836.
    dead port 1/2 on $mux $procmux$6834.
    dead port 2/2 on $mux $procmux$6957.
    dead port 2/2 on $mux $procmux$6832.
    dead port 2/2 on $mux $procmux$6823.
    dead port 1/2 on $mux $procmux$6821.
    dead port 2/2 on $mux $procmux$6819.
    dead port 2/2 on $mux $procmux$6808.
    dead port 1/2 on $mux $procmux$6806.
    dead port 2/2 on $mux $procmux$6804.
    dead port 2/2 on $mux $procmux$6793.
    dead port 1/2 on $mux $procmux$6791.
    dead port 2/2 on $mux $procmux$6951.
    dead port 2/2 on $mux $procmux$6789.
    dead port 2/2 on $mux $procmux$6981.
    dead port 2/2 on $mux $procmux$6778.
    dead port 2/2 on $mux $procmux$6776.
    dead port 2/2 on $mux $procmux$6770.
    dead port 2/2 on $mux $procmux$6768.
    dead port 2/2 on $mux $procmux$6762.
    dead port 2/2 on $mux $procmux$6760.
    dead port 2/2 on $mux $procmux$6754.
    dead port 2/2 on $mux $procmux$6752.
    dead port 2/2 on $mux $procmux$6746.
    dead port 2/2 on $mux $procmux$6744.
    dead port 1/2 on $mux $procmux$6909.
    dead port 2/2 on $mux $procmux$6945.
    dead port 2/2 on $mux $procmux$6939.
    dead port 2/2 on $mux $procmux$6933.
    dead port 1/2 on $mux $procmux$6931.
    dead port 2/2 on $mux $procmux$6975.
    dead port 2/2 on $mux $procmux$6922.
    dead port 1/2 on $mux $procmux$6920.
    dead port 2/2 on $mux $procmux$6990.
    dead port 2/2 on $mux $procmux$6911.
Running muxtree optimizer on module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7533.
    dead port 1/2 on $mux $procmux$7531.
    dead port 2/2 on $mux $procmux$7330.
    dead port 2/2 on $mux $procmux$7320.
    dead port 2/2 on $mux $procmux$7310.
    dead port 2/2 on $mux $procmux$7300.
    dead port 2/2 on $mux $procmux$7521.
    dead port 2/2 on $mux $procmux$7290.
    dead port 2/2 on $mux $procmux$7280.
    dead port 2/2 on $mux $procmux$7270.
    dead port 2/2 on $mux $procmux$7458.
    dead port 2/2 on $mux $procmux$7260.
    dead port 2/2 on $mux $procmux$7519.
    dead port 2/2 on $mux $procmux$7250.
    dead port 2/2 on $mux $procmux$7240.
    dead port 2/2 on $mux $procmux$7450.
    dead port 2/2 on $mux $procmux$7238.
    dead port 2/2 on $mux $procmux$7227.
    dead port 2/2 on $mux $procmux$7225.
    dead port 2/2 on $mux $procmux$7214.
    dead port 2/2 on $mux $procmux$7212.
    dead port 2/2 on $mux $procmux$7201.
    dead port 2/2 on $mux $procmux$7443.
    dead port 2/2 on $mux $procmux$7199.
    dead port 2/2 on $mux $procmux$7188.
    dead port 2/2 on $mux $procmux$7179.
    dead port 2/2 on $mux $procmux$7170.
    dead port 2/2 on $mux $procmux$7437.
    dead port 2/2 on $mux $procmux$7161.
    dead port 2/2 on $mux $procmux$7152.
    dead port 2/2 on $mux $procmux$7144.
    dead port 2/2 on $mux $procmux$7136.
    dead port 2/2 on $mux $procmux$7128.
    dead port 2/2 on $mux $procmux$7509.
    dead port 2/2 on $mux $procmux$7120.
    dead port 2/2 on $mux $procmux$7112.
    dead port 2/2 on $mux $procmux$7104.
    dead port 2/2 on $mux $procmux$7427.
    dead port 1/2 on $mux $procmux$7102.
    dead port 2/2 on $mux $procmux$7093.
    dead port 1/2 on $mux $procmux$7091.
    dead port 2/2 on $mux $procmux$7082.
    dead port 2/2 on $mux $procmux$7075.
    dead port 2/2 on $mux $procmux$7419.
    dead port 2/2 on $mux $procmux$7068.
    dead port 2/2 on $mux $procmux$7503.
    dead port 2/2 on $mux $procmux$7061.
    dead port 2/2 on $mux $procmux$7054.
    dead port 2/2 on $mux $procmux$7412.
    dead port 2/2 on $mux $procmux$7048.
    dead port 2/2 on $mux $procmux$7042.
    dead port 2/2 on $mux $procmux$7036.
    dead port 2/2 on $mux $procmux$7406.
    dead port 2/2 on $mux $procmux$7030.
    dead port 1/2 on $mux $procmux$7501.
    dead port 2/2 on $mux $procmux$7492.
    dead port 2/2 on $mux $procmux$7540.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:53$125.
    dead port 2/2 on $mux $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:53$125.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7631.
Removed 702 multiplexer ports.
<suppressed ~325 debug messages>

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
    New ctrl vector for $pmux cell $procmux$2683: { $procmux$2720_CMP $procmux$3308_CMP $procmux$3127_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2688_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL $procmux$3390_CMP }
    New ctrl vector for $pmux cell $procmux$2817: { $procmux$3308_CMP $procmux$3127_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$3227: { $procmux$3259_CMP $procmux$3257_CMP $auto$opt_reduce.cc:137:opt_pmux$8086 }
    New ctrl vector for $pmux cell $procmux$2864: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3127_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$3047: { $procmux$3259_CMP $procmux$3257_CMP $auto$opt_reduce.cc:137:opt_pmux$8088 }
    New ctrl vector for $pmux cell $procmux$3001: { $procmux$3308_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$3388: $auto$opt_reduce.cc:137:opt_pmux$8090
    New ctrl vector for $pmux cell $procmux$3092: { $procmux$3308_CMP $procmux$3127_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$2596: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL $procmux$3390_CMP }
    New ctrl vector for $pmux cell $procmux$2646: $auto$opt_reduce.cc:137:opt_pmux$8092
    New ctrl vector for $pmux cell $procmux$2482: { $procmux$3308_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$3272: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$2957: { $procmux$3308_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$2731: { $procmux$3308_CMP $procmux$3127_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$2518: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL $procmux$3390_CMP }
    New ctrl vector for $pmux cell $procmux$3452: $auto$opt_reduce.cc:137:opt_pmux$8094
    New ctrl vector for $pmux cell $procmux$3139: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$1323: { $procmux$1326_CMP $procmux$1325_CMP $auto$opt_reduce.cc:137:opt_pmux$8096 }
    New ctrl vector for $pmux cell $procmux$2910: { $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL }
    New ctrl vector for $pmux cell $procmux$2558: { $procmux$2720_CMP $procmux$3308_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$2820_CTRL $procmux$3141_CTRL $procmux$3332_CTRL $procmux$3390_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$8089: { $procmux$3437_CMP $procmux$3435_CMP $procmux$3433_CMP $procmux$3431_CMP $procmux$3430_CMP $procmux$3427_CMP $procmux$3392_CMP [28:0] $procmux$3391_CMP $procmux$3390_CMP $procmux$3389_CMP $procmux$3386_CMP $procmux$3358_CMP [30:29] $procmux$3308_CMP $procmux$3307_CMP $procmux$3306_CMP $procmux$3305_CMP $procmux$3304_CMP $procmux$3303_CMP $procmux$3302_CMP $procmux$3301_CMP $procmux$3300_CMP $procmux$3299_CMP $procmux$3298_CMP $procmux$3297_CMP $procmux$3296_CMP $procmux$3295_CMP $procmux$3294_CMP $procmux$3293_CMP $procmux$3292_CMP $procmux$3291_CMP $procmux$3290_CMP $procmux$3289_CMP $procmux$3288_CMP $procmux$3287_CMP $procmux$3286_CMP $procmux$3285_CMP $procmux$3284_CMP $procmux$3283_CMP $procmux$3282_CMP $procmux$3281_CMP $procmux$3280_CMP $procmux$3279_CMP $procmux$3278_CMP $procmux$3277_CMP $procmux$3276_CMP $procmux$3127_CMP $procmux$2720_CMP $procmux$2688_CMP }
  Optimizing cells in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
    New ctrl vector for $pmux cell $procmux$3502: { $procmux$3512_CTRL $procmux$3511_CTRL $procmux$3510_CTRL $procmux$3508_CTRL }
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
    New ctrl vector for $pmux cell $procmux$3618: { $auto$opt_reduce.cc:137:opt_pmux$8100 $auto$opt_reduce.cc:137:opt_pmux$8098 }
    New ctrl vector for $pmux cell $procmux$3710: { $procmux$3769_CMP $auto$opt_reduce.cc:137:opt_pmux$8102 $procmux$3744_CMP }
    New ctrl vector for $pmux cell $procmux$3607: { $procmux$3646_CMP $procmux$3645_CMP $auto$opt_reduce.cc:137:opt_pmux$8104 }
    New ctrl vector for $pmux cell $procmux$3704: $auto$opt_reduce.cc:137:opt_pmux$8106
    New ctrl vector for $pmux cell $procmux$3628: { $auto$opt_reduce.cc:137:opt_pmux$8110 $auto$opt_reduce.cc:137:opt_pmux$8108 }
    New ctrl vector for $pmux cell $procmux$3720: $auto$opt_reduce.cc:137:opt_pmux$8112
    New ctrl vector for $pmux cell $procmux$3623: { $auto$opt_reduce.cc:137:opt_pmux$8116 $auto$opt_reduce.cc:137:opt_pmux$8114 }
    New ctrl vector for $pmux cell $procmux$3561: { $auto$opt_reduce.cc:137:opt_pmux$8118 $procmux$3645_CMP $procmux$3644_CMP }
    New ctrl vector for $pmux cell $procmux$3643: { $auto$opt_reduce.cc:137:opt_pmux$8120 $procmux$3645_CMP $procmux$3644_CMP }
    New ctrl vector for $pmux cell $procmux$3638: { $auto$opt_reduce.cc:137:opt_pmux$8122 $procmux$3645_CMP $procmux$3644_CMP }
    New ctrl vector for $pmux cell $procmux$3633: { $auto$opt_reduce.cc:137:opt_pmux$8126 $auto$opt_reduce.cc:137:opt_pmux$8124 }
  Optimizing cells in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
  Optimizing cells in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
    New ctrl vector for $pmux cell $procmux$4300: { $procmux$4332_CMP $procmux$4331_CMP $auto$opt_reduce.cc:137:opt_pmux$8130 $auto$opt_reduce.cc:137:opt_pmux$8128 $procmux$4327_CMP $procmux$4346_CMP }
    New ctrl vector for $pmux cell $procmux$4752: $procmux$4755_CTRL
    New ctrl vector for $pmux cell $procmux$4291: { $procmux$4331_CMP $procmux$4330_CMP $procmux$4343_CMP $procmux$4327_CMP }
    New ctrl vector for $pmux cell $procmux$5109: { $auto$opt_reduce.cc:137:opt_pmux$8132 $procmux$5126_CMP }
    New ctrl vector for $pmux cell $procmux$5023: { $auto$opt_reduce.cc:137:opt_pmux$8134 $procmux$5123_CMP }
    New ctrl vector for $pmux cell $procmux$5104: $auto$opt_reduce.cc:137:opt_pmux$8136
    New ctrl vector for $pmux cell $procmux$4865: { $auto$opt_reduce.cc:137:opt_pmux$8138 $procmux$4896_CMP }
    New ctrl vector for $pmux cell $procmux$4427: $auto$opt_reduce.cc:137:opt_pmux$8140
    New ctrl vector for $pmux cell $procmux$4810: { $procmux$4813_CMP $procmux$4811_CMP }
    New ctrl vector for $pmux cell $procmux$5006: { $procmux$5042_CMP $procmux$5116_CMP $auto$opt_reduce.cc:137:opt_pmux$8142 $procmux$5126_CMP }
    New ctrl vector for $pmux cell $procmux$4384: $auto$opt_reduce.cc:137:opt_pmux$8144
    New ctrl vector for $pmux cell $procmux$3923: $auto$opt_reduce.cc:137:opt_pmux$8146
    New ctrl vector for $pmux cell $procmux$3905: $auto$opt_reduce.cc:137:opt_pmux$8148
    New ctrl vector for $pmux cell $procmux$4645: { $auto$opt_reduce.cc:137:opt_pmux$8154 $auto$opt_reduce.cc:137:opt_pmux$8152 $auto$opt_reduce.cc:137:opt_pmux$8150 }
    New ctrl vector for $pmux cell $procmux$3878: { $procmux$3894_CMP $procmux$3893_CMP $procmux$3892_CMP $procmux$3891_CMP $procmux$3890_CMP $procmux$3889_CMP $procmux$3888_CMP $procmux$3887_CMP $auto$opt_reduce.cc:137:opt_pmux$8156 }
    New ctrl vector for $pmux cell $procmux$4631: { $procmux$4651_CMP $auto$opt_reduce.cc:137:opt_pmux$8158 }
    New ctrl vector for $pmux cell $procmux$3862: $auto$opt_reduce.cc:137:opt_pmux$8160
    New ctrl vector for $pmux cell $procmux$4326: { $procmux$4333_CMP $procmux$4332_CMP $procmux$4331_CMP $procmux$4330_CMP $auto$opt_reduce.cc:137:opt_pmux$8162 $procmux$4327_CMP }
    New ctrl vector for $pmux cell $procmux$4895: $auto$opt_reduce.cc:137:opt_pmux$8164
    New ctrl vector for $pmux cell $procmux$4313: { $procmux$4331_CMP $auto$opt_reduce.cc:137:opt_pmux$8166 $procmux$4316_CMP $procmux$4343_CMP $procmux$4327_CMP }
    New ctrl vector for $pmux cell $procmux$4581: $auto$opt_reduce.cc:137:opt_pmux$8168
    New ctrl vector for $pmux cell $procmux$4611: $auto$opt_reduce.cc:137:opt_pmux$8170
    New ctrl vector for $pmux cell $procmux$5144: $auto$opt_reduce.cc:137:opt_pmux$8172
    New ctrl vector for $pmux cell $procmux$5031: { $procmux$5116_CMP $procmux$5115_CMP $procmux$5114_CMP $procmux$5113_CMP $auto$opt_reduce.cc:137:opt_pmux$8174 $procmux$5112_CMP $procmux$5111_CMP $procmux$5123_CMP $procmux$5126_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$8169: { $procmux$4652_CMP $procmux$4651_CMP $procmux$4650_CMP $procmux$4649_CMP $procmux$4648_CMP $procmux$4647_CMP $procmux$4646_CMP $procmux$4620_CMP $procmux$4619_CMP }
    New ctrl vector for $pmux cell $procmux$4291: { $procmux$4331_CMP $procmux$4330_CMP $procmux$4343_CMP }
  Optimizing cells in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
    New ctrl vector for $pmux cell $procmux$6264: { $procmux$6267_CMP $procmux$6306_CMP $auto$opt_reduce.cc:137:opt_pmux$8176 }
    New ctrl vector for $pmux cell $procmux$6229: { $procmux$6306_CMP $auto$opt_reduce.cc:137:opt_pmux$8178 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$6287: { $auto$opt_reduce.cc:137:opt_pmux$8180 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$6314: $auto$opt_reduce.cc:137:opt_pmux$8182
    New ctrl vector for $pmux cell $procmux$6348: { $auto$opt_reduce.cc:137:opt_pmux$8184 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$6220: { $procmux$6306_CMP $procmux$6346_CMP $auto$opt_reduce.cc:137:opt_pmux$8186 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$6271: { $auto$opt_reduce.cc:137:opt_pmux$8188 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$5564: { $procmux$5301_Y $procmux$5316_Y $auto$opt_reduce.cc:137:opt_pmux$8190 }
    New ctrl vector for $pmux cell $procmux$6208: { $procmux$6227_CMP $procmux$6243_CMP $procmux$6361_CMP $procmux$6360_CMP $procmux$6267_CMP $procmux$6306_CMP $auto$opt_reduce.cc:137:opt_pmux$8192 $procmux$6349_CMP }
    New ctrl vector for $pmux cell $procmux$6236: $auto$opt_reduce.cc:137:opt_pmux$8194
    New ctrl vector for $pmux cell $procmux$6334: $procmux$6350_CMP
    New ctrl vector for $pmux cell $procmux$6318: $procmux$6349_CMP
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
  Optimizing cells in module \ibex_compressed_decoder.
    New ctrl vector for $pmux cell $procmux$6557: { $auto$opt_reduce.cc:137:opt_pmux$8196 $procmux$6558_CTRL }
    New ctrl vector for $pmux cell $procmux$6665: { $procmux$6679_CMP $auto$opt_reduce.cc:137:opt_pmux$8198 $procmux$6666_CTRL }
    New ctrl vector for $pmux cell $procmux$6640: { $procmux$6676_CMP [1] $procmux$6676_CMP [2] $auto$opt_reduce.cc:137:opt_pmux$8200 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$8199: { $procmux$6679_CMP $procmux$6678_CMP $procmux$6677_CMP $procmux$6676_CMP [4:3] $procmux$6676_CMP [0] }
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
  Optimizing cells in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
  Optimizing cells in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
    New ctrl vector for $pmux cell $procmux$6841: { $or$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_id_stage.v:578$575_Y \branch_in_dec $auto$opt_reduce.cc:137:opt_pmux$8202 }
  Optimizing cells in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
  Optimizing cells in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
    New ctrl vector for $pmux cell $procmux$7395: { $procmux$7397_CMP $auto$opt_reduce.cc:137:opt_pmux$8204 }
    New ctrl vector for $pmux cell $procmux$7385: { $procmux$7389_CMP $auto$opt_reduce.cc:137:opt_pmux$8206 }
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module \prim_clock_gating.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
  Optimizing cells in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Performed a total of 85 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
<suppressed ~30 debug messages>
Finding identical cells in module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
<suppressed ~39 debug messages>
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
<suppressed ~39 debug messages>
Finding identical cells in module `\ibex_compressed_decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.
Finding identical cells in module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.
Finding identical cells in module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `\prim_clock_gating'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core'.
Finding identical cells in module `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Removed a total of 46 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$7665 ($adff) from module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers (D = $procmux$1838_Y, Q = \priv_lvl_q).
Adding EN signal on $procdff$7660 ($adff) from module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers (D = { \csr_wdata_int [2] 1'0 \csr_wdata_int [0] }, Q = \mcountinhibit_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8210 ($adffe) from module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Adding EN signal on $procdff$7670 ($adff) from module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7675 ($adff) from module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7680 ($adff) from module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7685 ($adff) from module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7690 ($adff) from module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7695 ($adff) from module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7700 ($adff) from module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 (D = $procmux$3476_Y [63:32], Q = \counter_q [63:32]).
Adding EN signal on $procdff$7700 ($adff) from module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 (D = $procmux$3476_Y [31:0], Q = \counter_q [31:0]).
Adding EN signal on $procdff$7705 ($adff) from module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter (D = $procmux$3491_Y [63:32], Q = \counter_q [63:32]).
Adding EN signal on $procdff$7705 ($adff) from module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter (D = $procmux$3491_Y [31:0], Q = \counter_q [31:0]).
Adding EN signal on $procdff$7710 ($adff) from module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$7730 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \div_counter_d, Q = \div_counter_q).
Adding EN signal on $procdff$7740 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \md_state_d, Q = \md_state_q).
Adding EN signal on $procdff$7715 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \gen_mult_fast.mult_state_d, Q = \gen_mult_fast.mult_state_q).
Adding EN signal on $procdff$7725 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \op_quotient_d, Q = \op_quotient_q).
Adding EN signal on $procdff$7720 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \op_numerator_d, Q = \op_numerator_q).
Adding EN signal on $procdff$7735 ($adff) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \div_by_zero_d, Q = \div_by_zero_q).
Adding EN signal on $procdff$7755 ($adff) from module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0 (D = $procmux$6271_Y, Q = \debug_mode_q).
Adding EN signal on $procdff$7750 ($adff) from module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0 (D = $procmux$6276_Y, Q = \nmi_mode_q).
Adding EN signal on $procdff$7745 ($adff) from module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0 (D = $procmux$6208_Y, Q = \ctrl_fsm_cs).
Adding EN signal on $procdff$7792 ($dff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:132$728_Y [1:0], Q = \stored_addr_q [1:0]).
Adding EN signal on $procdff$7792 ($dff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:132$729_Y [31:2], Q = \stored_addr_q [31:2]).
Adding EN signal on $procdff$7791 ($dff) from module $paramod\ibex_prefetch_buffer\ResetAll=1'0 (D = $add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:117$727_Y, Q = \fetch_addr_q).
Adding EN signal on $procdff$7817 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = $or$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:347$680_Y, Q = \instr_fetch_err_o).
Adding EN signal on $procdff$7814 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \instr_decompressed, Q = \instr_rdata_alu_id_o).
Adding EN signal on $procdff$7818 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = $and$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:348$686_Y, Q = \instr_fetch_err_plus2_o).
Adding EN signal on $procdff$7815 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \fetch_rdata [15:0], Q = \instr_rdata_c_id_o).
Adding EN signal on $procdff$7813 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \instr_decompressed, Q = \instr_rdata_id_o).
Adding EN signal on $procdff$7816 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \instr_is_compressed, Q = \instr_is_compressed_id_o).
Adding EN signal on $procdff$7820 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \fetch_addr, Q = \pc_id_o).
Adding EN signal on $procdff$7819 ($dff) from module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage (D = \illegal_c_insn, Q = \illegal_c_insn_id_o).
Adding EN signal on $procdff$7850 ($adff) from module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage (D = \id_fsm_d, Q = \id_fsm_q).
Adding EN signal on $procdff$7845 ($adff) from module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage (D = \imd_val_d_ex_i [67:34], Q = \imd_val_q [67:34]).
Adding EN signal on $procdff$7840 ($adff) from module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage (D = \imd_val_d_ex_i [33:0], Q = \imd_val_q [33:0]).
Adding EN signal on $procdff$7890 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = \lsu_type_i, Q = \data_type_q).
Adding EN signal on $procdff$7905 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = \data_rdata_i [31:8], Q = \rdata_q).
Adding EN signal on $procdff$7880 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:178$453_Y, Q = \addr_last_q).
Adding EN signal on $procdff$7900 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = \lsu_we_i, Q = \data_we_q).
Adding EN signal on $procdff$7865 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = $procmux$7345_Y, Q = \pmp_err_q).
Adding EN signal on $procdff$7870 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = $procmux$7340_Y, Q = \lsu_err_q).
Adding EN signal on $procdff$7895 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = \lsu_sign_ext_i, Q = \data_sign_ext_q).
Adding EN signal on $procdff$7860 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = $procmux$7351_Y, Q = \handle_misaligned_q).
Adding EN signal on $procdff$7885 ($adff) from module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000 (D = \adder_result_ex_i [1:0], Q = \rdata_offset_q).
Adding EN signal on $procdff$7910 ($adff) from module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr (D = \wr_data_i, Q = \rdata_q).
Adding EN signal on $procdff$8065 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[1].rf_reg_q).
Adding EN signal on $procdff$7960 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[22].rf_reg_q).
Adding EN signal on $procdff$7985 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[17].rf_reg_q).
Adding EN signal on $procdff$7915 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[31].rf_reg_q).
Adding EN signal on $procdff$8045 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[5].rf_reg_q).
Adding EN signal on $procdff$8060 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[2].rf_reg_q).
Adding EN signal on $procdff$7920 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[30].rf_reg_q).
Adding EN signal on $procdff$7965 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[21].rf_reg_q).
Adding EN signal on $procdff$8025 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[9].rf_reg_q).
Adding EN signal on $procdff$7925 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[29].rf_reg_q).
Adding EN signal on $procdff$8005 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[13].rf_reg_q).
Adding EN signal on $procdff$7930 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[28].rf_reg_q).
Adding EN signal on $procdff$7970 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[20].rf_reg_q).
Adding EN signal on $procdff$8055 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[3].rf_reg_q).
Adding EN signal on $procdff$7935 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[27].rf_reg_q).
Adding EN signal on $procdff$7990 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[16].rf_reg_q).
Adding EN signal on $procdff$8015 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[11].rf_reg_q).
Adding EN signal on $procdff$7940 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[26].rf_reg_q).
Adding EN signal on $procdff$8000 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[14].rf_reg_q).
Adding EN signal on $procdff$7975 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[19].rf_reg_q).
Adding EN signal on $procdff$7945 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[25].rf_reg_q).
Adding EN signal on $procdff$8035 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[7].rf_reg_q).
Adding EN signal on $procdff$8050 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[4].rf_reg_q).
Adding EN signal on $procdff$7950 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[24].rf_reg_q).
Adding EN signal on $procdff$8040 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[6].rf_reg_q).
Adding EN signal on $procdff$7980 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[18].rf_reg_q).
Adding EN signal on $procdff$7955 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[23].rf_reg_q).
Adding EN signal on $procdff$7995 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[15].rf_reg_q).
Adding EN signal on $procdff$8020 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[10].rf_reg_q).
Adding EN signal on $procdff$8010 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[12].rf_reg_q).
Adding EN signal on $procdff$8030 ($adff) from module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff (D = \wdata_a_i, Q = \g_rf_flops[8].rf_reg_q).
Adding EN signal on $procdff$8071 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = \in_err_i, Q = \err_q [2]).
Adding EN signal on $procdff$8072 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = \in_rdata_i, Q = \rdata_q [95:64]).
Adding EN signal on $procdff$8073 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:126$1307_Y, Q = \err_q [1]).
Adding EN signal on $procdff$8074 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:125$1306_Y, Q = \rdata_q [63:32]).
Adding EN signal on $procdff$8075 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:126$1293_Y, Q = \err_q [0]).
Adding EN signal on $procdff$8076 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:125$1292_Y, Q = \rdata_q [31:0]).
Adding EN signal on $procdff$8077 ($dff) from module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:92$1265_Y, Q = \instr_addr_q).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
Finding unused cells or wires in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
Finding unused cells or wires in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
Finding unused cells or wires in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
Finding unused cells or wires in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module \prim_clock_gating..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
Finding unused cells or wires in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
Removed 199 unused cells and 4931 unused wires.
<suppressed ~239 debug messages>

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
<suppressed ~2 debug messages>
Optimizing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
<suppressed ~1 debug messages>
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
<suppressed ~3 debug messages>
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~1 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.

34.9. Rerunning OPT passes. (Maybe there is more to do..)

34.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~278 debug messages>

34.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
  Optimizing cells in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
  Optimizing cells in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
    New ctrl vector for $pmux cell $procmux$4300: { $auto$opt_reduce.cc:137:opt_pmux$8383 $auto$opt_reduce.cc:137:opt_pmux$8130 $auto$opt_reduce.cc:137:opt_pmux$8128 $procmux$3822_CMP $procmux$3798_CMP }
    New ctrl vector for $pmux cell $procmux$5006: { $auto$opt_reduce.cc:137:opt_pmux$8385 $auto$opt_reduce.cc:137:opt_pmux$8142 $procmux$4381_CMP }
    New ctrl vector for $pmux cell $procmux$5017: { $auto$opt_reduce.cc:137:opt_pmux$8387 $procmux$4560_CMP }
    New ctrl vector for $pmux cell $procmux$5070: $auto$opt_reduce.cc:137:opt_pmux$8389
  Optimizing cells in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
  Optimizing cells in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
    New ctrl vector for $pmux cell $procmux$7358: { $eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_load_store_unit.v:381$501_Y $auto$opt_reduce.cc:137:opt_pmux$8391 }
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
    New ctrl vector for $pmux cell $procmux$3607: { $auto$opt_reduce.cc:137:opt_pmux$8393 $auto$opt_reduce.cc:137:opt_pmux$8104 }
  Optimizing cells in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
  Optimizing cells in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
Performed a total of 6 changes.

34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Finding identical cells in module `$paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Finding identical cells in module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
Finding identical cells in module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Removed a total of 12 cells.

34.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$8252 ($adffe) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \equal_to_zero_i, Q = \div_by_zero_q).
Adding EN signal on $auto$ff.cc:266:slice$8251 ($adffe) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = $ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:351$958_Y, Q = \op_numerator_q).
Adding EN signal on $auto$ff.cc:266:slice$8250 ($adffe) from module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 (D = \op_quotient_d, Q = \op_quotient_q).

34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
Finding unused cells or wires in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
Finding unused cells or wires in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
Finding unused cells or wires in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..
Removed 3 unused cells and 15 unused wires.
<suppressed ~12 debug messages>

34.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~1 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.

34.16. Rerunning OPT passes. (Maybe there is more to do..)

34.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ibex_compressed_decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \prim_clock_gating..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

34.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
  Optimizing cells in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
  Optimizing cells in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
  Optimizing cells in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
  Optimizing cells in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
  Optimizing cells in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
  Optimizing cells in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
  Optimizing cells in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
  Optimizing cells in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
  Optimizing cells in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
  Optimizing cells in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
  Optimizing cells in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
  Optimizing cells in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
  Optimizing cells in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
  Optimizing cells in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
  Optimizing cells in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
  Optimizing cells in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
  Optimizing cells in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
  Optimizing cells in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
  Optimizing cells in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
  Optimizing cells in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
  Optimizing cells in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
  Optimizing cells in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
  Optimizing cells in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
  Optimizing cells in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
  Optimizing cells in module \ibex_compressed_decoder.
  Optimizing cells in module \ibex_top.
  Optimizing cells in module \prim_clock_gating.
Performed a total of 0 changes.

34.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Finding identical cells in module `$paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core'.
Finding identical cells in module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Finding identical cells in module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Finding identical cells in module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Finding identical cells in module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Finding identical cells in module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Finding identical cells in module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Finding identical cells in module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Finding identical cells in module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Finding identical cells in module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Finding identical cells in module `$paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff'.
Finding identical cells in module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Finding identical cells in module `$paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers'.
Finding identical cells in module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.
Finding identical cells in module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Finding identical cells in module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Finding identical cells in module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
Finding identical cells in module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Finding identical cells in module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Finding identical cells in module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Finding identical cells in module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.
Finding identical cells in module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Finding identical cells in module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.
Finding identical cells in module `\ibex_compressed_decoder'.
Finding identical cells in module `\ibex_top'.
Finding identical cells in module `\prim_clock_gating'.
Removed a total of 0 cells.

34.20. Executing OPT_DFF pass (perform DFF optimizations).

34.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block..
Finding unused cells or wires in module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core..
Finding unused cells or wires in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr..
Finding unused cells or wires in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr..
Finding unused cells or wires in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr..
Finding unused cells or wires in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr..
Finding unused cells or wires in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage..
Finding unused cells or wires in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder..
Finding unused cells or wires in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr..
Finding unused cells or wires in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr..
Finding unused cells or wires in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr..
Finding unused cells or wires in module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff..
Finding unused cells or wires in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter..
Finding unused cells or wires in module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers..
Finding unused cells or wires in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage..
Finding unused cells or wires in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr..
Finding unused cells or wires in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000..
Finding unused cells or wires in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0..
Finding unused cells or wires in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000..
Finding unused cells or wires in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0..
Finding unused cells or wires in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010..
Finding unused cells or wires in module $paramod\ibex_prefetch_buffer\ResetAll=1'0..
Finding unused cells or wires in module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000..
Finding unused cells or wires in module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \ibex_compressed_decoder..
Finding unused cells or wires in module \ibex_top..
Finding unused cells or wires in module \prim_clock_gating..

34.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module ibex_compressed_decoder.
Optimizing module ibex_top.
Optimizing module prim_clock_gating.

34.23. Finished OPT passes. (There is nothing left to do.)

35. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Deleting now unused module $paramod$1ff292015469d91cf6337d05e7951c00cf8e370e\ibex_core.
Deleting now unused module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Deleting now unused module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Deleting now unused module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Deleting now unused module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Deleting now unused module $paramod$a9bef41b3b641c45d77bc238893e68a57373d786\ibex_register_file_ff.
Deleting now unused module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Deleting now unused module $paramod$ceed16251a5777a7a85982c2f38980629a87755b\ibex_cs_registers.
Deleting now unused module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Deleting now unused module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Deleting now unused module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Deleting now unused module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Deleting now unused module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Deleting now unused module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module prim_clock_gating.
<suppressed ~36 debug messages>

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~37 debug messages>

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7288.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7288.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7298.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7298.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7374.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7374.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7381.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$7381.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.$ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_if_stage.v:253$672.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6334.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6334.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6305.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6305.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6298.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6298.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6081.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6081.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6071.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6071.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5122.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5122.
    dead port 1/3 on $pmux $flatten\u_ibex_core.\id_stage_i.$procmux$6863.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$6929.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$6929.
    dead port 1/3 on $pmux $flatten\u_ibex_core.\id_stage_i.$procmux$6984.
    dead port 2/3 on $pmux $flatten\u_ibex_core.\id_stage_i.$procmux$6984.
    dead port 3/3 on $pmux $flatten\u_ibex_core.\id_stage_i.$procmux$6984.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7014.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7014.
    dead port 1/3 on $pmux $flatten\u_ibex_core.\cs_registers_i.$procmux$1753.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:598$1179.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:598$1179.
Removed 32 multiplexer ports.
<suppressed ~256 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New input vector for $reduce_or cell $flatten\u_ibex_core.\id_stage_i.$auto$opt_reduce.cc:131:opt_pmux$8201: { \u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o \u_ibex_core.id_stage_i.decoder_i.data_req_o }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.$procmux$6942: $auto$opt_reduce.cc:137:opt_pmux$8442
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3638: $auto$opt_reduce.cc:137:opt_pmux$8444
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$8443: { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sva_mul_fsm_idle $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3564_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3563_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3562_CMP }
  Optimizing cells in module \ibex_top.
Performed a total of 4 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

36.6. Executing OPT_DFF pass (perform DFF optimizations).

36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 34 unused cells and 99 unused wires.
<suppressed ~44 debug messages>

36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~4 debug messages>

36.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$7875 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.ls_fsm_ns, Q = \u_ibex_core.load_store_unit_i.ls_fsm_cs).
Adding SRST signal on $flatten\u_ibex_core.\if_stage_i.$auto$ff.cc:266:slice$8293 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$auto$ff.cc:266:slice$8301 ($adffe) from module ibex_top (D = \u_ibex_core.ex_block_i.imd_val_d_o [31:0], Q = \u_ibex_core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$auto$ff.cc:266:slice$8300 ($adffe) from module ibex_top (D = \u_ibex_core.ex_block_i.imd_val_d_o [67:34], Q = \u_ibex_core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$auto$ff.cc:266:slice$8343 ($adffe) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int [21], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$auto$ff.cc:266:slice$8214 ($adffe) from module ibex_top (D = { 16'0100000000000000 \u_ibex_core.cs_registers_i.csr_wdata_int [15] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [13:12] 6'000000 \u_ibex_core.cs_registers_i.csr_wdata_int [2] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$auto$ff.cc:266:slice$8246 ($adffe) from module ibex_top (D = 6'000000, Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [5:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8482 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$8478 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $flatten\u_ibex_core.\if_stage_i.$auto$ff.cc:266:slice$8297 ($dffe) from module ibex_top.

36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 3 unused cells and 60 unused wires.
<suppressed ~60 debug messages>

36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~13 debug messages>

36.16. Rerunning OPT passes. (Maybe there is more to do..)

36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2482: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2596: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$1888_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2683: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2593_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2718_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$1868_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2240_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2817: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2718_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2910: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$1888_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3001: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3092: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $auto$opt_reduce.cc:137:opt_pmux$8489 $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3139: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$1888_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3272: { $flatten\u_ibex_core.\cs_registers_i.$procmux$2515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$1888_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2398_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2379_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2313_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2361_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2344_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2328_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2547_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2261_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2250_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2485_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2204_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2196_CTRL }
  Optimizing cells in module \ibex_top.
Performed a total of 9 changes.

36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

36.20. Executing OPT_DFF pass (perform DFF optimizations).

36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.23. Rerunning OPT passes. (Maybe there is more to do..)

36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.27. Executing OPT_DFF pass (perform DFF optimizations).

36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.30. Finished OPT passes. (There is nothing left to do.)

37. Executing FSM pass (extract and optimize FSM).

37.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_top.core_busy_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q as FSM state register:
    Users of register don't seem to benefit from recoding.

37.2. Executing FSM_EXTRACT pass (extracting FSM from design).

37.3. Executing FSM_OPT pass (simple optimizations of FSMs).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

37.5. Executing FSM_OPT pass (simple optimizations of FSMs).

37.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

37.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

37.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

38.6. Executing OPT_DFF pass (perform DFF optimizations).

38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

38.9. Finished OPT passes. (There is nothing left to do.)

39. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_top:
  creating $macc model for $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:181$253 ($sub).
  creating $macc model for $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:182$257 ($sub).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1170 ($neg).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1056 ($add).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1050 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:97$994 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:170$1009 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$975 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$974 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:322$948 ($sub).
  creating $macc model for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:515$862 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:117$727 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:91$1264 ($add).
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$974 into $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$975.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:117$727.
  creating $alu model for $macc $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:515$862.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:322$948.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:91$1264.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:170$1009.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:97$994.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1050.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1056.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1170.
  creating $alu model for $macc $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:182$257.
  creating $alu model for $macc $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:181$253.
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$975: $auto$alumacc.cc:365:replace_macc$8490
  creating $alu model for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:285$1091 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:368$963 ($eq): merged with $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:322$948.
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:285$1091: $auto$alumacc.cc:495:replace_alu$8492
  creating $alu cell for $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:181$253: $auto$alumacc.cc:495:replace_alu$8503
  creating $alu cell for $flatten\gen_regfile_ff.register_file_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_register_file_ff.v:182$257: $auto$alumacc.cc:495:replace_alu$8506
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_cs_registers.v:0$1170: $auto$alumacc.cc:495:replace_alu$8509
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1056: $auto$alumacc.cc:495:replace_alu$8512
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_counter.v:27$1050: $auto$alumacc.cc:495:replace_alu$8515
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:97$994: $auto$alumacc.cc:495:replace_alu$8518
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:170$1009: $auto$alumacc.cc:495:replace_alu$8521
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_fetch_fifo.v:91$1264: $auto$alumacc.cc:495:replace_alu$8524
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:322$948, $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:368$963: $auto$alumacc.cc:495:replace_alu$8527
  creating $alu cell for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_controller.v:515$862: $auto$alumacc.cc:495:replace_alu$8532
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_prefetch_buffer.v:117$727: $auto$alumacc.cc:495:replace_alu$8535
  created 12 $alu and 1 $macc cells.

40. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module ibex_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:282:emit$1318 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.if_stage_i.illegal_c_insn_id_o $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4784_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$3970_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$3820_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:278$897_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:306$937 ($shl):
    Found 2 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.alu_i.multdiv_sel_i \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3713_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$3662_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:336$950_Y \u_ibex_core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$974 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$974
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_alu.v:212$1022 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\u_ibex_core.\id_stage_i.$procmux$7020_CMP \u_ibex_core.ex_block_i.alu_i.multdiv_sel_i $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$3510_CTRL }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:282:emit$1314 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal \u_ibex_core.ex_block_i.alu_i.operator_i [6].
    No candidates found.
Removing 1 cells in module ibex_top:
  Removing cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_multdiv_fast.v:222$974 ($mul).

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

41.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

41.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.6. Executing OPT_DFF pass (perform DFF optimizations).

41.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

41.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.9. Rerunning OPT passes. (Maybe there is more to do..)

41.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

41.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

41.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.13. Executing OPT_DFF pass (perform DFF optimizations).

41.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

41.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.16. Finished OPT passes. (There is nothing left to do.)

42. Executing MEMORY pass.

42.1. Executing OPT_MEM pass (optimize memories).
ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:155:do_switch$1317: removing const-1 lane 0
Performed a total of 1 transformations.

42.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

42.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

42.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

42.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:155:do_switch$1313'[0] in module `\ibex_top': no output FF found.
Checking read port address `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:155:do_switch$1313'[0] in module `\ibex_top': no address FF found.

42.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

42.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

42.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.10. Executing MEMORY_COLLECT pass (generating $mem cells).

42.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:155:do_switch$1313 in module \ibex_top:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~44 debug messages>

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4810: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_17_05_2025_15_35_56/generated/ibex_decoder.v:651$914_Y
  Optimizing cells in module \ibex_top.
Performed a total of 1 changes.

43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

43.6. Executing OPT_DFF pass (perform DFF optimizations).

43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 1 unused cells and 112 unused wires.
<suppressed ~2 debug messages>

43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.9. Rerunning OPT passes. (Maybe there is more to do..)

43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~254 debug messages>

43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

43.13. Executing OPT_DFF pass (perform DFF optimizations).

43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.16. Finished OPT passes. (There is nothing left to do.)

44. Executing TECHMAP pass (map to technology primitives).

44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

44.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using template $paramod$54ee0403fd942f13ef22436b0e684794ed206021\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$0c2bf691ece84c33ce8aac923b5298dff56a3fd4\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$b76f0c7d813c9b9e201e1c450cfd00106058a636\_90_pmux for cells of type $pmux.
Using template $paramod$556548cb7038fa09465db9fdc5b10cb4e4ea85e6\_90_pmux for cells of type $pmux.
Using template $paramod$d66c0c83f9528c9adf60e2a80608da39a3d0cbbb\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$2a856e3f506406473a6cb16b983405919bbf7851\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:2ee7252031865a767c2f3a9b2a6cbd774e328b6e$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$88c684be3b0c454edf76bb30cb93069ee379ec5b\_90_alu for cells of type $alu.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$4fe6558ca5dbce8e35661465c5ec60854ca25402\_90_pmux for cells of type $pmux.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$constmap:bddaa592d3c0e7b19c471295509c5ea07ceaeab5$paramod$b93e967ff138f48547837c9d6d925e07a8a38930\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$29b56fed7bdb16c8b09b02aa2858037931055703\_90_pmux for cells of type $pmux.
Using template $paramod$90e9ec4f508418845af5c4d801e63b71009bf1f7\_90_pmux for cells of type $pmux.
Using template $paramod$226dd52ea1a1be1c10c140df1fdc4b546546c582\_90_pmux for cells of type $pmux.
Using template $paramod$792183712be4c06f4b8ef712f738d79cb19ab5e9\_90_pmux for cells of type $pmux.
Using template $paramod$0f5121dce9d4cadad2e468861febb083ffbb78f6\_90_pmux for cells of type $pmux.
Using template $paramod$d162af9a2f82170f8be27a74495b44a72135239f\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$f95344d83aac1a16d19afc403815045cd544d767\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc_v2.
  add { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_a \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_b \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_90_alu for cells of type $alu.
Using template $paramod$constmap:4b059bacb536c9a389a01772cd479391d395b6c3$paramod$320aa077a7b7c3e2ebcbf2ed330b2bc798d6703e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$4ae22b1db23d97c3d763681ab404de46a1b83910\_90_pmux for cells of type $pmux.
Using template $paramod$6ddbcbf6a7078b8fb095edf35f4797a7479a675d\_90_pmux for cells of type $pmux.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using template $paramod$e2c4217a160d14a8040876e2686fbcd8b22a88d4\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$constmap:32cdcd18d0bda0807041eaefb7ec8844e45c921b$paramod$007b736afc7270440e01e45e8554adb5050d2b31\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100011 for cells of type $fa.
Using template $paramod$46bb7404051772a584cf91a8bfdc4832ffc1d8ba\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100011 for cells of type $lcu.
No more expansions possible.
<suppressed ~8885 debug messages>

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~46394 debug messages>

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~17625 debug messages>
Removed a total of 5875 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$14069 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.cs_registers_i.dcsr_d [8], Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8]).
Adding EN signal on $auto$ff.cc:266:slice$14067 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.cs_registers_i.dcsr_d [6], Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [6]).
Adding EN signal on $auto$ff.cc:266:slice$14068 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.cs_registers_i.dcsr_d [7], Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [7]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$24767 ($_DFFE_PN0P_) from module ibex_top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$24760 ($_DFFE_PN1P_) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$23192 ($_DFFE_PP_) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$14440 ($_DFFE_PN0P_) from module ibex_top.

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 30232 unused cells and 9719 unused wires.
<suppressed ~30236 debug messages>

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~29 debug messages>

45.9. Rerunning OPT passes. (Maybe there is more to do..)

45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

45.13. Executing OPT_DFF pass (perform DFF optimizations).

45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

45.16. Rerunning OPT passes. (Maybe there is more to do..)

45.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

45.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

45.20. Executing OPT_DFF pass (perform DFF optimizations).

45.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

45.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

45.23. Finished OPT passes. (There is nothing left to do.)

46. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

46.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~8 debug messages>
Mapping DFF cells in module `\ibex_top':
  mapped 1655 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 6 $_DFF_PN1_ cells to \DFFS_X1 cells.
  mapped 273 $_DFF_P_ cells to \DFF_X1 cells.

47. Executing ABC pass (technology mapping using ABC).

47.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Replacing 3114 occurrences of constant undef bits with constant zero bits
Extracted 20630 gates and 22859 wires to a netlist network with 2226 inputs and 2037 outputs.

47.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/merged.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_1024x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_2048x39" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x34" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x95" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_256x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_32x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_512x64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x15" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x21" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x7" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "fakeram45_64x96" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "nangate45_merged" from "/mnt/c/Users/ngyen/Documents/Projects/rtl_projects/yosys/examples/test_sog/merged.lib" has 88 cells (47 skipped: 21 seq; 6 tri-state; 20 no func; 7 dont_use).  Time =     0.06 sec
ABC: Memory =   11.42 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

47.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      356
ABC RESULTS:           AND3_X1 cells:      155
ABC RESULTS:           AND4_X1 cells:       17
ABC RESULTS:         AOI211_X2 cells:       19
ABC RESULTS:          AOI21_X1 cells:     1411
ABC RESULTS:         AOI221_X1 cells:      323
ABC RESULTS:         AOI222_X1 cells:      115
ABC RESULTS:          AOI22_X1 cells:      542
ABC RESULTS:            INV_X1 cells:      777
ABC RESULTS:           MUX2_X1 cells:     2537
ABC RESULTS:          NAND2_X1 cells:     1101
ABC RESULTS:          NAND3_X1 cells:      245
ABC RESULTS:          NAND4_X1 cells:       82
ABC RESULTS:           NOR2_X1 cells:     1319
ABC RESULTS:           NOR3_X1 cells:      418
ABC RESULTS:           NOR4_X1 cells:      104
ABC RESULTS:         OAI211_X2 cells:       23
ABC RESULTS:          OAI21_X1 cells:     1273
ABC RESULTS:         OAI221_X1 cells:      210
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:      190
ABC RESULTS:          OAI33_X1 cells:       62
ABC RESULTS:            OR2_X1 cells:      245
ABC RESULTS:            OR3_X1 cells:      115
ABC RESULTS:            OR4_X1 cells:       16
ABC RESULTS:          XNOR2_X1 cells:      522
ABC RESULTS:           XOR2_X1 cells:      352
ABC RESULTS:        internal signals:    18596
ABC RESULTS:           input signals:     2226
ABC RESULTS:          output signals:     2037
Removing temp directory.
Removed 0 unused cells and 8297 unused wires.

48. Executing Verilog backend.

48.1. Executing BMUXMAP pass.

48.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: dc1e98b1f0, CPU: user 7.32s system 0.05s, MEM: 196.23 MB peak
Yosys 0.52+137 (git sha1 aa30589c1, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 44% 1x abc (5 sec), 15% 48x opt_expr (1 sec), ...
