{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552558053902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552558053915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 11:07:33 2019 " "Processing started: Thu Mar 14 11:07:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552558053915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558053915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off binary_BCD_4_bits_board -c binary_BCD_4_bits_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off binary_BCD_4_bits_board -c binary_BCD_4_bits_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558053915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552558055898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552558055899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acerek/desktop/sw/ps3/zad3/circuit_a/circuit_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/acerek/desktop/sw/ps3/zad3/circuit_a/circuit_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_a " "Found entity 1: circuit_a" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552558081446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acerek/desktop/sw/ps3/zad3/moje4/mux_2_1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/acerek/desktop/sw/ps3/zad3/moje4/mux_2_1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1_bit " "Found entity 1: mux_2_1_1_bit" {  } { { "../moje4/mux_2_1_1_bit.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/moje4/mux_2_1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552558081480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acerek/desktop/sw/ps3/zad3/binary_bcd_4_bits/binary_bcd_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/acerek/desktop/sw/ps3/zad3/binary_bcd_4_bits/binary_bcd_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_BCD_4_bits " "Found entity 1: binary_BCD_4_bits" {  } { { "../binary_BCD_4_bits/binary_BCD_4_bits.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits/binary_BCD_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552558081495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd_4_bits_board.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_bcd_4_bits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_BCD_4_bits_board " "Found entity 1: binary_BCD_4_bits_board" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552558081511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binary_BCD_4_bits_board " "Elaborating entity \"binary_BCD_4_bits_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552558081637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_BCD_4_bits binary_BCD_4_bits:ex1 " "Elaborating entity \"binary_BCD_4_bits\" for hierarchy \"binary_BCD_4_bits:ex1\"" {  } { { "binary_BCD_4_bits_board.v" "ex1" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552558081665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_a circuit_a:e1 " "Elaborating entity \"circuit_a\" for hierarchy \"circuit_a:e1\"" {  } { { "binary_BCD_4_bits_board.v" "e1" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552558081729 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m circuit_a.v(7) " "Verilog HDL Always Construct warning at circuit_a.v(7): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552558081732 "|binary_BCD_4_bits_board|circuit_a:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] circuit_a.v(7) " "Inferred latch for \"m\[0\]\" at circuit_a.v(7)" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081732 "|binary_BCD_4_bits_board|circuit_a:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] circuit_a.v(7) " "Inferred latch for \"m\[1\]\" at circuit_a.v(7)" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081732 "|binary_BCD_4_bits_board|circuit_a:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] circuit_a.v(7) " "Inferred latch for \"m\[2\]\" at circuit_a.v(7)" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081732 "|binary_BCD_4_bits_board|circuit_a:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] circuit_a.v(7) " "Inferred latch for \"m\[3\]\" at circuit_a.v(7)" {  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558081732 "|binary_BCD_4_bits_board|circuit_a:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_1_bit mux_2_1_1_bit:ex2 " "Elaborating entity \"mux_2_1_1_bit\" for hierarchy \"mux_2_1_1_bit:ex2\"" {  } { { "binary_BCD_4_bits_board.v" "ex2" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552558081739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "circuit_a:e1\|m\[1\] " "Latch circuit_a:e1\|m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552558082909 ""}  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552558082909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "circuit_a:e1\|m\[2\] " "Latch circuit_a:e1\|m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552558082909 ""}  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552558082909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "circuit_a:e1\|m\[3\] " "Latch circuit_a:e1\|m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552558082909 ""}  } { { "../circuit_a/circuit_a.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/circuit_a/circuit_a.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552558082909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552558082924 "|binary_BCD_4_bits_board|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552558082924 "|binary_BCD_4_bits_board|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "binary_BCD_4_bits_board.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad3/binary_BCD_4_bits_board/binary_BCD_4_bits_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552558082924 "|binary_BCD_4_bits_board|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552558082924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552558083138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552558084027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552558084027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552558085320 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552558085320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552558085320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552558085320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552558085367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 11:08:05 2019 " "Processing ended: Thu Mar 14 11:08:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552558085367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552558085367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552558085367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552558085367 ""}
