{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609656365654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609656365655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  3 15:46:05 2021 " "Processing started: Sun Jan  3 15:46:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609656365655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656365655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu15 -c cpu15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu15 -c cpu15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656365655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609656365873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609656365874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/reg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/reg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_wb " "Found entity 1: reg_wb" {  } { { "verilog/reg_wb.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/reg_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/reg_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/reg_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dc " "Found entity 1: reg_dc" {  } { { "verilog/reg_dc.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/reg_dc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "verilog/ram_wb.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/ram_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dc " "Found entity 1: ram_dc" {  } { { "verilog/ram_dc.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/ram_dc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "verilog/fetch.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/exec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "verilog/exec.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/exec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "verilog/decode.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cpu15.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cpu15.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu15 " "Found entity 1: cpu15" {  } { { "verilog/cpu15.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "verilog/clock_gen.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/clock_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu15 " "Elaborating entity \"cpu15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609656372292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:C1 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:C1\"" {  } { { "verilog/cpu15.v" "C1" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:C2 " "Elaborating entity \"fetch\" for hierarchy \"fetch:C2\"" {  } { { "verilog/cpu15.v" "C2" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:C3 " "Elaborating entity \"decode\" for hierarchy \"decode:C3\"" {  } { { "verilog/cpu15.v" "C3" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dc reg_dc:C4 " "Elaborating entity \"reg_dc\" for hierarchy \"reg_dc:C4\"" {  } { { "verilog/cpu15.v" "C4" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dc ram_dc:C6 " "Elaborating entity \"ram_dc\" for hierarchy \"ram_dc:C6\"" {  } { { "verilog/cpu15.v" "C6" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec exec:C7 " "Elaborating entity \"exec\" for hierarchy \"exec:C7\"" {  } { { "verilog/cpu15.v" "C7" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_wb reg_wb:C8 " "Elaborating entity \"reg_wb\" for hierarchy \"reg_wb:C8\"" {  } { { "verilog/cpu15.v" "C8" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:C9 " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:C9\"" {  } { { "verilog/cpu15.v" "C9" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372314 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fetch:C2\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fetch:C2\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cpu15.cpu150.rtl.mif " "Parameter INIT_FILE set to cpu15.cpu150.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609656372772 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609656372772 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609656372772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:C2\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fetch:C2\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656372821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:C2\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fetch:C2\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu15.cpu150.rtl.mif " "Parameter \"INIT_FILE\" = \"cpu15.cpu150.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609656372821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609656372821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h751.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h751.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h751 " "Found entity 1: altsyncram_h751" {  } { { "db/altsyncram_h751.tdf" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/db/altsyncram_h751.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609656372854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656372854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609656373230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609656373538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609656373648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609656373648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "639 " "Implemented 639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609656373715 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609656373715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609656373715 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609656373715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609656373715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609656373722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  3 15:46:13 2021 " "Processing ended: Sun Jan  3 15:46:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609656373722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609656373722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609656373722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609656373722 ""}
