<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="31" Lut="60" T_Register="3505(31)" T_Alu="764(0)" T_Lut="7518(60)" T_Bsram="21(0)">
    <SubModule name="cpu_1" Register="542" Alu="64" Lut="1709" T_Register="1534(542)" T_Alu="188(64)" T_Lut="3022(1709)">
        <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
        <SubModule name="SignExtendSelector" Lut="45" T_Lut="45(45)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
        <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
        <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
        <SubModule name="mem_write_selector" Lut="86" T_Lut="86(86)"/>
    </SubModule>
    <SubModule name="bu" Lut="375" T_Lut="375(375)"/>
    <SubModule name="mem" Register="79" Lut="141" Bsram="8" T_Register="79(79)" T_Lut="141(141)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="6" T_Register="1(1)" T_Lut="6(6)"/>
    <SubModule name="flashController" Register="91" Lut="281" T_Register="218(91)" T_Lut="487(281)">
        <SubModule name="navigator" Register="127" Lut="206" T_Register="127(127)" T_Lut="206(206)"/>
    </SubModule>
    <SubModule name="programMemory_inst" Lut="15" T_Lut="15(15)" T_Bsram="8(0)">
        <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_3" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="ramData_inst" Register="122" Lut="82" T_Register="788(122)" T_Alu="62(0)" T_Lut="1107(82)" T_Bsram="2(0)">
        <SubModule name="generate_memory_clk"/>
        <SubModule name="psrams_Interface" Register="666" Alu="62" Lut="1025" Bsram="2" T_Register="666(666)" T_Alu="62(62)" T_Lut="1025(1025)" T_Bsram="2(2)"/>
    </SubModule>
    <SubModule name="slower_clock"/>
    <SubModule name="ppu_inst" Register="651" Alu="452" Lut="270" T_Register="651(651)" T_Alu="452(452)" T_Lut="270(270)" T_Bsram="3(0)">
        <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="sprite_buffer" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="D1" Register="28" Lut="1831" T_Register="28(28)" T_Lut="1831(1831)"/>
    <SubModule name="uart_controller" Register="10" Lut="28" T_Register="89(10)" T_Lut="165(28)">
        <SubModule name="uart_inst" Register="79" Lut="137" T_Register="79(79)" T_Lut="137(137)"/>
    </SubModule>
    <SubModule name="counter1mhz" Register="43" Alu="31" Lut="20" T_Register="43(43)" T_Alu="31(31)" T_Lut="20(20)"/>
    <SubModule name="counter27mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
