<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1109' type='TargetInstrInfo::RegSubRegPair llvm::getRegSequenceSubReg(llvm::MachineInstr &amp; MI, unsigned int SubReg)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1108'>/// \brief Return the SubReg component from REG_SEQUENCE</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7162' ll='7171' type='TargetInstrInfo::RegSubRegPair llvm::getRegSequenceSubReg(llvm::MachineInstr &amp; MI, unsigned int SubReg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7182' u='c' c='_ZL15followSubRegDefRN4llvm12MachineInstrERNS_15TargetInstrInfo13RegSubRegPairE'/>
