// Seed: 134269701
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2
    , id_8,
    output tri1 id_3
    , id_9,
    input supply1 id_4,
    output supply0 id_5,
    input wire id_6
);
  id_10(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8
);
  uwire id_10 = id_4;
  nor (id_1, id_10, id_0, id_8, id_7, id_4);
  module_0(
      id_10, id_10, id_4, id_1, id_4, id_5, id_6
  );
endmodule
