

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun Mar  4 20:12:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_axi_stream_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      2.25|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  151|  151|  151|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    409|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    390|
|Register         |        -|      -|     288|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     288|    799|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_122_p2              |     +    |      0|  0|  15|           6|           1|
    |val_assign_fu_162_p2       |     +    |      0|  0|  39|          32|           3|
    |A_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_dest_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_dest_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_id_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |A_id_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |A_keep_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_keep_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_last_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_last_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_strb_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_strb_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_user_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_user_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_dest_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_dest_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_id_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |B_id_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |B_keep_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_keep_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_strb_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_strb_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |A_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |B_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_116_p2         |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state2            |    or    |      0|  0|   8|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 409|         101|          52|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n        |   9|          2|    1|          2|
    |A_data_V_0_data_out  |   9|          2|   32|         64|
    |A_data_V_0_state     |  15|          3|    2|          6|
    |A_dest_V_0_data_out  |   9|          2|    6|         12|
    |A_dest_V_0_state     |  15|          3|    2|          6|
    |A_id_V_0_data_out    |   9|          2|    5|         10|
    |A_id_V_0_state       |  15|          3|    2|          6|
    |A_keep_V_0_data_out  |   9|          2|    4|          8|
    |A_keep_V_0_state     |  15|          3|    2|          6|
    |A_last_V_0_data_out  |   9|          2|    1|          2|
    |A_last_V_0_state     |  15|          3|    2|          6|
    |A_strb_V_0_data_out  |   9|          2|    4|          8|
    |A_strb_V_0_state     |  15|          3|    2|          6|
    |A_user_V_0_data_out  |   9|          2|    2|          4|
    |A_user_V_0_state     |  15|          3|    2|          6|
    |B_TDATA_blk_n        |   9|          2|    1|          2|
    |B_data_V_1_data_out  |   9|          2|   32|         64|
    |B_data_V_1_state     |  15|          3|    2|          6|
    |B_dest_V_1_data_out  |   9|          2|    6|         12|
    |B_dest_V_1_state     |  15|          3|    2|          6|
    |B_id_V_1_data_out    |   9|          2|    5|         10|
    |B_id_V_1_state       |  15|          3|    2|          6|
    |B_keep_V_1_data_out  |   9|          2|    4|          8|
    |B_keep_V_1_state     |  15|          3|    2|          6|
    |B_last_V_1_data_out  |   9|          2|    1|          2|
    |B_last_V_1_state     |  15|          3|    2|          6|
    |B_strb_V_1_data_out  |   9|          2|    4|          8|
    |B_strb_V_1_state     |  15|          3|    2|          6|
    |B_user_V_1_data_out  |   9|          2|    2|          4|
    |B_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm            |  27|          5|    1|          5|
    |i_reg_105            |   9|          2|    6|         12|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 390|         81|  145|        321|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_data_V_0_payload_A  |  32|   0|   32|          0|
    |A_data_V_0_payload_B  |  32|   0|   32|          0|
    |A_data_V_0_sel_rd     |   1|   0|    1|          0|
    |A_data_V_0_sel_wr     |   1|   0|    1|          0|
    |A_data_V_0_state      |   2|   0|    2|          0|
    |A_dest_V_0_payload_A  |   6|   0|    6|          0|
    |A_dest_V_0_payload_B  |   6|   0|    6|          0|
    |A_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |A_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |A_dest_V_0_state      |   2|   0|    2|          0|
    |A_id_V_0_payload_A    |   5|   0|    5|          0|
    |A_id_V_0_payload_B    |   5|   0|    5|          0|
    |A_id_V_0_sel_rd       |   1|   0|    1|          0|
    |A_id_V_0_sel_wr       |   1|   0|    1|          0|
    |A_id_V_0_state        |   2|   0|    2|          0|
    |A_keep_V_0_payload_A  |   4|   0|    4|          0|
    |A_keep_V_0_payload_B  |   4|   0|    4|          0|
    |A_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |A_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |A_keep_V_0_state      |   2|   0|    2|          0|
    |A_last_V_0_payload_A  |   1|   0|    1|          0|
    |A_last_V_0_payload_B  |   1|   0|    1|          0|
    |A_last_V_0_sel_rd     |   1|   0|    1|          0|
    |A_last_V_0_sel_wr     |   1|   0|    1|          0|
    |A_last_V_0_state      |   2|   0|    2|          0|
    |A_strb_V_0_payload_A  |   4|   0|    4|          0|
    |A_strb_V_0_payload_B  |   4|   0|    4|          0|
    |A_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |A_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |A_strb_V_0_state      |   2|   0|    2|          0|
    |A_user_V_0_payload_A  |   2|   0|    2|          0|
    |A_user_V_0_payload_B  |   2|   0|    2|          0|
    |A_user_V_0_sel_rd     |   1|   0|    1|          0|
    |A_user_V_0_sel_wr     |   1|   0|    1|          0|
    |A_user_V_0_state      |   2|   0|    2|          0|
    |B_data_V_1_payload_A  |  32|   0|   32|          0|
    |B_data_V_1_payload_B  |  32|   0|   32|          0|
    |B_data_V_1_sel_rd     |   1|   0|    1|          0|
    |B_data_V_1_sel_wr     |   1|   0|    1|          0|
    |B_data_V_1_state      |   2|   0|    2|          0|
    |B_dest_V_1_payload_A  |   6|   0|    6|          0|
    |B_dest_V_1_payload_B  |   6|   0|    6|          0|
    |B_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |B_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |B_dest_V_1_state      |   2|   0|    2|          0|
    |B_id_V_1_payload_A    |   5|   0|    5|          0|
    |B_id_V_1_payload_B    |   5|   0|    5|          0|
    |B_id_V_1_sel_rd       |   1|   0|    1|          0|
    |B_id_V_1_sel_wr       |   1|   0|    1|          0|
    |B_id_V_1_state        |   2|   0|    2|          0|
    |B_keep_V_1_payload_A  |   4|   0|    4|          0|
    |B_keep_V_1_payload_B  |   4|   0|    4|          0|
    |B_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |B_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |B_keep_V_1_state      |   2|   0|    2|          0|
    |B_last_V_1_payload_A  |   1|   0|    1|          0|
    |B_last_V_1_payload_B  |   1|   0|    1|          0|
    |B_last_V_1_sel_rd     |   1|   0|    1|          0|
    |B_last_V_1_sel_wr     |   1|   0|    1|          0|
    |B_last_V_1_state      |   2|   0|    2|          0|
    |B_strb_V_1_payload_A  |   4|   0|    4|          0|
    |B_strb_V_1_payload_B  |   4|   0|    4|          0|
    |B_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |B_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |B_strb_V_1_state      |   2|   0|    2|          0|
    |B_user_V_1_payload_A  |   2|   0|    2|          0|
    |B_user_V_1_payload_B  |   2|   0|    2|          0|
    |B_user_V_1_sel_rd     |   1|   0|    1|          0|
    |B_user_V_1_sel_wr     |   1|   0|    1|          0|
    |B_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |i_1_reg_172           |   6|   0|    6|          0|
    |i_reg_105             |   6|   0|    6|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 288|   0|  288|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    example   | return value |
|A_TDATA   |  in |   32|    axis    |   A_data_V   |    pointer   |
|A_TVALID  |  in |    1|    axis    |   A_dest_V   |    pointer   |
|A_TREADY  | out |    1|    axis    |   A_dest_V   |    pointer   |
|A_TDEST   |  in |    6|    axis    |   A_dest_V   |    pointer   |
|A_TKEEP   |  in |    4|    axis    |   A_keep_V   |    pointer   |
|A_TSTRB   |  in |    4|    axis    |   A_strb_V   |    pointer   |
|A_TUSER   |  in |    2|    axis    |   A_user_V   |    pointer   |
|A_TLAST   |  in |    1|    axis    |   A_last_V   |    pointer   |
|A_TID     |  in |    5|    axis    |    A_id_V    |    pointer   |
|B_TDATA   | out |   32|    axis    |   B_data_V   |    pointer   |
|B_TVALID  | out |    1|    axis    |   B_dest_V   |    pointer   |
|B_TREADY  |  in |    1|    axis    |   B_dest_V   |    pointer   |
|B_TDEST   | out |    6|    axis    |   B_dest_V   |    pointer   |
|B_TKEEP   | out |    4|    axis    |   B_keep_V   |    pointer   |
|B_TSTRB   | out |    4|    axis    |   B_strb_V   |    pointer   |
|B_TUSER   | out |    2|    axis    |   B_user_V   |    pointer   |
|B_TLAST   | out |    1|    axis    |   B_last_V   |    pointer   |
|B_TID     | out |    5|    axis    |    B_id_V    |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

