`timescale 1ps / 1 ps
module module_0 (
    output id_1,
    output logic [id_1 : id_1] id_2,
    input id_3
);
  id_4 id_5 (
      .id_3(id_1),
      .id_3(id_1)
  );
  id_6 id_7 (
      .id_5(id_3),
      .id_1(id_5)
  );
  logic id_8;
endmodule
