Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 09:25:17 2019
| Host         : DellG5Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            6 |
|      7 |            4 |
|     15 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | Hours[3]_i_1_n_0           |                    |                1 |              4 |
|  clk_IBUF_BUFG | Tens_of_Seconds[3]_i_1_n_0 |                    |                1 |              4 |
|  clk_IBUF_BUFG | Seconds[3]_i_1_n_0         | Current_Mode       |                1 |              4 |
|  clk_IBUF_BUFG | Tens_of_Minutes[3]_i_1_n_0 |                    |                1 |              4 |
|  clk_IBUF_BUFG | Tens_of_Hours[3]_i_1_n_0   |                    |                1 |              4 |
|  clk_IBUF_BUFG | Minutes[3]_i_1_n_0         |                    |                2 |              4 |
|  clk_IBUF_BUFG | display/LED_out_reg[0]     |                    |                1 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[2]     |                    |                2 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[3]     |                    |                2 |              7 |
|  clk_IBUF_BUFG | display/LED_out_reg[1]     |                    |                2 |              7 |
|  clk_IBUF_BUFG |                            |                    |                5 |             15 |
|  clk_IBUF_BUFG |                            | counter[0]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG |                            | display/clear      |                5 |             19 |
+----------------+----------------------------+--------------------+------------------+----------------+


