

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 14 15:48:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       unroll_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  866009|  866009|  866009|  866009|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop       |  866008|  866008|     33308|          -|          -|    26|    no    |
        | + Col_Loop      |   33306|   33306|      1281|          -|          -|    26|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |  ++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 419
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 22 25 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 29 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 31 34 
31 --> 32 
32 --> 33 
33 --> 30 
34 --> 35 38 
35 --> 36 
36 --> 37 
37 --> 34 
38 --> 39 42 
39 --> 40 
40 --> 41 
41 --> 38 
42 --> 43 
43 --> 44 47 
44 --> 45 
45 --> 46 
46 --> 43 
47 --> 48 51 
48 --> 49 
49 --> 50 
50 --> 47 
51 --> 52 55 
52 --> 53 
53 --> 54 
54 --> 51 
55 --> 56 
56 --> 57 60 
57 --> 58 
58 --> 59 
59 --> 56 
60 --> 61 64 
61 --> 62 
62 --> 63 
63 --> 60 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 64 
68 --> 69 
69 --> 70 73 
70 --> 71 
71 --> 72 
72 --> 69 
73 --> 74 77 
74 --> 75 
75 --> 76 
76 --> 73 
77 --> 78 81 
78 --> 79 
79 --> 80 
80 --> 77 
81 --> 82 
82 --> 83 86 
83 --> 84 
84 --> 85 
85 --> 82 
86 --> 87 90 
87 --> 88 
88 --> 89 
89 --> 86 
90 --> 91 94 
91 --> 92 
92 --> 93 
93 --> 90 
94 --> 95 
95 --> 96 99 
96 --> 97 
97 --> 98 
98 --> 95 
99 --> 100 103 
100 --> 101 
101 --> 102 
102 --> 99 
103 --> 104 107 
104 --> 105 
105 --> 106 
106 --> 103 
107 --> 108 
108 --> 109 112 
109 --> 110 
110 --> 111 
111 --> 108 
112 --> 113 116 
113 --> 114 
114 --> 115 
115 --> 112 
116 --> 117 120 
117 --> 118 
118 --> 119 
119 --> 116 
120 --> 121 
121 --> 122 125 
122 --> 123 
123 --> 124 
124 --> 121 
125 --> 126 129 
126 --> 127 
127 --> 128 
128 --> 125 
129 --> 130 133 
130 --> 131 
131 --> 132 
132 --> 129 
133 --> 134 
134 --> 135 138 
135 --> 136 
136 --> 137 
137 --> 134 
138 --> 139 142 
139 --> 140 
140 --> 141 
141 --> 138 
142 --> 143 146 
143 --> 144 
144 --> 145 
145 --> 142 
146 --> 147 
147 --> 148 151 
148 --> 149 
149 --> 150 
150 --> 147 
151 --> 152 155 
152 --> 153 
153 --> 154 
154 --> 151 
155 --> 156 159 
156 --> 157 
157 --> 158 
158 --> 155 
159 --> 160 
160 --> 161 164 
161 --> 162 
162 --> 163 
163 --> 160 
164 --> 165 168 
165 --> 166 
166 --> 167 
167 --> 164 
168 --> 169 172 
169 --> 170 
170 --> 171 
171 --> 168 
172 --> 173 
173 --> 174 177 
174 --> 175 
175 --> 176 
176 --> 173 
177 --> 178 181 
178 --> 179 
179 --> 180 
180 --> 177 
181 --> 182 185 
182 --> 183 
183 --> 184 
184 --> 181 
185 --> 186 
186 --> 187 190 
187 --> 188 
188 --> 189 
189 --> 186 
190 --> 191 194 
191 --> 192 
192 --> 193 
193 --> 190 
194 --> 195 198 
195 --> 196 
196 --> 197 
197 --> 194 
198 --> 199 
199 --> 200 203 
200 --> 201 
201 --> 202 
202 --> 199 
203 --> 204 207 
204 --> 205 
205 --> 206 
206 --> 203 
207 --> 208 211 
208 --> 209 
209 --> 210 
210 --> 207 
211 --> 212 
212 --> 213 216 
213 --> 214 
214 --> 215 
215 --> 212 
216 --> 217 220 
217 --> 218 
218 --> 219 
219 --> 216 
220 --> 221 224 
221 --> 222 
222 --> 223 
223 --> 220 
224 --> 225 
225 --> 226 229 
226 --> 227 
227 --> 228 
228 --> 225 
229 --> 230 233 
230 --> 231 
231 --> 232 
232 --> 229 
233 --> 234 237 
234 --> 235 
235 --> 236 
236 --> 233 
237 --> 238 
238 --> 239 242 
239 --> 240 
240 --> 241 
241 --> 238 
242 --> 243 246 
243 --> 244 
244 --> 245 
245 --> 242 
246 --> 247 250 
247 --> 248 
248 --> 249 
249 --> 246 
250 --> 251 
251 --> 252 255 
252 --> 253 
253 --> 254 
254 --> 251 
255 --> 256 259 
256 --> 257 
257 --> 258 
258 --> 255 
259 --> 260 263 
260 --> 261 
261 --> 262 
262 --> 259 
263 --> 264 
264 --> 265 268 
265 --> 266 
266 --> 267 
267 --> 264 
268 --> 269 272 
269 --> 270 
270 --> 271 
271 --> 268 
272 --> 273 276 
273 --> 274 
274 --> 275 
275 --> 272 
276 --> 277 
277 --> 278 281 
278 --> 279 
279 --> 280 
280 --> 277 
281 --> 282 285 
282 --> 283 
283 --> 284 
284 --> 281 
285 --> 286 289 
286 --> 287 
287 --> 288 
288 --> 285 
289 --> 290 
290 --> 291 294 
291 --> 292 
292 --> 293 
293 --> 290 
294 --> 295 298 
295 --> 296 
296 --> 297 
297 --> 294 
298 --> 299 302 
299 --> 300 
300 --> 301 
301 --> 298 
302 --> 303 
303 --> 304 307 
304 --> 305 
305 --> 306 
306 --> 303 
307 --> 308 311 
308 --> 309 
309 --> 310 
310 --> 307 
311 --> 312 315 
312 --> 313 
313 --> 314 
314 --> 311 
315 --> 316 
316 --> 317 320 
317 --> 318 
318 --> 319 
319 --> 316 
320 --> 321 324 
321 --> 322 
322 --> 323 
323 --> 320 
324 --> 325 328 
325 --> 326 
326 --> 327 
327 --> 324 
328 --> 329 
329 --> 330 333 
330 --> 331 
331 --> 332 
332 --> 329 
333 --> 334 337 
334 --> 335 
335 --> 336 
336 --> 333 
337 --> 338 341 
338 --> 339 
339 --> 340 
340 --> 337 
341 --> 342 
342 --> 343 346 
343 --> 344 
344 --> 345 
345 --> 342 
346 --> 347 350 
347 --> 348 
348 --> 349 
349 --> 346 
350 --> 351 354 
351 --> 352 
352 --> 353 
353 --> 350 
354 --> 355 
355 --> 356 359 
356 --> 357 
357 --> 358 
358 --> 355 
359 --> 360 363 
360 --> 361 
361 --> 362 
362 --> 359 
363 --> 364 367 
364 --> 365 
365 --> 366 
366 --> 363 
367 --> 368 
368 --> 369 372 
369 --> 370 
370 --> 371 
371 --> 368 
372 --> 373 376 
373 --> 374 
374 --> 375 
375 --> 372 
376 --> 377 380 
377 --> 378 
378 --> 379 
379 --> 376 
380 --> 381 
381 --> 382 385 
382 --> 383 
383 --> 384 
384 --> 381 
385 --> 386 389 
386 --> 387 
387 --> 388 
388 --> 385 
389 --> 390 393 
390 --> 391 
391 --> 392 
392 --> 389 
393 --> 394 
394 --> 395 398 
395 --> 396 
396 --> 397 
397 --> 394 
398 --> 399 402 
399 --> 400 
400 --> 401 
401 --> 398 
402 --> 403 406 
403 --> 404 
404 --> 405 
405 --> 402 
406 --> 407 
407 --> 408 411 
408 --> 409 
409 --> 410 
410 --> 407 
411 --> 412 415 
412 --> 413 
413 --> 414 
414 --> 411 
415 --> 416 419 
416 --> 417 
417 --> 418 
418 --> 415 
419 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 420 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 421 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 422 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 423 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 424 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 425 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 426 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 427 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 428 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 429 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %195, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 431 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 432 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_257 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 433 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %tmp_257 to i11" [conv/conv_1.cpp:26]   --->   Operation 434 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_258 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 435 'bitconcatenate' 'tmp_258' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %tmp_258 to i11" [conv/conv_1.cpp:26]   --->   Operation 436 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26, %zext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 437 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_259 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 438 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %tmp_259 to i11" [conv/conv_1.cpp:26]   --->   Operation 439 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 440 'bitconcatenate' 'tmp_260' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %tmp_260 to i11" [conv/conv_1.cpp:26]   --->   Operation 441 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_2, %zext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 442 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %r_0, 2" [conv/conv_1.cpp:26]   --->   Operation 443 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_261 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 444 'bitconcatenate' 'tmp_261' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i10 %tmp_261 to i11" [conv/conv_1.cpp:26]   --->   Operation 445 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_262 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 446 'bitconcatenate' 'tmp_262' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_262 to i11" [conv/conv_1.cpp:26]   --->   Operation 447 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_4, %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 448 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 449 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 450 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %W_Row_Loop_end ]"   --->   Operation 451 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 452 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 453 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:11]   --->   Operation 454 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %W_Row_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 456 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 457 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 458 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_263 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 459 'bitconcatenate' 'tmp_263' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i15 %tmp_263 to i64" [conv/conv_1.cpp:35]   --->   Operation 460 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 461 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln35_31 = or i15 %tmp_263, 1" [conv/conv_1.cpp:35]   --->   Operation 462 'or' 'or_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_31)" [conv/conv_1.cpp:35]   --->   Operation 463 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i16 %or_ln to i64" [conv/conv_1.cpp:35]   --->   Operation 464 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 465 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %tmp_263, 2" [conv/conv_1.cpp:35]   --->   Operation 466 'or' 'or_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35)" [conv/conv_1.cpp:35]   --->   Operation 467 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %or_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 468 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 469 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln35_32 = or i15 %tmp_263, 3" [conv/conv_1.cpp:35]   --->   Operation 470 'or' 'or_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_32)" [conv/conv_1.cpp:35]   --->   Operation 471 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %or_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 472 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 473 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln35_33 = or i15 %tmp_263, 4" [conv/conv_1.cpp:35]   --->   Operation 474 'or' 'or_ln35_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_33)" [conv/conv_1.cpp:35]   --->   Operation 475 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %or_ln35_3 to i64" [conv/conv_1.cpp:35]   --->   Operation 476 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 477 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%or_ln35_34 = or i15 %tmp_263, 5" [conv/conv_1.cpp:35]   --->   Operation 478 'or' 'or_ln35_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_34)" [conv/conv_1.cpp:35]   --->   Operation 479 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %or_ln35_4 to i64" [conv/conv_1.cpp:35]   --->   Operation 480 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 481 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln35_35 = or i15 %tmp_263, 6" [conv/conv_1.cpp:35]   --->   Operation 482 'or' 'or_ln35_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_35)" [conv/conv_1.cpp:35]   --->   Operation 483 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %or_ln35_5 to i64" [conv/conv_1.cpp:35]   --->   Operation 484 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 485 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%or_ln35_36 = or i15 %tmp_263, 7" [conv/conv_1.cpp:35]   --->   Operation 486 'or' 'or_ln35_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_36)" [conv/conv_1.cpp:35]   --->   Operation 487 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i16 %or_ln35_6 to i64" [conv/conv_1.cpp:35]   --->   Operation 488 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_8" [conv/conv_1.cpp:35]   --->   Operation 489 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln35_37 = or i15 %tmp_263, 8" [conv/conv_1.cpp:35]   --->   Operation 490 'or' 'or_ln35_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_37)" [conv/conv_1.cpp:35]   --->   Operation 491 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i16 %or_ln35_7 to i64" [conv/conv_1.cpp:35]   --->   Operation 492 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv/conv_1.cpp:35]   --->   Operation 493 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln35_38 = or i15 %tmp_263, 9" [conv/conv_1.cpp:35]   --->   Operation 494 'or' 'or_ln35_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_38)" [conv/conv_1.cpp:35]   --->   Operation 495 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i16 %or_ln35_8 to i64" [conv/conv_1.cpp:35]   --->   Operation 496 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 497 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln35_39 = or i15 %tmp_263, 10" [conv/conv_1.cpp:35]   --->   Operation 498 'or' 'or_ln35_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_39)" [conv/conv_1.cpp:35]   --->   Operation 499 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i16 %or_ln35_9 to i64" [conv/conv_1.cpp:35]   --->   Operation 500 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv_1.cpp:35]   --->   Operation 501 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln35_40 = or i15 %tmp_263, 11" [conv/conv_1.cpp:35]   --->   Operation 502 'or' 'or_ln35_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln35_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_40)" [conv/conv_1.cpp:35]   --->   Operation 503 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i16 %or_ln35_s to i64" [conv/conv_1.cpp:35]   --->   Operation 504 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv/conv_1.cpp:35]   --->   Operation 505 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln35_41 = or i15 %tmp_263, 12" [conv/conv_1.cpp:35]   --->   Operation 506 'or' 'or_ln35_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_41)" [conv/conv_1.cpp:35]   --->   Operation 507 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i16 %or_ln35_10 to i64" [conv/conv_1.cpp:35]   --->   Operation 508 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv/conv_1.cpp:35]   --->   Operation 509 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln35_42 = or i15 %tmp_263, 13" [conv/conv_1.cpp:35]   --->   Operation 510 'or' 'or_ln35_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_42)" [conv/conv_1.cpp:35]   --->   Operation 511 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i16 %or_ln35_11 to i64" [conv/conv_1.cpp:35]   --->   Operation 512 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 513 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln35_43 = or i15 %tmp_263, 14" [conv/conv_1.cpp:35]   --->   Operation 514 'or' 'or_ln35_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_43)" [conv/conv_1.cpp:35]   --->   Operation 515 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i16 %or_ln35_12 to i64" [conv/conv_1.cpp:35]   --->   Operation 516 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv_1.cpp:35]   --->   Operation 517 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln35_44 = or i15 %tmp_263, 15" [conv/conv_1.cpp:35]   --->   Operation 518 'or' 'or_ln35_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_44)" [conv/conv_1.cpp:35]   --->   Operation 519 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i16 %or_ln35_13 to i64" [conv/conv_1.cpp:35]   --->   Operation 520 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_16" [conv/conv_1.cpp:35]   --->   Operation 521 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%or_ln35_45 = or i15 %tmp_263, 16" [conv/conv_1.cpp:35]   --->   Operation 522 'or' 'or_ln35_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln35_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_45)" [conv/conv_1.cpp:35]   --->   Operation 523 'bitconcatenate' 'or_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i16 %or_ln35_14 to i64" [conv/conv_1.cpp:35]   --->   Operation 524 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv/conv_1.cpp:35]   --->   Operation 525 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln35_46 = or i15 %tmp_263, 17" [conv/conv_1.cpp:35]   --->   Operation 526 'or' 'or_ln35_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln35_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_46)" [conv/conv_1.cpp:35]   --->   Operation 527 'bitconcatenate' 'or_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i16 %or_ln35_15 to i64" [conv/conv_1.cpp:35]   --->   Operation 528 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_18" [conv/conv_1.cpp:35]   --->   Operation 529 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln35_47 = or i15 %tmp_263, 18" [conv/conv_1.cpp:35]   --->   Operation 530 'or' 'or_ln35_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln35_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_47)" [conv/conv_1.cpp:35]   --->   Operation 531 'bitconcatenate' 'or_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %or_ln35_16 to i64" [conv/conv_1.cpp:35]   --->   Operation 532 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv_1.cpp:35]   --->   Operation 533 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln35_48 = or i15 %tmp_263, 19" [conv/conv_1.cpp:35]   --->   Operation 534 'or' 'or_ln35_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%or_ln35_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_48)" [conv/conv_1.cpp:35]   --->   Operation 535 'bitconcatenate' 'or_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i16 %or_ln35_17 to i64" [conv/conv_1.cpp:35]   --->   Operation 536 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv/conv_1.cpp:35]   --->   Operation 537 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln35_49 = or i15 %tmp_263, 20" [conv/conv_1.cpp:35]   --->   Operation 538 'or' 'or_ln35_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln35_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_49)" [conv/conv_1.cpp:35]   --->   Operation 539 'bitconcatenate' 'or_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i16 %or_ln35_18 to i64" [conv/conv_1.cpp:35]   --->   Operation 540 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_21" [conv/conv_1.cpp:35]   --->   Operation 541 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%or_ln35_50 = or i15 %tmp_263, 21" [conv/conv_1.cpp:35]   --->   Operation 542 'or' 'or_ln35_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln35_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_50)" [conv/conv_1.cpp:35]   --->   Operation 543 'bitconcatenate' 'or_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i16 %or_ln35_19 to i64" [conv/conv_1.cpp:35]   --->   Operation 544 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv/conv_1.cpp:35]   --->   Operation 545 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln35_51 = or i15 %tmp_263, 22" [conv/conv_1.cpp:35]   --->   Operation 546 'or' 'or_ln35_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln35_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_51)" [conv/conv_1.cpp:35]   --->   Operation 547 'bitconcatenate' 'or_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i16 %or_ln35_20 to i64" [conv/conv_1.cpp:35]   --->   Operation 548 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_23" [conv/conv_1.cpp:35]   --->   Operation 549 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%or_ln35_52 = or i15 %tmp_263, 23" [conv/conv_1.cpp:35]   --->   Operation 550 'or' 'or_ln35_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln35_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_52)" [conv/conv_1.cpp:35]   --->   Operation 551 'bitconcatenate' 'or_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i16 %or_ln35_21 to i64" [conv/conv_1.cpp:35]   --->   Operation 552 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_24" [conv/conv_1.cpp:35]   --->   Operation 553 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln35_53 = or i15 %tmp_263, 24" [conv/conv_1.cpp:35]   --->   Operation 554 'or' 'or_ln35_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln35_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_53)" [conv/conv_1.cpp:35]   --->   Operation 555 'bitconcatenate' 'or_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i16 %or_ln35_22 to i64" [conv/conv_1.cpp:35]   --->   Operation 556 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv/conv_1.cpp:35]   --->   Operation 557 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln35_54 = or i15 %tmp_263, 25" [conv/conv_1.cpp:35]   --->   Operation 558 'or' 'or_ln35_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%or_ln35_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_54)" [conv/conv_1.cpp:35]   --->   Operation 559 'bitconcatenate' 'or_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i16 %or_ln35_23 to i64" [conv/conv_1.cpp:35]   --->   Operation 560 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_26" [conv/conv_1.cpp:35]   --->   Operation 561 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%or_ln35_55 = or i15 %tmp_263, 26" [conv/conv_1.cpp:35]   --->   Operation 562 'or' 'or_ln35_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln35_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_55)" [conv/conv_1.cpp:35]   --->   Operation 563 'bitconcatenate' 'or_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i16 %or_ln35_24 to i64" [conv/conv_1.cpp:35]   --->   Operation 564 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv/conv_1.cpp:35]   --->   Operation 565 'getelementptr' 'conv_out_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln35_56 = or i15 %tmp_263, 27" [conv/conv_1.cpp:35]   --->   Operation 566 'or' 'or_ln35_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln35_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_56)" [conv/conv_1.cpp:35]   --->   Operation 567 'bitconcatenate' 'or_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i16 %or_ln35_25 to i64" [conv/conv_1.cpp:35]   --->   Operation 568 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_28" [conv/conv_1.cpp:35]   --->   Operation 569 'getelementptr' 'conv_out_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%or_ln35_57 = or i15 %tmp_263, 28" [conv/conv_1.cpp:35]   --->   Operation 570 'or' 'or_ln35_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln35_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_57)" [conv/conv_1.cpp:35]   --->   Operation 571 'bitconcatenate' 'or_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i16 %or_ln35_26 to i64" [conv/conv_1.cpp:35]   --->   Operation 572 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_29" [conv/conv_1.cpp:35]   --->   Operation 573 'getelementptr' 'conv_out_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%or_ln35_58 = or i15 %tmp_263, 29" [conv/conv_1.cpp:35]   --->   Operation 574 'or' 'or_ln35_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln35_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_58)" [conv/conv_1.cpp:35]   --->   Operation 575 'bitconcatenate' 'or_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i16 %or_ln35_27 to i64" [conv/conv_1.cpp:35]   --->   Operation 576 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv/conv_1.cpp:35]   --->   Operation 577 'getelementptr' 'conv_out_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln35_59 = or i15 %tmp_263, 30" [conv/conv_1.cpp:35]   --->   Operation 578 'or' 'or_ln35_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln35_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_59)" [conv/conv_1.cpp:35]   --->   Operation 579 'bitconcatenate' 'or_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i16 %or_ln35_28 to i64" [conv/conv_1.cpp:35]   --->   Operation 580 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv/conv_1.cpp:35]   --->   Operation 581 'getelementptr' 'conv_out_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%or_ln35_60 = or i15 %tmp_263, 31" [conv/conv_1.cpp:35]   --->   Operation 582 'or' 'or_ln35_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln35_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_60)" [conv/conv_1.cpp:35]   --->   Operation 583 'bitconcatenate' 'or_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i16 %or_ln35_29 to i64" [conv/conv_1.cpp:35]   --->   Operation 584 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv/conv_1.cpp:35]   --->   Operation 585 'getelementptr' 'conv_out_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 586 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:21]   --->   Operation 587 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv/conv_1.cpp:41]   --->   Operation 588 'specregionend' 'empty_197' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 589 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%w_sum_1_0_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_32, %4 ]" [conv/conv_1.cpp:26]   --->   Operation 590 'phi' 'w_sum_1_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%wc_0_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %4 ]" [conv/conv_1.cpp:21]   --->   Operation 591 'phi' 'wc_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 592 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 593 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 594 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 595 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %4" [conv/conv_1.cpp:21]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln21, %c_0" [conv/conv_1.cpp:26]   --->   Operation 597 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 598 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (1.63ns)   --->   "%add_ln26_98 = add i11 %sub_ln26, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 599 'add' 'add_ln26_98' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_98 to i64" [conv/conv_1.cpp:26]   --->   Operation 600 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 601 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 602 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 602 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_1) nounwind" [conv/conv_1.cpp:30]   --->   Operation 603 'specregionend' 'empty_5' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 604 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (1.76ns)   --->   "br label %5" [conv/conv_1.cpp:21]   --->   Operation 605 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 606 [1/1] (1.77ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F889AB940000000, float 0xBFD602DFA0000000, float 0xBFDA0F1700000000, i2 %wc_0_0_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 606 'mux' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 607 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 608 [2/2] (12.3ns)   --->   "%tmp_11 = fmul float %tmp_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 608 'fmul' 'tmp_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 609 [1/2] (12.3ns)   --->   "%tmp_11 = fmul float %tmp_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 609 'fmul' 'tmp_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [2/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_1_0_0, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 610 'fadd' 'w_sum_32' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 611 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 612 [1/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_1_0_0, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 612 'fadd' 'w_sum_32' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:21]   --->   Operation 613 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.67>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%w_sum_1_0_1 = phi float [ %w_sum_1_0_0, %W_Row_Loop ], [ %w_sum_3_0_1, %6 ]" [conv/conv_1.cpp:26]   --->   Operation 614 'phi' 'w_sum_1_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%wc_0_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %6 ]" [conv/conv_1.cpp:21]   --->   Operation 615 'phi' 'wc_0_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_0_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 616 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 617 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 618 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_0_1, 1" [conv/conv_1.cpp:21]   --->   Operation 619 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %6" [conv/conv_1.cpp:21]   --->   Operation 620 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln21_1, %c_0" [conv/conv_1.cpp:26]   --->   Operation 621 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %add_ln26 to i11" [conv/conv_1.cpp:26]   --->   Operation 622 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (1.63ns)   --->   "%add_ln26_99 = add i11 %sub_ln26_1, %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 623 'add' 'add_ln26_99' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_99 to i64" [conv/conv_1.cpp:26]   --->   Operation 624 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 625 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 626 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 626 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_s) nounwind" [conv/conv_1.cpp:30]   --->   Operation 627 'specregionend' 'empty_7' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 628 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (1.76ns)   --->   "br label %7" [conv/conv_1.cpp:21]   --->   Operation 629 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 15.6>
ST_9 : Operation 630 [1/1] (1.77ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC0872780000000, float 0xBFC1B9FA40000000, float 0xBFB9C803E0000000, i2 %wc_0_0_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 630 'mux' 'tmp_4' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 631 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 631 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 632 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %tmp_4, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 632 'fmul' 'tmp_1_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 34.9>
ST_10 : Operation 633 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %tmp_4, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 633 'fmul' 'tmp_1_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 634 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_1_0_1, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 634 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 22.5>
ST_11 : Operation 635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 635 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 636 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_1_0_1, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 636 'fadd' 'w_sum_3_0_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.00ns)   --->   "br label %5" [conv/conv_1.cpp:21]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 22.5>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%w_sum_1_0_2 = phi float [ %w_sum_1_0_1, %W_Row_Loop1 ], [ %w_sum_3_0_2, %8 ]" [conv/conv_1.cpp:26]   --->   Operation 638 'phi' 'w_sum_1_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%wc_0_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %8 ]" [conv/conv_1.cpp:21]   --->   Operation 639 'phi' 'wc_0_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_0_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 640 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 641 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 641 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 642 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 643 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop2, label %8" [conv/conv_1.cpp:21]   --->   Operation 644 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 645 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln21_2, %c_0" [conv/conv_1.cpp:26]   --->   Operation 645 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %add_ln26_3 to i11" [conv/conv_1.cpp:26]   --->   Operation 646 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (1.63ns)   --->   "%add_ln26_100 = add i11 %sub_ln26_2, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 647 'add' 'add_ln26_100' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %add_ln26_100 to i64" [conv/conv_1.cpp:26]   --->   Operation 648 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 649 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_12 : Operation 650 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 650 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 651 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_1_0_2, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 651 'fadd' 'w_sum_s' <Predicate = (icmp_ln21_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 652 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 15.6>
ST_13 : Operation 653 [1/1] (1.77ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD58DB860000000, float 0x3FD5719200000000, float 0x3FCA8EE620000000, i2 %wc_0_0_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 653 'mux' 'tmp_8' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 654 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 654 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 655 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %tmp_8, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 655 'fmul' 'tmp_1_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 34.9>
ST_14 : Operation 656 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %tmp_8, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 656 'fmul' 'tmp_1_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_1_0_2, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 657 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 22.5>
ST_15 : Operation 658 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 658 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 659 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_1_0_2, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 659 'fadd' 'w_sum_3_0_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "br label %7" [conv/conv_1.cpp:21]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 33.5>
ST_16 : Operation 661 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv_1.cpp:30]   --->   Operation 661 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 662 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_1_0_2, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 662 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv_1.cpp:34]   --->   Operation 663 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 664 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 665 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_5, -1" [conv/conv_1.cpp:34]   --->   Operation 666 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 667 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 667 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 668 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 669 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 669 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv/conv_1.cpp:34]   --->   Operation 670 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 671 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 672 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 672 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 673 [1/1] (1.76ns)   --->   "br label %9" [conv/conv_1.cpp:21]   --->   Operation 673 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 7> <Delay = 6.67>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%w_sum_1_1_0 = phi float [ 0.000000e+00, %W_Row_Loop2 ], [ %w_sum_3_1, %10 ]" [conv/conv_1.cpp:26]   --->   Operation 674 'phi' 'w_sum_1_1_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "%wc_0_1_0 = phi i2 [ 0, %W_Row_Loop2 ], [ %add_ln21_3, %10 ]" [conv/conv_1.cpp:21]   --->   Operation 675 'phi' 'wc_0_1_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_1_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 676 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 677 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_1_0, -1" [conv/conv_1.cpp:21]   --->   Operation 677 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 678 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 679 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_1_0, 1" [conv/conv_1.cpp:21]   --->   Operation 679 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 680 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop3, label %10" [conv/conv_1.cpp:21]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 681 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln21_3, %c_0" [conv/conv_1.cpp:26]   --->   Operation 681 'add' 'add_ln26_4' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %add_ln26_4 to i11" [conv/conv_1.cpp:26]   --->   Operation 682 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 683 [1/1] (1.63ns)   --->   "%add_ln26_101 = add i11 %sub_ln26, %zext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 683 'add' 'add_ln26_101' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %add_ln26_101 to i64" [conv/conv_1.cpp:26]   --->   Operation 684 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 685 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 685 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 686 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 686 'load' 'conv_input_load_3' <Predicate = (!icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_17 : Operation 687 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind" [conv/conv_1.cpp:30]   --->   Operation 687 'specregionend' 'empty_11' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 688 'specregionbegin' 'tmp_9' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 689 [1/1] (1.76ns)   --->   "br label %11" [conv/conv_1.cpp:21]   --->   Operation 689 'br' <Predicate = (icmp_ln21_3)> <Delay = 1.76>

State 18 <SV = 8> <Delay = 15.6>
ST_18 : Operation 690 [1/1] (1.77ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDB02CEC0000000, float 0xBFD7385200000000, float 0xBFCB42AA40000000, i2 %wc_0_1_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 690 'mux' 'tmp_10' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 691 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 691 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_18 : Operation 692 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %tmp_10, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 692 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 34.9>
ST_19 : Operation 693 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %tmp_10, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 693 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 694 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1_0, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 694 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 22.5>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 695 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 696 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1_0, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 696 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 697 [1/1] (0.00ns)   --->   "br label %9" [conv/conv_1.cpp:21]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 8> <Delay = 6.67>
ST_21 : Operation 698 [1/1] (0.00ns)   --->   "%w_sum_1_1_1 = phi float [ %w_sum_1_1_0, %W_Row_Loop3 ], [ %w_sum_3_1_1, %12 ]" [conv/conv_1.cpp:26]   --->   Operation 698 'phi' 'w_sum_1_1_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 699 [1/1] (0.00ns)   --->   "%wc_0_1_1 = phi i2 [ 0, %W_Row_Loop3 ], [ %add_ln21_4, %12 ]" [conv/conv_1.cpp:21]   --->   Operation 699 'phi' 'wc_0_1_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_1_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 700 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 701 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_1_1, -1" [conv/conv_1.cpp:21]   --->   Operation 701 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 702 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 702 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 703 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_1_1, 1" [conv/conv_1.cpp:21]   --->   Operation 703 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 704 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop4, label %12" [conv/conv_1.cpp:21]   --->   Operation 704 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 705 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln21_4, %c_0" [conv/conv_1.cpp:26]   --->   Operation 705 'add' 'add_ln26_5' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %add_ln26_5 to i11" [conv/conv_1.cpp:26]   --->   Operation 706 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_21 : Operation 707 [1/1] (1.63ns)   --->   "%add_ln26_102 = add i11 %sub_ln26_1, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 707 'add' 'add_ln26_102' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i11 %add_ln26_102 to i64" [conv/conv_1.cpp:26]   --->   Operation 708 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_21 : Operation 709 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 709 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_21 : Operation 710 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 710 'load' 'conv_input_load_4' <Predicate = (!icmp_ln21_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_9) nounwind" [conv/conv_1.cpp:30]   --->   Operation 711 'specregionend' 'empty_13' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_21 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 712 'specregionbegin' 'tmp_12' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_21 : Operation 713 [1/1] (1.76ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 713 'br' <Predicate = (icmp_ln21_4)> <Delay = 1.76>

State 22 <SV = 9> <Delay = 15.6>
ST_22 : Operation 714 [1/1] (1.77ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB6592FA0000000, float 0x3FD1EDB800000000, float 0x3FD5746840000000, i2 %wc_0_1_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 714 'mux' 'tmp_13' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 715 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 715 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_22 : Operation 716 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %tmp_13, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 716 'fmul' 'tmp_1_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 34.9>
ST_23 : Operation 717 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %tmp_13, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 717 'fmul' 'tmp_1_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 718 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_1_1_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 718 'fadd' 'w_sum_3_1_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 22.5>
ST_24 : Operation 719 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 719 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 720 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_1_1_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 720 'fadd' 'w_sum_3_1_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 721 [1/1] (0.00ns)   --->   "br label %11" [conv/conv_1.cpp:21]   --->   Operation 721 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 9> <Delay = 22.5>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%w_sum_1_1_2 = phi float [ %w_sum_1_1_1, %W_Row_Loop4 ], [ %w_sum_3_1_2, %14 ]" [conv/conv_1.cpp:26]   --->   Operation 722 'phi' 'w_sum_1_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (0.00ns)   --->   "%wc_0_1_2 = phi i2 [ 0, %W_Row_Loop4 ], [ %add_ln21_5, %14 ]" [conv/conv_1.cpp:21]   --->   Operation 723 'phi' 'wc_0_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_1_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 724 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 725 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_1_2, -1" [conv/conv_1.cpp:21]   --->   Operation 725 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 726 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 726 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 727 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_1_2, 1" [conv/conv_1.cpp:21]   --->   Operation 727 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 728 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop5, label %14" [conv/conv_1.cpp:21]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 729 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln21_5, %c_0" [conv/conv_1.cpp:26]   --->   Operation 729 'add' 'add_ln26_6' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i5 %add_ln26_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 730 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_25 : Operation 731 [1/1] (1.63ns)   --->   "%add_ln26_103 = add i11 %sub_ln26_2, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 731 'add' 'add_ln26_103' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %add_ln26_103 to i64" [conv/conv_1.cpp:26]   --->   Operation 732 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_25 : Operation 733 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 733 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_25 : Operation 734 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 734 'load' 'conv_input_load_5' <Predicate = (!icmp_ln21_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_25 : Operation 735 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_1_1_2, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 735 'fadd' 'w_sum_1' <Predicate = (icmp_ln21_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 736 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 15.6>
ST_26 : Operation 737 [1/1] (1.77ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD87FA8E0000000, float 0x3FC306C9C0000000, float 0xBF9CBC99A0000000, i2 %wc_0_1_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 737 'mux' 'tmp_17' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 738 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 738 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_26 : Operation 739 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %tmp_17, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 739 'fmul' 'tmp_1_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 34.9>
ST_27 : Operation 740 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %tmp_17, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 740 'fmul' 'tmp_1_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 741 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_1_1_2, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 741 'fadd' 'w_sum_3_1_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 22.5>
ST_28 : Operation 742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 742 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 743 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_1_1_2, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 743 'fadd' 'w_sum_3_1_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 744 [1/1] (0.00ns)   --->   "br label %13" [conv/conv_1.cpp:21]   --->   Operation 744 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 33.5>
ST_29 : Operation 745 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_12) nounwind" [conv/conv_1.cpp:30]   --->   Operation 745 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 746 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_1_1_2, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 746 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv_1.cpp:34]   --->   Operation 747 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 748 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv_1.cpp:34]   --->   Operation 749 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 750 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_14, -1" [conv/conv_1.cpp:34]   --->   Operation 750 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 751 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv_1.cpp:34]   --->   Operation 751 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv_1.cpp:34]   --->   Operation 752 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 753 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 753 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_15" [conv/conv_1.cpp:34]   --->   Operation 754 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 755 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 755 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 756 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv_1.cpp:35]   --->   Operation 756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_29 : Operation 757 [1/1] (1.76ns)   --->   "br label %15" [conv/conv_1.cpp:21]   --->   Operation 757 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 11> <Delay = 6.67>
ST_30 : Operation 758 [1/1] (0.00ns)   --->   "%w_sum_1_2_0 = phi float [ 0.000000e+00, %W_Row_Loop5 ], [ %w_sum_3_2, %16 ]" [conv/conv_1.cpp:26]   --->   Operation 758 'phi' 'w_sum_1_2_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 759 [1/1] (0.00ns)   --->   "%wc_0_2_0 = phi i2 [ 0, %W_Row_Loop5 ], [ %add_ln21_6, %16 ]" [conv/conv_1.cpp:21]   --->   Operation 759 'phi' 'wc_0_2_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_2_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 760 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 761 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_2_0, -1" [conv/conv_1.cpp:21]   --->   Operation 761 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 762 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 762 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 763 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_2_0, 1" [conv/conv_1.cpp:21]   --->   Operation 763 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 764 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop6, label %16" [conv/conv_1.cpp:21]   --->   Operation 764 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 765 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln21_6, %c_0" [conv/conv_1.cpp:26]   --->   Operation 765 'add' 'add_ln26_7' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i5 %add_ln26_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 766 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_30 : Operation 767 [1/1] (1.63ns)   --->   "%add_ln26_104 = add i11 %sub_ln26, %zext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 767 'add' 'add_ln26_104' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %add_ln26_104 to i64" [conv/conv_1.cpp:26]   --->   Operation 768 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_30 : Operation 769 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 769 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_30 : Operation 770 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 770 'load' 'conv_input_load_6' <Predicate = (!icmp_ln21_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_30 : Operation 771 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_16) nounwind" [conv/conv_1.cpp:30]   --->   Operation 771 'specregionend' 'empty_17' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_30 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 772 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_30 : Operation 773 [1/1] (1.76ns)   --->   "br label %17" [conv/conv_1.cpp:21]   --->   Operation 773 'br' <Predicate = (icmp_ln21_6)> <Delay = 1.76>

State 31 <SV = 12> <Delay = 15.6>
ST_31 : Operation 774 [1/1] (1.77ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB81743A0000000, float 0x3FCB557FE0000000, float 0xBFCF7D00E0000000, i2 %wc_0_2_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 774 'mux' 'tmp_19' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 775 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 775 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_31 : Operation 776 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %tmp_19, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 776 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 34.9>
ST_32 : Operation 777 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %tmp_19, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 777 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 778 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2_0, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 778 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 22.5>
ST_33 : Operation 779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 779 'specloopname' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 780 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2_0, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 780 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [1/1] (0.00ns)   --->   "br label %15" [conv/conv_1.cpp:21]   --->   Operation 781 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 12> <Delay = 6.67>
ST_34 : Operation 782 [1/1] (0.00ns)   --->   "%w_sum_1_2_1 = phi float [ %w_sum_1_2_0, %W_Row_Loop6 ], [ %w_sum_3_2_1, %18 ]" [conv/conv_1.cpp:26]   --->   Operation 782 'phi' 'w_sum_1_2_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 783 [1/1] (0.00ns)   --->   "%wc_0_2_1 = phi i2 [ 0, %W_Row_Loop6 ], [ %add_ln21_7, %18 ]" [conv/conv_1.cpp:21]   --->   Operation 783 'phi' 'wc_0_2_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_2_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 784 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 785 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_2_1, -1" [conv/conv_1.cpp:21]   --->   Operation 785 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 786 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 786 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 787 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_2_1, 1" [conv/conv_1.cpp:21]   --->   Operation 787 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 788 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop7, label %18" [conv/conv_1.cpp:21]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 789 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln21_7, %c_0" [conv/conv_1.cpp:26]   --->   Operation 789 'add' 'add_ln26_8' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i5 %add_ln26_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 790 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_34 : Operation 791 [1/1] (1.63ns)   --->   "%add_ln26_105 = add i11 %sub_ln26_1, %zext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 791 'add' 'add_ln26_105' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_105 to i64" [conv/conv_1.cpp:26]   --->   Operation 792 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_34 : Operation 793 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 793 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_34 : Operation 794 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 794 'load' 'conv_input_load_7' <Predicate = (!icmp_ln21_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 795 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_18) nounwind" [conv/conv_1.cpp:30]   --->   Operation 795 'specregionend' 'empty_19' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_34 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 796 'specregionbegin' 'tmp_20' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_34 : Operation 797 [1/1] (1.76ns)   --->   "br label %19" [conv/conv_1.cpp:21]   --->   Operation 797 'br' <Predicate = (icmp_ln21_7)> <Delay = 1.76>

State 35 <SV = 13> <Delay = 15.6>
ST_35 : Operation 798 [1/1] (1.77ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB6342640000000, float 0x3FCE556820000000, float 0xBFC7B96680000000, i2 %wc_0_2_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 798 'mux' 'tmp_21' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 799 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 799 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_35 : Operation 800 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %tmp_21, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 800 'fmul' 'tmp_1_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 34.9>
ST_36 : Operation 801 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %tmp_21, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 801 'fmul' 'tmp_1_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 802 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_1_2_1, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 802 'fadd' 'w_sum_3_2_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 22.5>
ST_37 : Operation 803 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 803 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 804 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_1_2_1, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 804 'fadd' 'w_sum_3_2_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 805 [1/1] (0.00ns)   --->   "br label %17" [conv/conv_1.cpp:21]   --->   Operation 805 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 13> <Delay = 22.5>
ST_38 : Operation 806 [1/1] (0.00ns)   --->   "%w_sum_1_2_2 = phi float [ %w_sum_1_2_1, %W_Row_Loop7 ], [ %w_sum_3_2_2, %20 ]" [conv/conv_1.cpp:26]   --->   Operation 806 'phi' 'w_sum_1_2_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 807 [1/1] (0.00ns)   --->   "%wc_0_2_2 = phi i2 [ 0, %W_Row_Loop7 ], [ %add_ln21_8, %20 ]" [conv/conv_1.cpp:21]   --->   Operation 807 'phi' 'wc_0_2_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_2_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 808 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 809 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_2_2, -1" [conv/conv_1.cpp:21]   --->   Operation 809 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 810 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 810 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 811 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_2_2, 1" [conv/conv_1.cpp:21]   --->   Operation 811 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop8, label %20" [conv/conv_1.cpp:21]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 813 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln21_8, %c_0" [conv/conv_1.cpp:26]   --->   Operation 813 'add' 'add_ln26_9' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i5 %add_ln26_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 814 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_38 : Operation 815 [1/1] (1.63ns)   --->   "%add_ln26_106 = add i11 %sub_ln26_2, %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 815 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %add_ln26_106 to i64" [conv/conv_1.cpp:26]   --->   Operation 816 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_38 : Operation 817 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 817 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_38 : Operation 818 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 818 'load' 'conv_input_load_8' <Predicate = (!icmp_ln21_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_38 : Operation 819 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1_2_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 819 'fadd' 'w_sum_2' <Predicate = (icmp_ln21_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 820 'specregionbegin' 'tmp_24' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 15.6>
ST_39 : Operation 821 [1/1] (1.77ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB7947F80000000, float 0x3FD1428FA0000000, float 0x3FB42FC960000000, i2 %wc_0_2_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 821 'mux' 'tmp_25' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 822 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 822 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_39 : Operation 823 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %tmp_25, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 823 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 34.9>
ST_40 : Operation 824 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %tmp_25, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 824 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 825 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_1_2_2, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 825 'fadd' 'w_sum_3_2_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 22.5>
ST_41 : Operation 826 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 826 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 827 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_1_2_2, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 827 'fadd' 'w_sum_3_2_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 828 [1/1] (0.00ns)   --->   "br label %19" [conv/conv_1.cpp:21]   --->   Operation 828 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 14> <Delay = 33.5>
ST_42 : Operation 829 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_20) nounwind" [conv/conv_1.cpp:30]   --->   Operation 829 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 830 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_1_2_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 830 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 831 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv_1.cpp:34]   --->   Operation 831 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 832 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv_1.cpp:34]   --->   Operation 833 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 834 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_22, -1" [conv/conv_1.cpp:34]   --->   Operation 834 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 835 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv_1.cpp:34]   --->   Operation 835 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv_1.cpp:34]   --->   Operation 836 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 837 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 837 'fcmp' 'tmp_23' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_23" [conv/conv_1.cpp:34]   --->   Operation 838 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 839 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 839 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 840 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv_1.cpp:35]   --->   Operation 840 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 841 [1/1] (1.76ns)   --->   "br label %21" [conv/conv_1.cpp:21]   --->   Operation 841 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 15> <Delay = 6.67>
ST_43 : Operation 842 [1/1] (0.00ns)   --->   "%w_sum_1_3_0 = phi float [ 0.000000e+00, %W_Row_Loop8 ], [ %w_sum_3_3, %22 ]" [conv/conv_1.cpp:26]   --->   Operation 842 'phi' 'w_sum_1_3_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 843 [1/1] (0.00ns)   --->   "%wc_0_3_0 = phi i2 [ 0, %W_Row_Loop8 ], [ %add_ln21_9, %22 ]" [conv/conv_1.cpp:21]   --->   Operation 843 'phi' 'wc_0_3_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_3_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 844 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 845 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_3_0, -1" [conv/conv_1.cpp:21]   --->   Operation 845 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 846 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 846 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 847 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_3_0, 1" [conv/conv_1.cpp:21]   --->   Operation 847 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 848 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop9, label %22" [conv/conv_1.cpp:21]   --->   Operation 848 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 849 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln21_9, %c_0" [conv/conv_1.cpp:26]   --->   Operation 849 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_10 to i11" [conv/conv_1.cpp:26]   --->   Operation 850 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_43 : Operation 851 [1/1] (1.63ns)   --->   "%add_ln26_107 = add i11 %sub_ln26, %zext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 851 'add' 'add_ln26_107' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %add_ln26_107 to i64" [conv/conv_1.cpp:26]   --->   Operation 852 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_43 : Operation 853 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 853 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_43 : Operation 854 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 854 'load' 'conv_input_load_9' <Predicate = (!icmp_ln21_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_43 : Operation 855 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv/conv_1.cpp:30]   --->   Operation 855 'specregionend' 'empty_23' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_43 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 856 'specregionbegin' 'tmp_26' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_43 : Operation 857 [1/1] (1.76ns)   --->   "br label %23" [conv/conv_1.cpp:21]   --->   Operation 857 'br' <Predicate = (icmp_ln21_9)> <Delay = 1.76>

State 44 <SV = 16> <Delay = 15.6>
ST_44 : Operation 858 [1/1] (1.77ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB501A20000000, float 0x3FD61E7F80000000, float 0x3FDA3D0980000000, i2 %wc_0_3_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 858 'mux' 'tmp_27' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 859 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 859 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_44 : Operation 860 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %tmp_27, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 860 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 17> <Delay = 34.9>
ST_45 : Operation 861 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %tmp_27, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 861 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 862 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3_0, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 862 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 18> <Delay = 22.5>
ST_46 : Operation 863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 863 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 864 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_1_3_0, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 864 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 865 [1/1] (0.00ns)   --->   "br label %21" [conv/conv_1.cpp:21]   --->   Operation 865 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 16> <Delay = 6.67>
ST_47 : Operation 866 [1/1] (0.00ns)   --->   "%w_sum_1_3_1 = phi float [ %w_sum_1_3_0, %W_Row_Loop9 ], [ %w_sum_3_3_1, %24 ]" [conv/conv_1.cpp:26]   --->   Operation 866 'phi' 'w_sum_1_3_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 867 [1/1] (0.00ns)   --->   "%wc_0_3_1 = phi i2 [ 0, %W_Row_Loop9 ], [ %add_ln21_10, %24 ]" [conv/conv_1.cpp:21]   --->   Operation 867 'phi' 'wc_0_3_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_3_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 868 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 869 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_3_1, -1" [conv/conv_1.cpp:21]   --->   Operation 869 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 870 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 870 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 871 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_3_1, 1" [conv/conv_1.cpp:21]   --->   Operation 871 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 872 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop10, label %24" [conv/conv_1.cpp:21]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 873 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln21_10, %c_0" [conv/conv_1.cpp:26]   --->   Operation 873 'add' 'add_ln26_11' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i5 %add_ln26_11 to i11" [conv/conv_1.cpp:26]   --->   Operation 874 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_47 : Operation 875 [1/1] (1.63ns)   --->   "%add_ln26_108 = add i11 %sub_ln26_1, %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 875 'add' 'add_ln26_108' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i11 %add_ln26_108 to i64" [conv/conv_1.cpp:26]   --->   Operation 876 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_47 : Operation 877 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 877 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_47 : Operation 878 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 878 'load' 'conv_input_load_10' <Predicate = (!icmp_ln21_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_47 : Operation 879 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_26) nounwind" [conv/conv_1.cpp:30]   --->   Operation 879 'specregionend' 'empty_25' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_47 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 880 'specregionbegin' 'tmp_28' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_47 : Operation 881 [1/1] (1.76ns)   --->   "br label %25" [conv/conv_1.cpp:21]   --->   Operation 881 'br' <Predicate = (icmp_ln21_10)> <Delay = 1.76>

State 48 <SV = 17> <Delay = 15.6>
ST_48 : Operation 882 [1/1] (1.77ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCA669900000000, float 0xBFA2589A40000000, float 0xBF6BB018E0000000, i2 %wc_0_3_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 882 'mux' 'tmp_29' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 883 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 883 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_48 : Operation 884 [2/2] (12.3ns)   --->   "%tmp_1_3_1 = fmul float %tmp_29, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 884 'fmul' 'tmp_1_3_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 34.9>
ST_49 : Operation 885 [1/2] (12.3ns)   --->   "%tmp_1_3_1 = fmul float %tmp_29, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 885 'fmul' 'tmp_1_3_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 886 [2/2] (22.5ns)   --->   "%w_sum_3_3_1 = fadd float %w_sum_1_3_1, %tmp_1_3_1" [conv/conv_1.cpp:26]   --->   Operation 886 'fadd' 'w_sum_3_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 22.5>
ST_50 : Operation 887 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 887 'specloopname' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 888 [1/2] (22.5ns)   --->   "%w_sum_3_3_1 = fadd float %w_sum_1_3_1, %tmp_1_3_1" [conv/conv_1.cpp:26]   --->   Operation 888 'fadd' 'w_sum_3_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 889 [1/1] (0.00ns)   --->   "br label %23" [conv/conv_1.cpp:21]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 17> <Delay = 22.5>
ST_51 : Operation 890 [1/1] (0.00ns)   --->   "%w_sum_1_3_2 = phi float [ %w_sum_1_3_1, %W_Row_Loop10 ], [ %w_sum_3_3_2, %26 ]" [conv/conv_1.cpp:26]   --->   Operation 890 'phi' 'w_sum_1_3_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 891 [1/1] (0.00ns)   --->   "%wc_0_3_2 = phi i2 [ 0, %W_Row_Loop10 ], [ %add_ln21_11, %26 ]" [conv/conv_1.cpp:21]   --->   Operation 891 'phi' 'wc_0_3_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_3_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 892 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 893 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_3_2, -1" [conv/conv_1.cpp:21]   --->   Operation 893 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 894 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 894 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 895 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_3_2, 1" [conv/conv_1.cpp:21]   --->   Operation 895 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 896 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop11, label %26" [conv/conv_1.cpp:21]   --->   Operation 896 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 897 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln21_11, %c_0" [conv/conv_1.cpp:26]   --->   Operation 897 'add' 'add_ln26_12' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i5 %add_ln26_12 to i11" [conv/conv_1.cpp:26]   --->   Operation 898 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_51 : Operation 899 [1/1] (1.63ns)   --->   "%add_ln26_109 = add i11 %sub_ln26_2, %zext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 899 'add' 'add_ln26_109' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i11 %add_ln26_109 to i64" [conv/conv_1.cpp:26]   --->   Operation 900 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_51 : Operation 901 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 901 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_51 : Operation 902 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 902 'load' 'conv_input_load_11' <Predicate = (!icmp_ln21_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_51 : Operation 903 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_3_2, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 903 'fadd' 'w_sum_3' <Predicate = (icmp_ln21_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 904 'specregionbegin' 'tmp_32' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 52 <SV = 18> <Delay = 15.6>
ST_52 : Operation 905 [1/1] (1.77ns)   --->   "%tmp_33 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE1435A20000000, float 0xBFE3AD5460000000, float 0xBFD2968BC0000000, i2 %wc_0_3_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 905 'mux' 'tmp_33' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 906 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 906 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_52 : Operation 907 [2/2] (12.3ns)   --->   "%tmp_1_3_2 = fmul float %tmp_33, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 907 'fmul' 'tmp_1_3_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 19> <Delay = 34.9>
ST_53 : Operation 908 [1/2] (12.3ns)   --->   "%tmp_1_3_2 = fmul float %tmp_33, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 908 'fmul' 'tmp_1_3_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 909 [2/2] (22.5ns)   --->   "%w_sum_3_3_2 = fadd float %w_sum_1_3_2, %tmp_1_3_2" [conv/conv_1.cpp:26]   --->   Operation 909 'fadd' 'w_sum_3_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 20> <Delay = 22.5>
ST_54 : Operation 910 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 910 'specloopname' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 911 [1/2] (22.5ns)   --->   "%w_sum_3_3_2 = fadd float %w_sum_1_3_2, %tmp_1_3_2" [conv/conv_1.cpp:26]   --->   Operation 911 'fadd' 'w_sum_3_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 912 [1/1] (0.00ns)   --->   "br label %25" [conv/conv_1.cpp:21]   --->   Operation 912 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 18> <Delay = 33.5>
ST_55 : Operation 913 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_28) nounwind" [conv/conv_1.cpp:30]   --->   Operation 913 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 914 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_3_2, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 914 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_3 to i32" [conv/conv_1.cpp:34]   --->   Operation 915 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 916 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv_1.cpp:34]   --->   Operation 917 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 918 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_30, -1" [conv/conv_1.cpp:34]   --->   Operation 918 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 919 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv_1.cpp:34]   --->   Operation 919 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv_1.cpp:34]   --->   Operation 920 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 921 [1/1] (6.78ns)   --->   "%tmp_31 = fcmp ogt float %w_sum_3, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 921 'fcmp' 'tmp_31' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_31" [conv/conv_1.cpp:34]   --->   Operation 922 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 923 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_3, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 923 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 924 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv_1.cpp:35]   --->   Operation 924 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_55 : Operation 925 [1/1] (1.76ns)   --->   "br label %27" [conv/conv_1.cpp:21]   --->   Operation 925 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 19> <Delay = 6.67>
ST_56 : Operation 926 [1/1] (0.00ns)   --->   "%w_sum_1_4_0 = phi float [ 0.000000e+00, %W_Row_Loop11 ], [ %w_sum_3_4, %28 ]" [conv/conv_1.cpp:26]   --->   Operation 926 'phi' 'w_sum_1_4_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 927 [1/1] (0.00ns)   --->   "%wc_0_4_0 = phi i2 [ 0, %W_Row_Loop11 ], [ %add_ln21_12, %28 ]" [conv/conv_1.cpp:21]   --->   Operation 927 'phi' 'wc_0_4_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_4_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 928 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 929 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_4_0, -1" [conv/conv_1.cpp:21]   --->   Operation 929 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 930 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 930 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 931 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_4_0, 1" [conv/conv_1.cpp:21]   --->   Operation 931 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop12, label %28" [conv/conv_1.cpp:21]   --->   Operation 932 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 933 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln21_12, %c_0" [conv/conv_1.cpp:26]   --->   Operation 933 'add' 'add_ln26_13' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i5 %add_ln26_13 to i11" [conv/conv_1.cpp:26]   --->   Operation 934 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_56 : Operation 935 [1/1] (1.63ns)   --->   "%add_ln26_110 = add i11 %sub_ln26, %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 935 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i11 %add_ln26_110 to i64" [conv/conv_1.cpp:26]   --->   Operation 936 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_56 : Operation 937 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 937 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_56 : Operation 938 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 938 'load' 'conv_input_load_12' <Predicate = (!icmp_ln21_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_56 : Operation 939 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_32) nounwind" [conv/conv_1.cpp:30]   --->   Operation 939 'specregionend' 'empty_29' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_56 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 940 'specregionbegin' 'tmp_34' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_56 : Operation 941 [1/1] (1.76ns)   --->   "br label %29" [conv/conv_1.cpp:21]   --->   Operation 941 'br' <Predicate = (icmp_ln21_12)> <Delay = 1.76>

State 57 <SV = 20> <Delay = 15.6>
ST_57 : Operation 942 [1/1] (1.77ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAC9DED40000000, float 0xBFC1BC68A0000000, float 0x3FBDD6B500000000, i2 %wc_0_4_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 942 'mux' 'tmp_35' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 943 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 943 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_57 : Operation 944 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %tmp_35, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 944 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 34.9>
ST_58 : Operation 945 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %tmp_35, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 945 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 946 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4_0, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 946 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 22.5>
ST_59 : Operation 947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 947 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 948 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_1_4_0, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 948 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 949 [1/1] (0.00ns)   --->   "br label %27" [conv/conv_1.cpp:21]   --->   Operation 949 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 20> <Delay = 6.67>
ST_60 : Operation 950 [1/1] (0.00ns)   --->   "%w_sum_1_4_1 = phi float [ %w_sum_1_4_0, %W_Row_Loop12 ], [ %w_sum_3_4_1, %30 ]" [conv/conv_1.cpp:26]   --->   Operation 950 'phi' 'w_sum_1_4_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 951 [1/1] (0.00ns)   --->   "%wc_0_4_1 = phi i2 [ 0, %W_Row_Loop12 ], [ %add_ln21_13, %30 ]" [conv/conv_1.cpp:21]   --->   Operation 951 'phi' 'wc_0_4_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_4_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 952 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 953 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_4_1, -1" [conv/conv_1.cpp:21]   --->   Operation 953 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 954 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 954 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 955 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_4_1, 1" [conv/conv_1.cpp:21]   --->   Operation 955 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 956 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop13, label %30" [conv/conv_1.cpp:21]   --->   Operation 956 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 957 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln21_13, %c_0" [conv/conv_1.cpp:26]   --->   Operation 957 'add' 'add_ln26_14' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i5 %add_ln26_14 to i11" [conv/conv_1.cpp:26]   --->   Operation 958 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_60 : Operation 959 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i11 %sub_ln26_1, %zext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 959 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i11 %add_ln26_111 to i64" [conv/conv_1.cpp:26]   --->   Operation 960 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_60 : Operation 961 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 961 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_60 : Operation 962 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 962 'load' 'conv_input_load_13' <Predicate = (!icmp_ln21_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_60 : Operation 963 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_34) nounwind" [conv/conv_1.cpp:30]   --->   Operation 963 'specregionend' 'empty_31' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_60 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 964 'specregionbegin' 'tmp_36' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_60 : Operation 965 [1/1] (1.76ns)   --->   "br label %31" [conv/conv_1.cpp:21]   --->   Operation 965 'br' <Predicate = (icmp_ln21_13)> <Delay = 1.76>

State 61 <SV = 21> <Delay = 15.6>
ST_61 : Operation 966 [1/1] (1.77ns)   --->   "%tmp_37 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F795E5B40000000, float 0x3FB95BB460000000, float 0x3F942DB2E0000000, i2 %wc_0_4_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 966 'mux' 'tmp_37' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 967 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 967 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_61 : Operation 968 [2/2] (12.3ns)   --->   "%tmp_1_4_1 = fmul float %tmp_37, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 968 'fmul' 'tmp_1_4_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 22> <Delay = 34.9>
ST_62 : Operation 969 [1/2] (12.3ns)   --->   "%tmp_1_4_1 = fmul float %tmp_37, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 969 'fmul' 'tmp_1_4_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 970 [2/2] (22.5ns)   --->   "%w_sum_3_4_1 = fadd float %w_sum_1_4_1, %tmp_1_4_1" [conv/conv_1.cpp:26]   --->   Operation 970 'fadd' 'w_sum_3_4_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 23> <Delay = 22.5>
ST_63 : Operation 971 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 971 'specloopname' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 972 [1/2] (22.5ns)   --->   "%w_sum_3_4_1 = fadd float %w_sum_1_4_1, %tmp_1_4_1" [conv/conv_1.cpp:26]   --->   Operation 972 'fadd' 'w_sum_3_4_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 973 [1/1] (0.00ns)   --->   "br label %29" [conv/conv_1.cpp:21]   --->   Operation 973 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 21> <Delay = 22.5>
ST_64 : Operation 974 [1/1] (0.00ns)   --->   "%w_sum_1_4_2 = phi float [ %w_sum_1_4_1, %W_Row_Loop13 ], [ %w_sum_3_4_2, %32 ]" [conv/conv_1.cpp:26]   --->   Operation 974 'phi' 'w_sum_1_4_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 975 [1/1] (0.00ns)   --->   "%wc_0_4_2 = phi i2 [ 0, %W_Row_Loop13 ], [ %add_ln21_14, %32 ]" [conv/conv_1.cpp:21]   --->   Operation 975 'phi' 'wc_0_4_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_4_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 976 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 977 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_4_2, -1" [conv/conv_1.cpp:21]   --->   Operation 977 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 978 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 978 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 979 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_4_2, 1" [conv/conv_1.cpp:21]   --->   Operation 979 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 980 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop14, label %32" [conv/conv_1.cpp:21]   --->   Operation 980 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 981 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln21_14, %c_0" [conv/conv_1.cpp:26]   --->   Operation 981 'add' 'add_ln26_15' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i5 %add_ln26_15 to i11" [conv/conv_1.cpp:26]   --->   Operation 982 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_64 : Operation 983 [1/1] (1.63ns)   --->   "%add_ln26_112 = add i11 %sub_ln26_2, %zext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 983 'add' 'add_ln26_112' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i11 %add_ln26_112 to i64" [conv/conv_1.cpp:26]   --->   Operation 984 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_64 : Operation 985 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 985 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_64 : Operation 986 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 986 'load' 'conv_input_load_14' <Predicate = (!icmp_ln21_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_64 : Operation 987 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1_4_2, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 987 'fadd' 'w_sum_4' <Predicate = (icmp_ln21_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 988 'specregionbegin' 'tmp_40' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 65 <SV = 22> <Delay = 15.6>
ST_65 : Operation 989 [1/1] (1.77ns)   --->   "%tmp_41 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4B7D040000000, float 0xBFC03F8940000000, float 0x3FB8312FA0000000, i2 %wc_0_4_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 989 'mux' 'tmp_41' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 990 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 990 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_65 : Operation 991 [2/2] (12.3ns)   --->   "%tmp_1_4_2 = fmul float %tmp_41, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 991 'fmul' 'tmp_1_4_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 34.9>
ST_66 : Operation 992 [1/2] (12.3ns)   --->   "%tmp_1_4_2 = fmul float %tmp_41, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 992 'fmul' 'tmp_1_4_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 993 [2/2] (22.5ns)   --->   "%w_sum_3_4_2 = fadd float %w_sum_1_4_2, %tmp_1_4_2" [conv/conv_1.cpp:26]   --->   Operation 993 'fadd' 'w_sum_3_4_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 22.5>
ST_67 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 994 'specloopname' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 995 [1/2] (22.5ns)   --->   "%w_sum_3_4_2 = fadd float %w_sum_1_4_2, %tmp_1_4_2" [conv/conv_1.cpp:26]   --->   Operation 995 'fadd' 'w_sum_3_4_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 996 [1/1] (0.00ns)   --->   "br label %31" [conv/conv_1.cpp:21]   --->   Operation 996 'br' <Predicate = true> <Delay = 0.00>

State 68 <SV = 22> <Delay = 33.5>
ST_68 : Operation 997 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_36) nounwind" [conv/conv_1.cpp:30]   --->   Operation 997 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 998 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1_4_2, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 998 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 999 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv_1.cpp:34]   --->   Operation 999 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1000 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv_1.cpp:34]   --->   Operation 1001 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1002 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_38, -1" [conv/conv_1.cpp:34]   --->   Operation 1002 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1003 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv_1.cpp:34]   --->   Operation 1003 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv_1.cpp:34]   --->   Operation 1004 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1005 [1/1] (6.78ns)   --->   "%tmp_39 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1005 'fcmp' 'tmp_39' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_39" [conv/conv_1.cpp:34]   --->   Operation 1006 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1007 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1007 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1008 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv_1.cpp:35]   --->   Operation 1008 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_68 : Operation 1009 [1/1] (1.76ns)   --->   "br label %33" [conv/conv_1.cpp:21]   --->   Operation 1009 'br' <Predicate = true> <Delay = 1.76>

State 69 <SV = 23> <Delay = 6.67>
ST_69 : Operation 1010 [1/1] (0.00ns)   --->   "%w_sum_1_5_0 = phi float [ 0.000000e+00, %W_Row_Loop14 ], [ %w_sum_3_5, %34 ]" [conv/conv_1.cpp:26]   --->   Operation 1010 'phi' 'w_sum_1_5_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1011 [1/1] (0.00ns)   --->   "%wc_0_5_0 = phi i2 [ 0, %W_Row_Loop14 ], [ %add_ln21_15, %34 ]" [conv/conv_1.cpp:21]   --->   Operation 1011 'phi' 'wc_0_5_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_5_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1012 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1013 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_5_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1013 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1014 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1014 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1015 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_5_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1015 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1016 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop15, label %34" [conv/conv_1.cpp:21]   --->   Operation 1016 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1017 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln21_15, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1017 'add' 'add_ln26_16' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i5 %add_ln26_16 to i11" [conv/conv_1.cpp:26]   --->   Operation 1018 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_69 : Operation 1019 [1/1] (1.63ns)   --->   "%add_ln26_113 = add i11 %sub_ln26, %zext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 1019 'add' 'add_ln26_113' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i11 %add_ln26_113 to i64" [conv/conv_1.cpp:26]   --->   Operation 1020 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_69 : Operation 1021 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 1021 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_69 : Operation 1022 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1022 'load' 'conv_input_load_15' <Predicate = (!icmp_ln21_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 1023 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_40) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1023 'specregionend' 'empty_35' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_69 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1024 'specregionbegin' 'tmp_42' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_69 : Operation 1025 [1/1] (1.76ns)   --->   "br label %35" [conv/conv_1.cpp:21]   --->   Operation 1025 'br' <Predicate = (icmp_ln21_15)> <Delay = 1.76>

State 70 <SV = 24> <Delay = 15.6>
ST_70 : Operation 1026 [1/1] (1.77ns)   --->   "%tmp_43 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE2C95900000000, float 0xBFE27B7FA0000000, float 0xBFC583DC40000000, i2 %wc_0_5_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1026 'mux' 'tmp_43' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1027 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 1027 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_70 : Operation 1028 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %tmp_43, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1028 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 25> <Delay = 34.9>
ST_71 : Operation 1029 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %tmp_43, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 1029 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1030 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5_0, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 1030 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 26> <Delay = 22.5>
ST_72 : Operation 1031 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1031 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1032 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_1_5_0, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 1032 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1033 [1/1] (0.00ns)   --->   "br label %33" [conv/conv_1.cpp:21]   --->   Operation 1033 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 24> <Delay = 6.67>
ST_73 : Operation 1034 [1/1] (0.00ns)   --->   "%w_sum_1_5_1 = phi float [ %w_sum_1_5_0, %W_Row_Loop15 ], [ %w_sum_3_5_1, %36 ]" [conv/conv_1.cpp:26]   --->   Operation 1034 'phi' 'w_sum_1_5_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1035 [1/1] (0.00ns)   --->   "%wc_0_5_1 = phi i2 [ 0, %W_Row_Loop15 ], [ %add_ln21_16, %36 ]" [conv/conv_1.cpp:21]   --->   Operation 1035 'phi' 'wc_0_5_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_5_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1036 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1037 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_5_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1037 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1038 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1038 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1039 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_5_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1039 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1040 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop16, label %36" [conv/conv_1.cpp:21]   --->   Operation 1040 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1041 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln21_16, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1041 'add' 'add_ln26_17' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i5 %add_ln26_17 to i11" [conv/conv_1.cpp:26]   --->   Operation 1042 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_73 : Operation 1043 [1/1] (1.63ns)   --->   "%add_ln26_114 = add i11 %sub_ln26_1, %zext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1043 'add' 'add_ln26_114' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i11 %add_ln26_114 to i64" [conv/conv_1.cpp:26]   --->   Operation 1044 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_73 : Operation 1045 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 1045 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_73 : Operation 1046 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1046 'load' 'conv_input_load_16' <Predicate = (!icmp_ln21_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_73 : Operation 1047 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_42) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1047 'specregionend' 'empty_37' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_73 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1048 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_73 : Operation 1049 [1/1] (1.76ns)   --->   "br label %37" [conv/conv_1.cpp:21]   --->   Operation 1049 'br' <Predicate = (icmp_ln21_16)> <Delay = 1.76>

State 74 <SV = 25> <Delay = 15.6>
ST_74 : Operation 1050 [1/1] (1.77ns)   --->   "%tmp_45 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD17EADE0000000, float 0xBFAC6CC3C0000000, float 0xBFE107AA20000000, i2 %wc_0_5_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1050 'mux' 'tmp_45' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1051 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 1051 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_74 : Operation 1052 [2/2] (12.3ns)   --->   "%tmp_1_5_1 = fmul float %tmp_45, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1052 'fmul' 'tmp_1_5_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 34.9>
ST_75 : Operation 1053 [1/2] (12.3ns)   --->   "%tmp_1_5_1 = fmul float %tmp_45, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 1053 'fmul' 'tmp_1_5_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1054 [2/2] (22.5ns)   --->   "%w_sum_3_5_1 = fadd float %w_sum_1_5_1, %tmp_1_5_1" [conv/conv_1.cpp:26]   --->   Operation 1054 'fadd' 'w_sum_3_5_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 27> <Delay = 22.5>
ST_76 : Operation 1055 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1055 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1056 [1/2] (22.5ns)   --->   "%w_sum_3_5_1 = fadd float %w_sum_1_5_1, %tmp_1_5_1" [conv/conv_1.cpp:26]   --->   Operation 1056 'fadd' 'w_sum_3_5_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1057 [1/1] (0.00ns)   --->   "br label %35" [conv/conv_1.cpp:21]   --->   Operation 1057 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 25> <Delay = 22.5>
ST_77 : Operation 1058 [1/1] (0.00ns)   --->   "%w_sum_1_5_2 = phi float [ %w_sum_1_5_1, %W_Row_Loop16 ], [ %w_sum_3_5_2, %38 ]" [conv/conv_1.cpp:26]   --->   Operation 1058 'phi' 'w_sum_1_5_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1059 [1/1] (0.00ns)   --->   "%wc_0_5_2 = phi i2 [ 0, %W_Row_Loop16 ], [ %add_ln21_17, %38 ]" [conv/conv_1.cpp:21]   --->   Operation 1059 'phi' 'wc_0_5_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_5_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1060 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1061 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_5_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1061 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1062 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1062 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1063 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_5_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1063 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1064 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop17, label %38" [conv/conv_1.cpp:21]   --->   Operation 1064 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1065 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln21_17, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1065 'add' 'add_ln26_18' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i5 %add_ln26_18 to i11" [conv/conv_1.cpp:26]   --->   Operation 1066 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_77 : Operation 1067 [1/1] (1.63ns)   --->   "%add_ln26_115 = add i11 %sub_ln26_2, %zext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1067 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i11 %add_ln26_115 to i64" [conv/conv_1.cpp:26]   --->   Operation 1068 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_77 : Operation 1069 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 1069 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_77 : Operation 1070 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1070 'load' 'conv_input_load_17' <Predicate = (!icmp_ln21_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_77 : Operation 1071 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_1_5_2, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 1071 'fadd' 'w_sum_5' <Predicate = (icmp_ln21_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1072 'specregionbegin' 'tmp_48' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 78 <SV = 26> <Delay = 15.6>
ST_78 : Operation 1073 [1/1] (1.77ns)   --->   "%tmp_49 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD6F83220000000, float 0x3FC707BEE0000000, float 0x3FC84CA5E0000000, i2 %wc_0_5_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1073 'mux' 'tmp_49' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1074 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 1074 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_78 : Operation 1075 [2/2] (12.3ns)   --->   "%tmp_1_5_2 = fmul float %tmp_49, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1075 'fmul' 'tmp_1_5_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 27> <Delay = 34.9>
ST_79 : Operation 1076 [1/2] (12.3ns)   --->   "%tmp_1_5_2 = fmul float %tmp_49, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 1076 'fmul' 'tmp_1_5_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1077 [2/2] (22.5ns)   --->   "%w_sum_3_5_2 = fadd float %w_sum_1_5_2, %tmp_1_5_2" [conv/conv_1.cpp:26]   --->   Operation 1077 'fadd' 'w_sum_3_5_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 28> <Delay = 22.5>
ST_80 : Operation 1078 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1078 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1079 [1/2] (22.5ns)   --->   "%w_sum_3_5_2 = fadd float %w_sum_1_5_2, %tmp_1_5_2" [conv/conv_1.cpp:26]   --->   Operation 1079 'fadd' 'w_sum_3_5_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1080 [1/1] (0.00ns)   --->   "br label %37" [conv/conv_1.cpp:21]   --->   Operation 1080 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 26> <Delay = 33.5>
ST_81 : Operation 1081 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_44) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1081 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1082 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_1_5_2, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 1082 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv_1.cpp:34]   --->   Operation 1083 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1084 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv_1.cpp:34]   --->   Operation 1085 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1086 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_46, -1" [conv/conv_1.cpp:34]   --->   Operation 1086 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1087 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv_1.cpp:34]   --->   Operation 1087 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv_1.cpp:34]   --->   Operation 1088 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1089 [1/1] (6.78ns)   --->   "%tmp_47 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1089 'fcmp' 'tmp_47' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_47" [conv/conv_1.cpp:34]   --->   Operation 1090 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1091 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1091 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1092 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv_1.cpp:35]   --->   Operation 1092 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_81 : Operation 1093 [1/1] (1.76ns)   --->   "br label %39" [conv/conv_1.cpp:21]   --->   Operation 1093 'br' <Predicate = true> <Delay = 1.76>

State 82 <SV = 27> <Delay = 6.67>
ST_82 : Operation 1094 [1/1] (0.00ns)   --->   "%w_sum_1_6_0 = phi float [ 0.000000e+00, %W_Row_Loop17 ], [ %w_sum_3_6, %40 ]" [conv/conv_1.cpp:26]   --->   Operation 1094 'phi' 'w_sum_1_6_0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1095 [1/1] (0.00ns)   --->   "%wc_0_6_0 = phi i2 [ 0, %W_Row_Loop17 ], [ %add_ln21_18, %40 ]" [conv/conv_1.cpp:21]   --->   Operation 1095 'phi' 'wc_0_6_0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i2 %wc_0_6_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1096 'zext' 'zext_ln21_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1097 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_6_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1097 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1098 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1098 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1099 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_6_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1099 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop18, label %40" [conv/conv_1.cpp:21]   --->   Operation 1100 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1101 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln21_18, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1101 'add' 'add_ln26_19' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i5 %add_ln26_19 to i11" [conv/conv_1.cpp:26]   --->   Operation 1102 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_82 : Operation 1103 [1/1] (1.63ns)   --->   "%add_ln26_116 = add i11 %sub_ln26, %zext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1103 'add' 'add_ln26_116' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i11 %add_ln26_116 to i64" [conv/conv_1.cpp:26]   --->   Operation 1104 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_82 : Operation 1105 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 1105 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_82 : Operation 1106 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1106 'load' 'conv_input_load_18' <Predicate = (!icmp_ln21_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_82 : Operation 1107 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_48) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1107 'specregionend' 'empty_41' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_82 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1108 'specregionbegin' 'tmp_50' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_82 : Operation 1109 [1/1] (1.76ns)   --->   "br label %41" [conv/conv_1.cpp:21]   --->   Operation 1109 'br' <Predicate = (icmp_ln21_18)> <Delay = 1.76>

State 83 <SV = 28> <Delay = 15.6>
ST_83 : Operation 1110 [1/1] (1.77ns)   --->   "%tmp_51 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFAE285680000000, float 0x3FC2738420000000, float 0xBFD0A27900000000, i2 %wc_0_6_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1110 'mux' 'tmp_51' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1111 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 1111 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_83 : Operation 1112 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %tmp_51, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1112 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 29> <Delay = 34.9>
ST_84 : Operation 1113 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %tmp_51, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 1113 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1114 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6_0, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 1114 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 30> <Delay = 22.5>
ST_85 : Operation 1115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1116 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_1_6_0, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 1116 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1117 [1/1] (0.00ns)   --->   "br label %39" [conv/conv_1.cpp:21]   --->   Operation 1117 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 28> <Delay = 6.67>
ST_86 : Operation 1118 [1/1] (0.00ns)   --->   "%w_sum_1_6_1 = phi float [ %w_sum_1_6_0, %W_Row_Loop18 ], [ %w_sum_3_6_1, %42 ]" [conv/conv_1.cpp:26]   --->   Operation 1118 'phi' 'w_sum_1_6_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1119 [1/1] (0.00ns)   --->   "%wc_0_6_1 = phi i2 [ 0, %W_Row_Loop18 ], [ %add_ln21_19, %42 ]" [conv/conv_1.cpp:21]   --->   Operation 1119 'phi' 'wc_0_6_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i2 %wc_0_6_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1120 'zext' 'zext_ln21_19' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1121 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_6_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1121 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1122 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1122 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1123 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_6_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1123 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop19, label %42" [conv/conv_1.cpp:21]   --->   Operation 1124 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1125 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln21_19, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1125 'add' 'add_ln26_20' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i5 %add_ln26_20 to i11" [conv/conv_1.cpp:26]   --->   Operation 1126 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_86 : Operation 1127 [1/1] (1.63ns)   --->   "%add_ln26_117 = add i11 %sub_ln26_1, %zext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 1127 'add' 'add_ln26_117' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i11 %add_ln26_117 to i64" [conv/conv_1.cpp:26]   --->   Operation 1128 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_86 : Operation 1129 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 1129 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_86 : Operation 1130 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1130 'load' 'conv_input_load_19' <Predicate = (!icmp_ln21_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_86 : Operation 1131 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_50) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1131 'specregionend' 'empty_43' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_86 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1132 'specregionbegin' 'tmp_52' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_86 : Operation 1133 [1/1] (1.76ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1133 'br' <Predicate = (icmp_ln21_19)> <Delay = 1.76>

State 87 <SV = 29> <Delay = 15.6>
ST_87 : Operation 1134 [1/1] (1.77ns)   --->   "%tmp_53 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F7A128720000000, float 0x3FA32468A0000000, float 0x3FCD94E080000000, i2 %wc_0_6_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1134 'mux' 'tmp_53' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1135 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 1135 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_87 : Operation 1136 [2/2] (12.3ns)   --->   "%tmp_1_6_1 = fmul float %tmp_53, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1136 'fmul' 'tmp_1_6_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 30> <Delay = 34.9>
ST_88 : Operation 1137 [1/2] (12.3ns)   --->   "%tmp_1_6_1 = fmul float %tmp_53, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 1137 'fmul' 'tmp_1_6_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1138 [2/2] (22.5ns)   --->   "%w_sum_3_6_1 = fadd float %w_sum_1_6_1, %tmp_1_6_1" [conv/conv_1.cpp:26]   --->   Operation 1138 'fadd' 'w_sum_3_6_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 31> <Delay = 22.5>
ST_89 : Operation 1139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1140 [1/2] (22.5ns)   --->   "%w_sum_3_6_1 = fadd float %w_sum_1_6_1, %tmp_1_6_1" [conv/conv_1.cpp:26]   --->   Operation 1140 'fadd' 'w_sum_3_6_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1141 [1/1] (0.00ns)   --->   "br label %41" [conv/conv_1.cpp:21]   --->   Operation 1141 'br' <Predicate = true> <Delay = 0.00>

State 90 <SV = 29> <Delay = 22.5>
ST_90 : Operation 1142 [1/1] (0.00ns)   --->   "%w_sum_1_6_2 = phi float [ %w_sum_1_6_1, %W_Row_Loop19 ], [ %w_sum_3_6_2, %44 ]" [conv/conv_1.cpp:26]   --->   Operation 1142 'phi' 'w_sum_1_6_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1143 [1/1] (0.00ns)   --->   "%wc_0_6_2 = phi i2 [ 0, %W_Row_Loop19 ], [ %add_ln21_20, %44 ]" [conv/conv_1.cpp:21]   --->   Operation 1143 'phi' 'wc_0_6_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i2 %wc_0_6_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1144 'zext' 'zext_ln21_20' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1145 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_6_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1145 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1146 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1146 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1147 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_6_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1147 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop20, label %44" [conv/conv_1.cpp:21]   --->   Operation 1148 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1149 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln21_20, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1149 'add' 'add_ln26_21' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i5 %add_ln26_21 to i11" [conv/conv_1.cpp:26]   --->   Operation 1150 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_90 : Operation 1151 [1/1] (1.63ns)   --->   "%add_ln26_118 = add i11 %sub_ln26_2, %zext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1151 'add' 'add_ln26_118' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i11 %add_ln26_118 to i64" [conv/conv_1.cpp:26]   --->   Operation 1152 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_90 : Operation 1153 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 1153 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_90 : Operation 1154 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1154 'load' 'conv_input_load_20' <Predicate = (!icmp_ln21_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_90 : Operation 1155 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_1_6_2, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 1155 'fadd' 'w_sum_6' <Predicate = (icmp_ln21_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1156 'specregionbegin' 'tmp_56' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 91 <SV = 30> <Delay = 15.6>
ST_91 : Operation 1157 [1/1] (1.77ns)   --->   "%tmp_57 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA9F8B920000000, float 0xBFC390F820000000, float 0x3F7C95C3C0000000, i2 %wc_0_6_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1157 'mux' 'tmp_57' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1158 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 1158 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_91 : Operation 1159 [2/2] (12.3ns)   --->   "%tmp_1_6_2 = fmul float %tmp_57, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1159 'fmul' 'tmp_1_6_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 31> <Delay = 34.9>
ST_92 : Operation 1160 [1/2] (12.3ns)   --->   "%tmp_1_6_2 = fmul float %tmp_57, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 1160 'fmul' 'tmp_1_6_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1161 [2/2] (22.5ns)   --->   "%w_sum_3_6_2 = fadd float %w_sum_1_6_2, %tmp_1_6_2" [conv/conv_1.cpp:26]   --->   Operation 1161 'fadd' 'w_sum_3_6_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 32> <Delay = 22.5>
ST_93 : Operation 1162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1163 [1/2] (22.5ns)   --->   "%w_sum_3_6_2 = fadd float %w_sum_1_6_2, %tmp_1_6_2" [conv/conv_1.cpp:26]   --->   Operation 1163 'fadd' 'w_sum_3_6_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1164 [1/1] (0.00ns)   --->   "br label %43" [conv/conv_1.cpp:21]   --->   Operation 1164 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 30> <Delay = 33.5>
ST_94 : Operation 1165 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_52) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1165 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1166 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_1_6_2, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 1166 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv_1.cpp:34]   --->   Operation 1167 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1168 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv_1.cpp:34]   --->   Operation 1169 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1170 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_54, -1" [conv/conv_1.cpp:34]   --->   Operation 1170 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1171 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv_1.cpp:34]   --->   Operation 1171 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv_1.cpp:34]   --->   Operation 1172 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1173 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1173 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_55" [conv/conv_1.cpp:34]   --->   Operation 1174 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1175 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1175 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1176 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv_1.cpp:35]   --->   Operation 1176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_94 : Operation 1177 [1/1] (1.76ns)   --->   "br label %45" [conv/conv_1.cpp:21]   --->   Operation 1177 'br' <Predicate = true> <Delay = 1.76>

State 95 <SV = 31> <Delay = 6.67>
ST_95 : Operation 1178 [1/1] (0.00ns)   --->   "%w_sum_1_7_0 = phi float [ 0.000000e+00, %W_Row_Loop20 ], [ %w_sum_3_7, %46 ]" [conv/conv_1.cpp:26]   --->   Operation 1178 'phi' 'w_sum_1_7_0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1179 [1/1] (0.00ns)   --->   "%wc_0_7_0 = phi i2 [ 0, %W_Row_Loop20 ], [ %add_ln21_21, %46 ]" [conv/conv_1.cpp:21]   --->   Operation 1179 'phi' 'wc_0_7_0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i2 %wc_0_7_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1180 'zext' 'zext_ln21_21' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1181 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_7_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1181 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1182 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1182 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1183 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_7_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1183 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop21, label %46" [conv/conv_1.cpp:21]   --->   Operation 1184 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1185 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln21_21, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1185 'add' 'add_ln26_22' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i5 %add_ln26_22 to i11" [conv/conv_1.cpp:26]   --->   Operation 1186 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_95 : Operation 1187 [1/1] (1.63ns)   --->   "%add_ln26_119 = add i11 %sub_ln26, %zext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1187 'add' 'add_ln26_119' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i11 %add_ln26_119 to i64" [conv/conv_1.cpp:26]   --->   Operation 1188 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_95 : Operation 1189 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 1189 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_95 : Operation 1190 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 1190 'load' 'conv_input_load_21' <Predicate = (!icmp_ln21_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_95 : Operation 1191 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_56) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1191 'specregionend' 'empty_47' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_95 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1192 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_95 : Operation 1193 [1/1] (1.76ns)   --->   "br label %47" [conv/conv_1.cpp:21]   --->   Operation 1193 'br' <Predicate = (icmp_ln21_21)> <Delay = 1.76>

State 96 <SV = 32> <Delay = 15.6>
ST_96 : Operation 1194 [1/1] (1.77ns)   --->   "%tmp_59 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCE1A7820000000, float 0x3FB7913A00000000, float 0x3F79A1B4E0000000, i2 %wc_0_7_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1194 'mux' 'tmp_59' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1195 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 1195 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_96 : Operation 1196 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %tmp_59, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 1196 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 33> <Delay = 34.9>
ST_97 : Operation 1197 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %tmp_59, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 1197 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1198 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7_0, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 1198 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 34> <Delay = 22.5>
ST_98 : Operation 1199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1199 'specloopname' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1200 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_1_7_0, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 1200 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1201 [1/1] (0.00ns)   --->   "br label %45" [conv/conv_1.cpp:21]   --->   Operation 1201 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 32> <Delay = 6.67>
ST_99 : Operation 1202 [1/1] (0.00ns)   --->   "%w_sum_1_7_1 = phi float [ %w_sum_1_7_0, %W_Row_Loop21 ], [ %w_sum_3_7_1, %48 ]" [conv/conv_1.cpp:26]   --->   Operation 1202 'phi' 'w_sum_1_7_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1203 [1/1] (0.00ns)   --->   "%wc_0_7_1 = phi i2 [ 0, %W_Row_Loop21 ], [ %add_ln21_22, %48 ]" [conv/conv_1.cpp:21]   --->   Operation 1203 'phi' 'wc_0_7_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i2 %wc_0_7_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1204 'zext' 'zext_ln21_22' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1205 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_7_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1205 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1206 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1206 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1207 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_7_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1207 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop22, label %48" [conv/conv_1.cpp:21]   --->   Operation 1208 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1209 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln21_22, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1209 'add' 'add_ln26_23' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i5 %add_ln26_23 to i11" [conv/conv_1.cpp:26]   --->   Operation 1210 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_99 : Operation 1211 [1/1] (1.63ns)   --->   "%add_ln26_120 = add i11 %sub_ln26_1, %zext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1211 'add' 'add_ln26_120' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i11 %add_ln26_120 to i64" [conv/conv_1.cpp:26]   --->   Operation 1212 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_99 : Operation 1213 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1213 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_99 : Operation 1214 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 1214 'load' 'conv_input_load_22' <Predicate = (!icmp_ln21_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_99 : Operation 1215 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_58) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1215 'specregionend' 'empty_49' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_99 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1216 'specregionbegin' 'tmp_60' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_99 : Operation 1217 [1/1] (1.76ns)   --->   "br label %49" [conv/conv_1.cpp:21]   --->   Operation 1217 'br' <Predicate = (icmp_ln21_22)> <Delay = 1.76>

State 100 <SV = 33> <Delay = 15.6>
ST_100 : Operation 1218 [1/1] (1.77ns)   --->   "%tmp_61 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F81774400000000, float 0x3FD3349D60000000, float 0x3FD28EE1E0000000, i2 %wc_0_7_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1218 'mux' 'tmp_61' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1219 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 1219 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_100 : Operation 1220 [2/2] (12.3ns)   --->   "%tmp_1_7_1 = fmul float %tmp_61, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 1220 'fmul' 'tmp_1_7_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 34> <Delay = 34.9>
ST_101 : Operation 1221 [1/2] (12.3ns)   --->   "%tmp_1_7_1 = fmul float %tmp_61, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 1221 'fmul' 'tmp_1_7_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1222 [2/2] (22.5ns)   --->   "%w_sum_3_7_1 = fadd float %w_sum_1_7_1, %tmp_1_7_1" [conv/conv_1.cpp:26]   --->   Operation 1222 'fadd' 'w_sum_3_7_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 35> <Delay = 22.5>
ST_102 : Operation 1223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1223 'specloopname' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1224 [1/2] (22.5ns)   --->   "%w_sum_3_7_1 = fadd float %w_sum_1_7_1, %tmp_1_7_1" [conv/conv_1.cpp:26]   --->   Operation 1224 'fadd' 'w_sum_3_7_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1225 [1/1] (0.00ns)   --->   "br label %47" [conv/conv_1.cpp:21]   --->   Operation 1225 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 33> <Delay = 22.5>
ST_103 : Operation 1226 [1/1] (0.00ns)   --->   "%w_sum_1_7_2 = phi float [ %w_sum_1_7_1, %W_Row_Loop22 ], [ %w_sum_3_7_2, %50 ]" [conv/conv_1.cpp:26]   --->   Operation 1226 'phi' 'w_sum_1_7_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1227 [1/1] (0.00ns)   --->   "%wc_0_7_2 = phi i2 [ 0, %W_Row_Loop22 ], [ %add_ln21_23, %50 ]" [conv/conv_1.cpp:21]   --->   Operation 1227 'phi' 'wc_0_7_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i2 %wc_0_7_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1228 'zext' 'zext_ln21_23' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1229 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_7_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1229 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1230 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1230 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1231 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_7_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1231 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop23, label %50" [conv/conv_1.cpp:21]   --->   Operation 1232 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1233 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln21_23, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1233 'add' 'add_ln26_24' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i5 %add_ln26_24 to i11" [conv/conv_1.cpp:26]   --->   Operation 1234 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_103 : Operation 1235 [1/1] (1.63ns)   --->   "%add_ln26_121 = add i11 %sub_ln26_2, %zext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1235 'add' 'add_ln26_121' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i11 %add_ln26_121 to i64" [conv/conv_1.cpp:26]   --->   Operation 1236 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_103 : Operation 1237 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 1237 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_103 : Operation 1238 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 1238 'load' 'conv_input_load_23' <Predicate = (!icmp_ln21_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_103 : Operation 1239 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_1_7_2, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 1239 'fadd' 'w_sum_7' <Predicate = (icmp_ln21_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1240 'specregionbegin' 'tmp_64' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 104 <SV = 34> <Delay = 15.6>
ST_104 : Operation 1241 [1/1] (1.77ns)   --->   "%tmp_65 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD6E37680000000, float 0xBFD7085B20000000, float 0xBFC3F480A0000000, i2 %wc_0_7_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1241 'mux' 'tmp_65' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1242 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 1242 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_104 : Operation 1243 [2/2] (12.3ns)   --->   "%tmp_1_7_2 = fmul float %tmp_65, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 1243 'fmul' 'tmp_1_7_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 35> <Delay = 34.9>
ST_105 : Operation 1244 [1/2] (12.3ns)   --->   "%tmp_1_7_2 = fmul float %tmp_65, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 1244 'fmul' 'tmp_1_7_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1245 [2/2] (22.5ns)   --->   "%w_sum_3_7_2 = fadd float %w_sum_1_7_2, %tmp_1_7_2" [conv/conv_1.cpp:26]   --->   Operation 1245 'fadd' 'w_sum_3_7_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 36> <Delay = 22.5>
ST_106 : Operation 1246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1246 'specloopname' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1247 [1/2] (22.5ns)   --->   "%w_sum_3_7_2 = fadd float %w_sum_1_7_2, %tmp_1_7_2" [conv/conv_1.cpp:26]   --->   Operation 1247 'fadd' 'w_sum_3_7_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1248 [1/1] (0.00ns)   --->   "br label %49" [conv/conv_1.cpp:21]   --->   Operation 1248 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 34> <Delay = 33.5>
ST_107 : Operation 1249 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_60) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1249 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1250 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_1_7_2, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 1250 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv_1.cpp:34]   --->   Operation 1251 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1252 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv_1.cpp:34]   --->   Operation 1253 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1254 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_62, -1" [conv/conv_1.cpp:34]   --->   Operation 1254 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1255 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv_1.cpp:34]   --->   Operation 1255 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv_1.cpp:34]   --->   Operation 1256 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1257 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1257 'fcmp' 'tmp_63' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_63" [conv/conv_1.cpp:34]   --->   Operation 1258 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1259 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1259 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1260 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv_1.cpp:35]   --->   Operation 1260 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_107 : Operation 1261 [1/1] (1.76ns)   --->   "br label %51" [conv/conv_1.cpp:21]   --->   Operation 1261 'br' <Predicate = true> <Delay = 1.76>

State 108 <SV = 35> <Delay = 6.67>
ST_108 : Operation 1262 [1/1] (0.00ns)   --->   "%w_sum_1_8_0 = phi float [ 0.000000e+00, %W_Row_Loop23 ], [ %w_sum_3_8, %52 ]" [conv/conv_1.cpp:26]   --->   Operation 1262 'phi' 'w_sum_1_8_0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1263 [1/1] (0.00ns)   --->   "%wc_0_8_0 = phi i2 [ 0, %W_Row_Loop23 ], [ %add_ln21_24, %52 ]" [conv/conv_1.cpp:21]   --->   Operation 1263 'phi' 'wc_0_8_0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i2 %wc_0_8_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1264 'zext' 'zext_ln21_24' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1265 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_8_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1265 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1266 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1266 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1267 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_8_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1267 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop24, label %52" [conv/conv_1.cpp:21]   --->   Operation 1268 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1269 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln21_24, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1269 'add' 'add_ln26_25' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i5 %add_ln26_25 to i11" [conv/conv_1.cpp:26]   --->   Operation 1270 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_108 : Operation 1271 [1/1] (1.63ns)   --->   "%add_ln26_122 = add i11 %sub_ln26, %zext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1271 'add' 'add_ln26_122' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i11 %add_ln26_122 to i64" [conv/conv_1.cpp:26]   --->   Operation 1272 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_108 : Operation 1273 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1273 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_108 : Operation 1274 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1274 'load' 'conv_input_load_24' <Predicate = (!icmp_ln21_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_108 : Operation 1275 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_64) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1275 'specregionend' 'empty_53' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_108 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1276 'specregionbegin' 'tmp_66' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_108 : Operation 1277 [1/1] (1.76ns)   --->   "br label %53" [conv/conv_1.cpp:21]   --->   Operation 1277 'br' <Predicate = (icmp_ln21_24)> <Delay = 1.76>

State 109 <SV = 36> <Delay = 15.6>
ST_109 : Operation 1278 [1/1] (1.77ns)   --->   "%tmp_67 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD41A76E0000000, float 0x3FC6788580000000, float 0x3FC702AB80000000, i2 %wc_0_8_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1278 'mux' 'tmp_67' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1279 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1279 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_109 : Operation 1280 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %tmp_67, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1280 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 37> <Delay = 34.9>
ST_110 : Operation 1281 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %tmp_67, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1281 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1282 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8_0, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1282 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 38> <Delay = 22.5>
ST_111 : Operation 1283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1283 'specloopname' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1284 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_1_8_0, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1284 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1285 [1/1] (0.00ns)   --->   "br label %51" [conv/conv_1.cpp:21]   --->   Operation 1285 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 36> <Delay = 6.67>
ST_112 : Operation 1286 [1/1] (0.00ns)   --->   "%w_sum_1_8_1 = phi float [ %w_sum_1_8_0, %W_Row_Loop24 ], [ %w_sum_3_8_1, %54 ]" [conv/conv_1.cpp:26]   --->   Operation 1286 'phi' 'w_sum_1_8_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1287 [1/1] (0.00ns)   --->   "%wc_0_8_1 = phi i2 [ 0, %W_Row_Loop24 ], [ %add_ln21_25, %54 ]" [conv/conv_1.cpp:21]   --->   Operation 1287 'phi' 'wc_0_8_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i2 %wc_0_8_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1288 'zext' 'zext_ln21_25' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1289 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_8_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1289 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1290 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1290 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1291 [1/1] (1.56ns)   --->   "%add_ln21_25 = add i2 %wc_0_8_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1291 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1292 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop25, label %54" [conv/conv_1.cpp:21]   --->   Operation 1292 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1293 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %zext_ln21_25, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1293 'add' 'add_ln26_26' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i5 %add_ln26_26 to i11" [conv/conv_1.cpp:26]   --->   Operation 1294 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_112 : Operation 1295 [1/1] (1.63ns)   --->   "%add_ln26_123 = add i11 %sub_ln26_1, %zext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1295 'add' 'add_ln26_123' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i11 %add_ln26_123 to i64" [conv/conv_1.cpp:26]   --->   Operation 1296 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_112 : Operation 1297 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 1297 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_112 : Operation 1298 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1298 'load' 'conv_input_load_25' <Predicate = (!icmp_ln21_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_112 : Operation 1299 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_66) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1299 'specregionend' 'empty_55' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_112 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1300 'specregionbegin' 'tmp_68' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_112 : Operation 1301 [1/1] (1.76ns)   --->   "br label %55" [conv/conv_1.cpp:21]   --->   Operation 1301 'br' <Predicate = (icmp_ln21_25)> <Delay = 1.76>

State 113 <SV = 37> <Delay = 15.6>
ST_113 : Operation 1302 [1/1] (1.77ns)   --->   "%tmp_69 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD1C398A0000000, float 0x3FC2486EE0000000, float 0xBFD43D23A0000000, i2 %wc_0_8_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1302 'mux' 'tmp_69' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1303 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1303 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_113 : Operation 1304 [2/2] (12.3ns)   --->   "%tmp_1_8_1 = fmul float %tmp_69, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1304 'fmul' 'tmp_1_8_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 38> <Delay = 34.9>
ST_114 : Operation 1305 [1/2] (12.3ns)   --->   "%tmp_1_8_1 = fmul float %tmp_69, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1305 'fmul' 'tmp_1_8_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1306 [2/2] (22.5ns)   --->   "%w_sum_3_8_1 = fadd float %w_sum_1_8_1, %tmp_1_8_1" [conv/conv_1.cpp:26]   --->   Operation 1306 'fadd' 'w_sum_3_8_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 39> <Delay = 22.5>
ST_115 : Operation 1307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1307 'specloopname' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1308 [1/2] (22.5ns)   --->   "%w_sum_3_8_1 = fadd float %w_sum_1_8_1, %tmp_1_8_1" [conv/conv_1.cpp:26]   --->   Operation 1308 'fadd' 'w_sum_3_8_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1309 [1/1] (0.00ns)   --->   "br label %53" [conv/conv_1.cpp:21]   --->   Operation 1309 'br' <Predicate = true> <Delay = 0.00>

State 116 <SV = 37> <Delay = 22.5>
ST_116 : Operation 1310 [1/1] (0.00ns)   --->   "%w_sum_1_8_2 = phi float [ %w_sum_1_8_1, %W_Row_Loop25 ], [ %w_sum_3_8_2, %56 ]" [conv/conv_1.cpp:26]   --->   Operation 1310 'phi' 'w_sum_1_8_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1311 [1/1] (0.00ns)   --->   "%wc_0_8_2 = phi i2 [ 0, %W_Row_Loop25 ], [ %add_ln21_26, %56 ]" [conv/conv_1.cpp:21]   --->   Operation 1311 'phi' 'wc_0_8_2' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln21_26 = zext i2 %wc_0_8_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1312 'zext' 'zext_ln21_26' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1313 [1/1] (0.95ns)   --->   "%icmp_ln21_26 = icmp eq i2 %wc_0_8_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1313 'icmp' 'icmp_ln21_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1314 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1314 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1315 [1/1] (1.56ns)   --->   "%add_ln21_26 = add i2 %wc_0_8_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1315 'add' 'add_ln21_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_26, label %W_Row_Loop26, label %56" [conv/conv_1.cpp:21]   --->   Operation 1316 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1317 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %zext_ln21_26, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1317 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i5 %add_ln26_27 to i11" [conv/conv_1.cpp:26]   --->   Operation 1318 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_116 : Operation 1319 [1/1] (1.63ns)   --->   "%add_ln26_124 = add i11 %sub_ln26_2, %zext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1319 'add' 'add_ln26_124' <Predicate = (!icmp_ln21_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i11 %add_ln26_124 to i64" [conv/conv_1.cpp:26]   --->   Operation 1320 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_116 : Operation 1321 [1/1] (0.00ns)   --->   "%conv_input_addr_26 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1321 'getelementptr' 'conv_input_addr_26' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_116 : Operation 1322 [2/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1322 'load' 'conv_input_load_26' <Predicate = (!icmp_ln21_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_116 : Operation 1323 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_1_8_2, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 1323 'fadd' 'w_sum_8' <Predicate = (icmp_ln21_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1324 'specregionbegin' 'tmp_72' <Predicate = (icmp_ln21_26)> <Delay = 0.00>

State 117 <SV = 38> <Delay = 15.6>
ST_117 : Operation 1325 [1/1] (1.77ns)   --->   "%tmp_73 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC05C3080000000, float 0xBFD875DA60000000, float 0xBFD3C525C0000000, i2 %wc_0_8_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1325 'mux' 'tmp_73' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1326 [1/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1326 'load' 'conv_input_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_117 : Operation 1327 [2/2] (12.3ns)   --->   "%tmp_1_8_2 = fmul float %tmp_73, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1327 'fmul' 'tmp_1_8_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 39> <Delay = 34.9>
ST_118 : Operation 1328 [1/2] (12.3ns)   --->   "%tmp_1_8_2 = fmul float %tmp_73, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1328 'fmul' 'tmp_1_8_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1329 [2/2] (22.5ns)   --->   "%w_sum_3_8_2 = fadd float %w_sum_1_8_2, %tmp_1_8_2" [conv/conv_1.cpp:26]   --->   Operation 1329 'fadd' 'w_sum_3_8_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 40> <Delay = 22.5>
ST_119 : Operation 1330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1330 'specloopname' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1331 [1/2] (22.5ns)   --->   "%w_sum_3_8_2 = fadd float %w_sum_1_8_2, %tmp_1_8_2" [conv/conv_1.cpp:26]   --->   Operation 1331 'fadd' 'w_sum_3_8_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1332 [1/1] (0.00ns)   --->   "br label %55" [conv/conv_1.cpp:21]   --->   Operation 1332 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 38> <Delay = 33.5>
ST_120 : Operation 1333 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_68) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1333 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1334 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_1_8_2, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 1334 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv_1.cpp:34]   --->   Operation 1335 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1336 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv_1.cpp:34]   --->   Operation 1337 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1338 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_70, -1" [conv/conv_1.cpp:34]   --->   Operation 1338 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1339 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv_1.cpp:34]   --->   Operation 1339 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv_1.cpp:34]   --->   Operation 1340 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1341 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1341 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_71" [conv/conv_1.cpp:34]   --->   Operation 1342 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1343 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1343 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1344 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv_1.cpp:35]   --->   Operation 1344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_120 : Operation 1345 [1/1] (1.76ns)   --->   "br label %57" [conv/conv_1.cpp:21]   --->   Operation 1345 'br' <Predicate = true> <Delay = 1.76>

State 121 <SV = 39> <Delay = 6.67>
ST_121 : Operation 1346 [1/1] (0.00ns)   --->   "%w_sum_1_9_0 = phi float [ 0.000000e+00, %W_Row_Loop26 ], [ %w_sum_3_9, %58 ]" [conv/conv_1.cpp:26]   --->   Operation 1346 'phi' 'w_sum_1_9_0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1347 [1/1] (0.00ns)   --->   "%wc_0_9_0 = phi i2 [ 0, %W_Row_Loop26 ], [ %add_ln21_27, %58 ]" [conv/conv_1.cpp:21]   --->   Operation 1347 'phi' 'wc_0_9_0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln21_27 = zext i2 %wc_0_9_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1348 'zext' 'zext_ln21_27' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1349 [1/1] (0.95ns)   --->   "%icmp_ln21_27 = icmp eq i2 %wc_0_9_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1349 'icmp' 'icmp_ln21_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1350 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1350 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1351 [1/1] (1.56ns)   --->   "%add_ln21_27 = add i2 %wc_0_9_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1351 'add' 'add_ln21_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_27, label %W_Row_Loop27, label %58" [conv/conv_1.cpp:21]   --->   Operation 1352 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1353 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %zext_ln21_27, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1353 'add' 'add_ln26_28' <Predicate = (!icmp_ln21_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i5 %add_ln26_28 to i11" [conv/conv_1.cpp:26]   --->   Operation 1354 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_121 : Operation 1355 [1/1] (1.63ns)   --->   "%add_ln26_125 = add i11 %sub_ln26, %zext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1355 'add' 'add_ln26_125' <Predicate = (!icmp_ln21_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i11 %add_ln26_125 to i64" [conv/conv_1.cpp:26]   --->   Operation 1356 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_121 : Operation 1357 [1/1] (0.00ns)   --->   "%conv_input_addr_27 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1357 'getelementptr' 'conv_input_addr_27' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_121 : Operation 1358 [2/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 1358 'load' 'conv_input_load_27' <Predicate = (!icmp_ln21_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_121 : Operation 1359 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_72) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1359 'specregionend' 'empty_59' <Predicate = (icmp_ln21_27)> <Delay = 0.00>
ST_121 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1360 'specregionbegin' 'tmp_74' <Predicate = (icmp_ln21_27)> <Delay = 0.00>
ST_121 : Operation 1361 [1/1] (1.76ns)   --->   "br label %59" [conv/conv_1.cpp:21]   --->   Operation 1361 'br' <Predicate = (icmp_ln21_27)> <Delay = 1.76>

State 122 <SV = 40> <Delay = 15.6>
ST_122 : Operation 1362 [1/1] (1.77ns)   --->   "%tmp_75 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB073140000000, float 0x3FB11C70A0000000, float 0x3FBA8035A0000000, i2 %wc_0_9_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1362 'mux' 'tmp_75' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1363 [1/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 1363 'load' 'conv_input_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_122 : Operation 1364 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %tmp_75, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 1364 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 41> <Delay = 34.9>
ST_123 : Operation 1365 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %tmp_75, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 1365 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1366 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9_0, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1366 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 42> <Delay = 22.5>
ST_124 : Operation 1367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1367 'specloopname' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1368 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_1_9_0, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1368 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1369 [1/1] (0.00ns)   --->   "br label %57" [conv/conv_1.cpp:21]   --->   Operation 1369 'br' <Predicate = true> <Delay = 0.00>

State 125 <SV = 40> <Delay = 6.67>
ST_125 : Operation 1370 [1/1] (0.00ns)   --->   "%w_sum_1_9_1 = phi float [ %w_sum_1_9_0, %W_Row_Loop27 ], [ %w_sum_3_9_1, %60 ]" [conv/conv_1.cpp:26]   --->   Operation 1370 'phi' 'w_sum_1_9_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1371 [1/1] (0.00ns)   --->   "%wc_0_9_1 = phi i2 [ 0, %W_Row_Loop27 ], [ %add_ln21_28, %60 ]" [conv/conv_1.cpp:21]   --->   Operation 1371 'phi' 'wc_0_9_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln21_28 = zext i2 %wc_0_9_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1372 'zext' 'zext_ln21_28' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1373 [1/1] (0.95ns)   --->   "%icmp_ln21_28 = icmp eq i2 %wc_0_9_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1373 'icmp' 'icmp_ln21_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1374 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1374 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1375 [1/1] (1.56ns)   --->   "%add_ln21_28 = add i2 %wc_0_9_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1375 'add' 'add_ln21_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_28, label %W_Row_Loop28, label %60" [conv/conv_1.cpp:21]   --->   Operation 1376 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1377 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %zext_ln21_28, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1377 'add' 'add_ln26_29' <Predicate = (!icmp_ln21_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i5 %add_ln26_29 to i11" [conv/conv_1.cpp:26]   --->   Operation 1378 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_125 : Operation 1379 [1/1] (1.63ns)   --->   "%add_ln26_126 = add i11 %sub_ln26_1, %zext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1379 'add' 'add_ln26_126' <Predicate = (!icmp_ln21_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i11 %add_ln26_126 to i64" [conv/conv_1.cpp:26]   --->   Operation 1380 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_125 : Operation 1381 [1/1] (0.00ns)   --->   "%conv_input_addr_28 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1381 'getelementptr' 'conv_input_addr_28' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_125 : Operation 1382 [2/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 1382 'load' 'conv_input_load_28' <Predicate = (!icmp_ln21_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_125 : Operation 1383 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_74) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1383 'specregionend' 'empty_61' <Predicate = (icmp_ln21_28)> <Delay = 0.00>
ST_125 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1384 'specregionbegin' 'tmp_76' <Predicate = (icmp_ln21_28)> <Delay = 0.00>
ST_125 : Operation 1385 [1/1] (1.76ns)   --->   "br label %61" [conv/conv_1.cpp:21]   --->   Operation 1385 'br' <Predicate = (icmp_ln21_28)> <Delay = 1.76>

State 126 <SV = 41> <Delay = 15.6>
ST_126 : Operation 1386 [1/1] (1.77ns)   --->   "%tmp_77 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC8BE13A0000000, float 0x3FC5774960000000, float 0xBFD0B9AEE0000000, i2 %wc_0_9_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1386 'mux' 'tmp_77' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1387 [1/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 1387 'load' 'conv_input_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_126 : Operation 1388 [2/2] (12.3ns)   --->   "%tmp_1_9_1 = fmul float %tmp_77, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 1388 'fmul' 'tmp_1_9_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 34.9>
ST_127 : Operation 1389 [1/2] (12.3ns)   --->   "%tmp_1_9_1 = fmul float %tmp_77, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 1389 'fmul' 'tmp_1_9_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1390 [2/2] (22.5ns)   --->   "%w_sum_3_9_1 = fadd float %w_sum_1_9_1, %tmp_1_9_1" [conv/conv_1.cpp:26]   --->   Operation 1390 'fadd' 'w_sum_3_9_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 22.5>
ST_128 : Operation 1391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1391 'specloopname' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1392 [1/2] (22.5ns)   --->   "%w_sum_3_9_1 = fadd float %w_sum_1_9_1, %tmp_1_9_1" [conv/conv_1.cpp:26]   --->   Operation 1392 'fadd' 'w_sum_3_9_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1393 [1/1] (0.00ns)   --->   "br label %59" [conv/conv_1.cpp:21]   --->   Operation 1393 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 41> <Delay = 22.5>
ST_129 : Operation 1394 [1/1] (0.00ns)   --->   "%w_sum_1_9_2 = phi float [ %w_sum_1_9_1, %W_Row_Loop28 ], [ %w_sum_3_9_2, %62 ]" [conv/conv_1.cpp:26]   --->   Operation 1394 'phi' 'w_sum_1_9_2' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1395 [1/1] (0.00ns)   --->   "%wc_0_9_2 = phi i2 [ 0, %W_Row_Loop28 ], [ %add_ln21_29, %62 ]" [conv/conv_1.cpp:21]   --->   Operation 1395 'phi' 'wc_0_9_2' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln21_29 = zext i2 %wc_0_9_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1396 'zext' 'zext_ln21_29' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1397 [1/1] (0.95ns)   --->   "%icmp_ln21_29 = icmp eq i2 %wc_0_9_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1397 'icmp' 'icmp_ln21_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1398 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1398 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1399 [1/1] (1.56ns)   --->   "%add_ln21_29 = add i2 %wc_0_9_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1399 'add' 'add_ln21_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_29, label %W_Row_Loop29, label %62" [conv/conv_1.cpp:21]   --->   Operation 1400 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1401 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %zext_ln21_29, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1401 'add' 'add_ln26_30' <Predicate = (!icmp_ln21_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i5 %add_ln26_30 to i11" [conv/conv_1.cpp:26]   --->   Operation 1402 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_129 : Operation 1403 [1/1] (1.63ns)   --->   "%add_ln26_127 = add i11 %sub_ln26_2, %zext_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1403 'add' 'add_ln26_127' <Predicate = (!icmp_ln21_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i11 %add_ln26_127 to i64" [conv/conv_1.cpp:26]   --->   Operation 1404 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_129 : Operation 1405 [1/1] (0.00ns)   --->   "%conv_input_addr_29 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1405 'getelementptr' 'conv_input_addr_29' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_129 : Operation 1406 [2/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 1406 'load' 'conv_input_load_29' <Predicate = (!icmp_ln21_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_129 : Operation 1407 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_1_9_2, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 1407 'fadd' 'w_sum_9' <Predicate = (icmp_ln21_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1408 'specregionbegin' 'tmp_80' <Predicate = (icmp_ln21_29)> <Delay = 0.00>

State 130 <SV = 42> <Delay = 15.6>
ST_130 : Operation 1409 [1/1] (1.77ns)   --->   "%tmp_81 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCEA7B420000000, float 0xBFAF1692E0000000, float 0xBFCE8477A0000000, i2 %wc_0_9_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1409 'mux' 'tmp_81' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1410 [1/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 1410 'load' 'conv_input_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_130 : Operation 1411 [2/2] (12.3ns)   --->   "%tmp_1_9_2 = fmul float %tmp_81, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 1411 'fmul' 'tmp_1_9_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 43> <Delay = 34.9>
ST_131 : Operation 1412 [1/2] (12.3ns)   --->   "%tmp_1_9_2 = fmul float %tmp_81, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 1412 'fmul' 'tmp_1_9_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1413 [2/2] (22.5ns)   --->   "%w_sum_3_9_2 = fadd float %w_sum_1_9_2, %tmp_1_9_2" [conv/conv_1.cpp:26]   --->   Operation 1413 'fadd' 'w_sum_3_9_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 44> <Delay = 22.5>
ST_132 : Operation 1414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1414 'specloopname' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1415 [1/2] (22.5ns)   --->   "%w_sum_3_9_2 = fadd float %w_sum_1_9_2, %tmp_1_9_2" [conv/conv_1.cpp:26]   --->   Operation 1415 'fadd' 'w_sum_3_9_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1416 [1/1] (0.00ns)   --->   "br label %61" [conv/conv_1.cpp:21]   --->   Operation 1416 'br' <Predicate = true> <Delay = 0.00>

State 133 <SV = 42> <Delay = 33.5>
ST_133 : Operation 1417 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_76) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1417 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1418 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_1_9_2, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 1418 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1419 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv_1.cpp:34]   --->   Operation 1419 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1420 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv_1.cpp:34]   --->   Operation 1421 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1422 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_78, -1" [conv/conv_1.cpp:34]   --->   Operation 1422 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1423 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv_1.cpp:34]   --->   Operation 1423 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv_1.cpp:34]   --->   Operation 1424 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1425 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1425 'fcmp' 'tmp_79' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_79" [conv/conv_1.cpp:34]   --->   Operation 1426 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1427 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1427 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1428 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv_1.cpp:35]   --->   Operation 1428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_133 : Operation 1429 [1/1] (1.76ns)   --->   "br label %63" [conv/conv_1.cpp:21]   --->   Operation 1429 'br' <Predicate = true> <Delay = 1.76>

State 134 <SV = 43> <Delay = 6.67>
ST_134 : Operation 1430 [1/1] (0.00ns)   --->   "%w_sum_1_10_0 = phi float [ 0.000000e+00, %W_Row_Loop29 ], [ %w_sum_3_s, %64 ]" [conv/conv_1.cpp:26]   --->   Operation 1430 'phi' 'w_sum_1_10_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1431 [1/1] (0.00ns)   --->   "%wc_0_10_0 = phi i2 [ 0, %W_Row_Loop29 ], [ %add_ln21_30, %64 ]" [conv/conv_1.cpp:21]   --->   Operation 1431 'phi' 'wc_0_10_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln21_30 = zext i2 %wc_0_10_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1432 'zext' 'zext_ln21_30' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1433 [1/1] (0.95ns)   --->   "%icmp_ln21_30 = icmp eq i2 %wc_0_10_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1433 'icmp' 'icmp_ln21_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1434 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1434 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1435 [1/1] (1.56ns)   --->   "%add_ln21_30 = add i2 %wc_0_10_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1435 'add' 'add_ln21_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_30, label %W_Row_Loop30, label %64" [conv/conv_1.cpp:21]   --->   Operation 1436 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1437 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %zext_ln21_30, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1437 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i5 %add_ln26_31 to i11" [conv/conv_1.cpp:26]   --->   Operation 1438 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_134 : Operation 1439 [1/1] (1.63ns)   --->   "%add_ln26_128 = add i11 %sub_ln26, %zext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1439 'add' 'add_ln26_128' <Predicate = (!icmp_ln21_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i11 %add_ln26_128 to i64" [conv/conv_1.cpp:26]   --->   Operation 1440 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_134 : Operation 1441 [1/1] (0.00ns)   --->   "%conv_input_addr_30 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1441 'getelementptr' 'conv_input_addr_30' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_134 : Operation 1442 [2/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 1442 'load' 'conv_input_load_30' <Predicate = (!icmp_ln21_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_134 : Operation 1443 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_80) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1443 'specregionend' 'empty_65' <Predicate = (icmp_ln21_30)> <Delay = 0.00>
ST_134 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1444 'specregionbegin' 'tmp_82' <Predicate = (icmp_ln21_30)> <Delay = 0.00>
ST_134 : Operation 1445 [1/1] (1.76ns)   --->   "br label %65" [conv/conv_1.cpp:21]   --->   Operation 1445 'br' <Predicate = (icmp_ln21_30)> <Delay = 1.76>

State 135 <SV = 44> <Delay = 15.6>
ST_135 : Operation 1446 [1/1] (1.77ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F87388F00000000, float 0x3FCCDDE460000000, float 0xBFA8EBA360000000, i2 %wc_0_10_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1446 'mux' 'tmp_83' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1447 [1/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 1447 'load' 'conv_input_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_135 : Operation 1448 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %tmp_83, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 1448 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 45> <Delay = 34.9>
ST_136 : Operation 1449 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %tmp_83, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 1449 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1450 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10_0, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1450 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 46> <Delay = 22.5>
ST_137 : Operation 1451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1451 'specloopname' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1452 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_1_10_0, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1452 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1453 [1/1] (0.00ns)   --->   "br label %63" [conv/conv_1.cpp:21]   --->   Operation 1453 'br' <Predicate = true> <Delay = 0.00>

State 138 <SV = 44> <Delay = 6.67>
ST_138 : Operation 1454 [1/1] (0.00ns)   --->   "%w_sum_1_10_1 = phi float [ %w_sum_1_10_0, %W_Row_Loop30 ], [ %w_sum_3_10_1, %66 ]" [conv/conv_1.cpp:26]   --->   Operation 1454 'phi' 'w_sum_1_10_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1455 [1/1] (0.00ns)   --->   "%wc_0_10_1 = phi i2 [ 0, %W_Row_Loop30 ], [ %add_ln21_31, %66 ]" [conv/conv_1.cpp:21]   --->   Operation 1455 'phi' 'wc_0_10_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln21_31 = zext i2 %wc_0_10_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1456 'zext' 'zext_ln21_31' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1457 [1/1] (0.95ns)   --->   "%icmp_ln21_31 = icmp eq i2 %wc_0_10_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1457 'icmp' 'icmp_ln21_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1458 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1458 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1459 [1/1] (1.56ns)   --->   "%add_ln21_31 = add i2 %wc_0_10_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1459 'add' 'add_ln21_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1460 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_31, label %W_Row_Loop31, label %66" [conv/conv_1.cpp:21]   --->   Operation 1460 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1461 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i5 %zext_ln21_31, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1461 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i5 %add_ln26_32 to i11" [conv/conv_1.cpp:26]   --->   Operation 1462 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_138 : Operation 1463 [1/1] (1.63ns)   --->   "%add_ln26_129 = add i11 %sub_ln26_1, %zext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1463 'add' 'add_ln26_129' <Predicate = (!icmp_ln21_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i11 %add_ln26_129 to i64" [conv/conv_1.cpp:26]   --->   Operation 1464 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_138 : Operation 1465 [1/1] (0.00ns)   --->   "%conv_input_addr_31 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1465 'getelementptr' 'conv_input_addr_31' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_138 : Operation 1466 [2/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 1466 'load' 'conv_input_load_31' <Predicate = (!icmp_ln21_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_138 : Operation 1467 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_82) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1467 'specregionend' 'empty_67' <Predicate = (icmp_ln21_31)> <Delay = 0.00>
ST_138 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1468 'specregionbegin' 'tmp_84' <Predicate = (icmp_ln21_31)> <Delay = 0.00>
ST_138 : Operation 1469 [1/1] (1.76ns)   --->   "br label %67" [conv/conv_1.cpp:21]   --->   Operation 1469 'br' <Predicate = (icmp_ln21_31)> <Delay = 1.76>

State 139 <SV = 45> <Delay = 15.6>
ST_139 : Operation 1470 [1/1] (1.77ns)   --->   "%tmp_85 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCED97C60000000, float 0x3FC05937A0000000, float 0x3FA4681C80000000, i2 %wc_0_10_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1470 'mux' 'tmp_85' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1471 [1/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 1471 'load' 'conv_input_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_139 : Operation 1472 [2/2] (12.3ns)   --->   "%tmp_1_10_1 = fmul float %tmp_85, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 1472 'fmul' 'tmp_1_10_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 46> <Delay = 34.9>
ST_140 : Operation 1473 [1/2] (12.3ns)   --->   "%tmp_1_10_1 = fmul float %tmp_85, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 1473 'fmul' 'tmp_1_10_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1474 [2/2] (22.5ns)   --->   "%w_sum_3_10_1 = fadd float %w_sum_1_10_1, %tmp_1_10_1" [conv/conv_1.cpp:26]   --->   Operation 1474 'fadd' 'w_sum_3_10_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 47> <Delay = 22.5>
ST_141 : Operation 1475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1475 'specloopname' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1476 [1/2] (22.5ns)   --->   "%w_sum_3_10_1 = fadd float %w_sum_1_10_1, %tmp_1_10_1" [conv/conv_1.cpp:26]   --->   Operation 1476 'fadd' 'w_sum_3_10_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1477 [1/1] (0.00ns)   --->   "br label %65" [conv/conv_1.cpp:21]   --->   Operation 1477 'br' <Predicate = true> <Delay = 0.00>

State 142 <SV = 45> <Delay = 22.5>
ST_142 : Operation 1478 [1/1] (0.00ns)   --->   "%w_sum_1_10_2 = phi float [ %w_sum_1_10_1, %W_Row_Loop31 ], [ %w_sum_3_10_2, %68 ]" [conv/conv_1.cpp:26]   --->   Operation 1478 'phi' 'w_sum_1_10_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1479 [1/1] (0.00ns)   --->   "%wc_0_10_2 = phi i2 [ 0, %W_Row_Loop31 ], [ %add_ln21_32, %68 ]" [conv/conv_1.cpp:21]   --->   Operation 1479 'phi' 'wc_0_10_2' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln21_32 = zext i2 %wc_0_10_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1480 'zext' 'zext_ln21_32' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1481 [1/1] (0.95ns)   --->   "%icmp_ln21_32 = icmp eq i2 %wc_0_10_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1481 'icmp' 'icmp_ln21_32' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1482 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1483 [1/1] (1.56ns)   --->   "%add_ln21_32 = add i2 %wc_0_10_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1483 'add' 'add_ln21_32' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_32, label %W_Row_Loop32, label %68" [conv/conv_1.cpp:21]   --->   Operation 1484 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1485 [1/1] (1.78ns)   --->   "%add_ln26_33 = add i5 %zext_ln21_32, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1485 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i5 %add_ln26_33 to i11" [conv/conv_1.cpp:26]   --->   Operation 1486 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln21_32)> <Delay = 0.00>
ST_142 : Operation 1487 [1/1] (1.63ns)   --->   "%add_ln26_130 = add i11 %sub_ln26_2, %zext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1487 'add' 'add_ln26_130' <Predicate = (!icmp_ln21_32)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i11 %add_ln26_130 to i64" [conv/conv_1.cpp:26]   --->   Operation 1488 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln21_32)> <Delay = 0.00>
ST_142 : Operation 1489 [1/1] (0.00ns)   --->   "%conv_input_addr_32 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1489 'getelementptr' 'conv_input_addr_32' <Predicate = (!icmp_ln21_32)> <Delay = 0.00>
ST_142 : Operation 1490 [2/2] (3.25ns)   --->   "%conv_input_load_32 = load float* %conv_input_addr_32, align 4" [conv/conv_1.cpp:26]   --->   Operation 1490 'load' 'conv_input_load_32' <Predicate = (!icmp_ln21_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_142 : Operation 1491 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_1_10_2, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 1491 'fadd' 'w_sum_10' <Predicate = (icmp_ln21_32)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1492 'specregionbegin' 'tmp_88' <Predicate = (icmp_ln21_32)> <Delay = 0.00>

State 143 <SV = 46> <Delay = 15.6>
ST_143 : Operation 1493 [1/1] (1.77ns)   --->   "%tmp_89 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD777ACA0000000, float 0x3FB763E9A0000000, float 0x3FC8236E40000000, i2 %wc_0_10_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1493 'mux' 'tmp_89' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1494 [1/2] (3.25ns)   --->   "%conv_input_load_32 = load float* %conv_input_addr_32, align 4" [conv/conv_1.cpp:26]   --->   Operation 1494 'load' 'conv_input_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_143 : Operation 1495 [2/2] (12.3ns)   --->   "%tmp_1_10_2 = fmul float %tmp_89, %conv_input_load_32" [conv/conv_1.cpp:26]   --->   Operation 1495 'fmul' 'tmp_1_10_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 47> <Delay = 34.9>
ST_144 : Operation 1496 [1/2] (12.3ns)   --->   "%tmp_1_10_2 = fmul float %tmp_89, %conv_input_load_32" [conv/conv_1.cpp:26]   --->   Operation 1496 'fmul' 'tmp_1_10_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1497 [2/2] (22.5ns)   --->   "%w_sum_3_10_2 = fadd float %w_sum_1_10_2, %tmp_1_10_2" [conv/conv_1.cpp:26]   --->   Operation 1497 'fadd' 'w_sum_3_10_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 48> <Delay = 22.5>
ST_145 : Operation 1498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1498 'specloopname' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1499 [1/2] (22.5ns)   --->   "%w_sum_3_10_2 = fadd float %w_sum_1_10_2, %tmp_1_10_2" [conv/conv_1.cpp:26]   --->   Operation 1499 'fadd' 'w_sum_3_10_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1500 [1/1] (0.00ns)   --->   "br label %67" [conv/conv_1.cpp:21]   --->   Operation 1500 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 46> <Delay = 33.5>
ST_146 : Operation 1501 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_84) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1501 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1502 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_1_10_2, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 1502 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1503 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv_1.cpp:34]   --->   Operation 1503 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1504 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv_1.cpp:34]   --->   Operation 1505 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1506 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_86, -1" [conv/conv_1.cpp:34]   --->   Operation 1506 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1507 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv_1.cpp:34]   --->   Operation 1507 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv_1.cpp:34]   --->   Operation 1508 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1509 [1/1] (6.78ns)   --->   "%tmp_87 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1509 'fcmp' 'tmp_87' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_87" [conv/conv_1.cpp:34]   --->   Operation 1510 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1511 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1511 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1512 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv_1.cpp:35]   --->   Operation 1512 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_146 : Operation 1513 [1/1] (1.76ns)   --->   "br label %69" [conv/conv_1.cpp:21]   --->   Operation 1513 'br' <Predicate = true> <Delay = 1.76>

State 147 <SV = 47> <Delay = 6.67>
ST_147 : Operation 1514 [1/1] (0.00ns)   --->   "%w_sum_1_11_0 = phi float [ 0.000000e+00, %W_Row_Loop32 ], [ %w_sum_3_10, %70 ]" [conv/conv_1.cpp:26]   --->   Operation 1514 'phi' 'w_sum_1_11_0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1515 [1/1] (0.00ns)   --->   "%wc_0_11_0 = phi i2 [ 0, %W_Row_Loop32 ], [ %add_ln21_33, %70 ]" [conv/conv_1.cpp:21]   --->   Operation 1515 'phi' 'wc_0_11_0' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln21_33 = zext i2 %wc_0_11_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1516 'zext' 'zext_ln21_33' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1517 [1/1] (0.95ns)   --->   "%icmp_ln21_33 = icmp eq i2 %wc_0_11_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1517 'icmp' 'icmp_ln21_33' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1518 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1518 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1519 [1/1] (1.56ns)   --->   "%add_ln21_33 = add i2 %wc_0_11_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1519 'add' 'add_ln21_33' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_33, label %W_Row_Loop33, label %70" [conv/conv_1.cpp:21]   --->   Operation 1520 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1521 [1/1] (1.78ns)   --->   "%add_ln26_34 = add i5 %zext_ln21_33, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1521 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_33)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i5 %add_ln26_34 to i11" [conv/conv_1.cpp:26]   --->   Operation 1522 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_33)> <Delay = 0.00>
ST_147 : Operation 1523 [1/1] (1.63ns)   --->   "%add_ln26_131 = add i11 %sub_ln26, %zext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1523 'add' 'add_ln26_131' <Predicate = (!icmp_ln21_33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i11 %add_ln26_131 to i64" [conv/conv_1.cpp:26]   --->   Operation 1524 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln21_33)> <Delay = 0.00>
ST_147 : Operation 1525 [1/1] (0.00ns)   --->   "%conv_input_addr_33 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1525 'getelementptr' 'conv_input_addr_33' <Predicate = (!icmp_ln21_33)> <Delay = 0.00>
ST_147 : Operation 1526 [2/2] (3.25ns)   --->   "%conv_input_load_33 = load float* %conv_input_addr_33, align 4" [conv/conv_1.cpp:26]   --->   Operation 1526 'load' 'conv_input_load_33' <Predicate = (!icmp_ln21_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_147 : Operation 1527 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_88) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1527 'specregionend' 'empty_71' <Predicate = (icmp_ln21_33)> <Delay = 0.00>
ST_147 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1528 'specregionbegin' 'tmp_90' <Predicate = (icmp_ln21_33)> <Delay = 0.00>
ST_147 : Operation 1529 [1/1] (1.76ns)   --->   "br label %71" [conv/conv_1.cpp:21]   --->   Operation 1529 'br' <Predicate = (icmp_ln21_33)> <Delay = 1.76>

State 148 <SV = 48> <Delay = 15.6>
ST_148 : Operation 1530 [1/1] (1.77ns)   --->   "%tmp_91 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCE9A1A00000000, float 0x3FD1E491C0000000, float 0xBF8AD52BC0000000, i2 %wc_0_11_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1530 'mux' 'tmp_91' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1531 [1/2] (3.25ns)   --->   "%conv_input_load_33 = load float* %conv_input_addr_33, align 4" [conv/conv_1.cpp:26]   --->   Operation 1531 'load' 'conv_input_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_148 : Operation 1532 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %tmp_91, %conv_input_load_33" [conv/conv_1.cpp:26]   --->   Operation 1532 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 49> <Delay = 34.9>
ST_149 : Operation 1533 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %tmp_91, %conv_input_load_33" [conv/conv_1.cpp:26]   --->   Operation 1533 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1534 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11_0, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1534 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 50> <Delay = 22.5>
ST_150 : Operation 1535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1535 'specloopname' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1536 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_1_11_0, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1536 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1537 [1/1] (0.00ns)   --->   "br label %69" [conv/conv_1.cpp:21]   --->   Operation 1537 'br' <Predicate = true> <Delay = 0.00>

State 151 <SV = 48> <Delay = 6.67>
ST_151 : Operation 1538 [1/1] (0.00ns)   --->   "%w_sum_1_11_1 = phi float [ %w_sum_1_11_0, %W_Row_Loop33 ], [ %w_sum_3_11_1, %72 ]" [conv/conv_1.cpp:26]   --->   Operation 1538 'phi' 'w_sum_1_11_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1539 [1/1] (0.00ns)   --->   "%wc_0_11_1 = phi i2 [ 0, %W_Row_Loop33 ], [ %add_ln21_34, %72 ]" [conv/conv_1.cpp:21]   --->   Operation 1539 'phi' 'wc_0_11_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln21_34 = zext i2 %wc_0_11_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1540 'zext' 'zext_ln21_34' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1541 [1/1] (0.95ns)   --->   "%icmp_ln21_34 = icmp eq i2 %wc_0_11_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1541 'icmp' 'icmp_ln21_34' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1542 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1542 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1543 [1/1] (1.56ns)   --->   "%add_ln21_34 = add i2 %wc_0_11_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1543 'add' 'add_ln21_34' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_34, label %W_Row_Loop34, label %72" [conv/conv_1.cpp:21]   --->   Operation 1544 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1545 [1/1] (1.78ns)   --->   "%add_ln26_35 = add i5 %zext_ln21_34, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1545 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i5 %add_ln26_35 to i11" [conv/conv_1.cpp:26]   --->   Operation 1546 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln21_34)> <Delay = 0.00>
ST_151 : Operation 1547 [1/1] (1.63ns)   --->   "%add_ln26_132 = add i11 %sub_ln26_1, %zext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 1547 'add' 'add_ln26_132' <Predicate = (!icmp_ln21_34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i11 %add_ln26_132 to i64" [conv/conv_1.cpp:26]   --->   Operation 1548 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln21_34)> <Delay = 0.00>
ST_151 : Operation 1549 [1/1] (0.00ns)   --->   "%conv_input_addr_34 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1549 'getelementptr' 'conv_input_addr_34' <Predicate = (!icmp_ln21_34)> <Delay = 0.00>
ST_151 : Operation 1550 [2/2] (3.25ns)   --->   "%conv_input_load_34 = load float* %conv_input_addr_34, align 4" [conv/conv_1.cpp:26]   --->   Operation 1550 'load' 'conv_input_load_34' <Predicate = (!icmp_ln21_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_151 : Operation 1551 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_90) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1551 'specregionend' 'empty_73' <Predicate = (icmp_ln21_34)> <Delay = 0.00>
ST_151 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1552 'specregionbegin' 'tmp_92' <Predicate = (icmp_ln21_34)> <Delay = 0.00>
ST_151 : Operation 1553 [1/1] (1.76ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1553 'br' <Predicate = (icmp_ln21_34)> <Delay = 1.76>

State 152 <SV = 49> <Delay = 15.6>
ST_152 : Operation 1554 [1/1] (1.77ns)   --->   "%tmp_93 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC7D51B40000000, float 0x3FB4F45620000000, float 0xBFCC3D6E60000000, i2 %wc_0_11_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1554 'mux' 'tmp_93' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1555 [1/2] (3.25ns)   --->   "%conv_input_load_34 = load float* %conv_input_addr_34, align 4" [conv/conv_1.cpp:26]   --->   Operation 1555 'load' 'conv_input_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_152 : Operation 1556 [2/2] (12.3ns)   --->   "%tmp_1_11_1 = fmul float %tmp_93, %conv_input_load_34" [conv/conv_1.cpp:26]   --->   Operation 1556 'fmul' 'tmp_1_11_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 50> <Delay = 34.9>
ST_153 : Operation 1557 [1/2] (12.3ns)   --->   "%tmp_1_11_1 = fmul float %tmp_93, %conv_input_load_34" [conv/conv_1.cpp:26]   --->   Operation 1557 'fmul' 'tmp_1_11_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1558 [2/2] (22.5ns)   --->   "%w_sum_3_11_1 = fadd float %w_sum_1_11_1, %tmp_1_11_1" [conv/conv_1.cpp:26]   --->   Operation 1558 'fadd' 'w_sum_3_11_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 51> <Delay = 22.5>
ST_154 : Operation 1559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1559 'specloopname' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1560 [1/2] (22.5ns)   --->   "%w_sum_3_11_1 = fadd float %w_sum_1_11_1, %tmp_1_11_1" [conv/conv_1.cpp:26]   --->   Operation 1560 'fadd' 'w_sum_3_11_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1561 [1/1] (0.00ns)   --->   "br label %71" [conv/conv_1.cpp:21]   --->   Operation 1561 'br' <Predicate = true> <Delay = 0.00>

State 155 <SV = 49> <Delay = 22.5>
ST_155 : Operation 1562 [1/1] (0.00ns)   --->   "%w_sum_1_11_2 = phi float [ %w_sum_1_11_1, %W_Row_Loop34 ], [ %w_sum_3_11_2, %74 ]" [conv/conv_1.cpp:26]   --->   Operation 1562 'phi' 'w_sum_1_11_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1563 [1/1] (0.00ns)   --->   "%wc_0_11_2 = phi i2 [ 0, %W_Row_Loop34 ], [ %add_ln21_35, %74 ]" [conv/conv_1.cpp:21]   --->   Operation 1563 'phi' 'wc_0_11_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln21_35 = zext i2 %wc_0_11_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1564 'zext' 'zext_ln21_35' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1565 [1/1] (0.95ns)   --->   "%icmp_ln21_35 = icmp eq i2 %wc_0_11_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1565 'icmp' 'icmp_ln21_35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1566 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1566 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1567 [1/1] (1.56ns)   --->   "%add_ln21_35 = add i2 %wc_0_11_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1567 'add' 'add_ln21_35' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_35, label %W_Row_Loop35, label %74" [conv/conv_1.cpp:21]   --->   Operation 1568 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1569 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %zext_ln21_35, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1569 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_35)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i5 %add_ln26_36 to i11" [conv/conv_1.cpp:26]   --->   Operation 1570 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln21_35)> <Delay = 0.00>
ST_155 : Operation 1571 [1/1] (1.63ns)   --->   "%add_ln26_133 = add i11 %sub_ln26_2, %zext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 1571 'add' 'add_ln26_133' <Predicate = (!icmp_ln21_35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i11 %add_ln26_133 to i64" [conv/conv_1.cpp:26]   --->   Operation 1572 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln21_35)> <Delay = 0.00>
ST_155 : Operation 1573 [1/1] (0.00ns)   --->   "%conv_input_addr_35 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1573 'getelementptr' 'conv_input_addr_35' <Predicate = (!icmp_ln21_35)> <Delay = 0.00>
ST_155 : Operation 1574 [2/2] (3.25ns)   --->   "%conv_input_load_35 = load float* %conv_input_addr_35, align 4" [conv/conv_1.cpp:26]   --->   Operation 1574 'load' 'conv_input_load_35' <Predicate = (!icmp_ln21_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_155 : Operation 1575 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_1_11_2, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1575 'fadd' 'w_sum_11' <Predicate = (icmp_ln21_35)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1576 'specregionbegin' 'tmp_96' <Predicate = (icmp_ln21_35)> <Delay = 0.00>

State 156 <SV = 50> <Delay = 15.6>
ST_156 : Operation 1577 [1/1] (1.77ns)   --->   "%tmp_97 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE27F3FE0000000, float 0xBFE3474BE0000000, float 0xBFDEC18E40000000, i2 %wc_0_11_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1577 'mux' 'tmp_97' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1578 [1/2] (3.25ns)   --->   "%conv_input_load_35 = load float* %conv_input_addr_35, align 4" [conv/conv_1.cpp:26]   --->   Operation 1578 'load' 'conv_input_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_156 : Operation 1579 [2/2] (12.3ns)   --->   "%tmp_1_11_2 = fmul float %tmp_97, %conv_input_load_35" [conv/conv_1.cpp:26]   --->   Operation 1579 'fmul' 'tmp_1_11_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 51> <Delay = 34.9>
ST_157 : Operation 1580 [1/2] (12.3ns)   --->   "%tmp_1_11_2 = fmul float %tmp_97, %conv_input_load_35" [conv/conv_1.cpp:26]   --->   Operation 1580 'fmul' 'tmp_1_11_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1581 [2/2] (22.5ns)   --->   "%w_sum_3_11_2 = fadd float %w_sum_1_11_2, %tmp_1_11_2" [conv/conv_1.cpp:26]   --->   Operation 1581 'fadd' 'w_sum_3_11_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 52> <Delay = 22.5>
ST_158 : Operation 1582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1582 'specloopname' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1583 [1/2] (22.5ns)   --->   "%w_sum_3_11_2 = fadd float %w_sum_1_11_2, %tmp_1_11_2" [conv/conv_1.cpp:26]   --->   Operation 1583 'fadd' 'w_sum_3_11_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1584 [1/1] (0.00ns)   --->   "br label %73" [conv/conv_1.cpp:21]   --->   Operation 1584 'br' <Predicate = true> <Delay = 0.00>

State 159 <SV = 50> <Delay = 33.5>
ST_159 : Operation 1585 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_92) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1585 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1586 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_1_11_2, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1586 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1587 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv_1.cpp:34]   --->   Operation 1587 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1588 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv_1.cpp:34]   --->   Operation 1589 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1590 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_94, -1" [conv/conv_1.cpp:34]   --->   Operation 1590 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1591 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv_1.cpp:34]   --->   Operation 1591 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv_1.cpp:34]   --->   Operation 1592 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1593 [1/1] (6.78ns)   --->   "%tmp_95 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1593 'fcmp' 'tmp_95' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_95" [conv/conv_1.cpp:34]   --->   Operation 1594 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1595 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1595 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1596 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv_1.cpp:35]   --->   Operation 1596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_159 : Operation 1597 [1/1] (1.76ns)   --->   "br label %75" [conv/conv_1.cpp:21]   --->   Operation 1597 'br' <Predicate = true> <Delay = 1.76>

State 160 <SV = 51> <Delay = 6.67>
ST_160 : Operation 1598 [1/1] (0.00ns)   --->   "%w_sum_1_12_0 = phi float [ 0.000000e+00, %W_Row_Loop35 ], [ %w_sum_3_11, %76 ]" [conv/conv_1.cpp:26]   --->   Operation 1598 'phi' 'w_sum_1_12_0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1599 [1/1] (0.00ns)   --->   "%wc_0_12_0 = phi i2 [ 0, %W_Row_Loop35 ], [ %add_ln21_36, %76 ]" [conv/conv_1.cpp:21]   --->   Operation 1599 'phi' 'wc_0_12_0' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln21_36 = zext i2 %wc_0_12_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1600 'zext' 'zext_ln21_36' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1601 [1/1] (0.95ns)   --->   "%icmp_ln21_36 = icmp eq i2 %wc_0_12_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1601 'icmp' 'icmp_ln21_36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1602 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1602 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1603 [1/1] (1.56ns)   --->   "%add_ln21_36 = add i2 %wc_0_12_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1603 'add' 'add_ln21_36' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1604 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_36, label %W_Row_Loop36, label %76" [conv/conv_1.cpp:21]   --->   Operation 1604 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1605 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %zext_ln21_36, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1605 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i5 %add_ln26_37 to i11" [conv/conv_1.cpp:26]   --->   Operation 1606 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln21_36)> <Delay = 0.00>
ST_160 : Operation 1607 [1/1] (1.63ns)   --->   "%add_ln26_134 = add i11 %sub_ln26, %zext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 1607 'add' 'add_ln26_134' <Predicate = (!icmp_ln21_36)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i11 %add_ln26_134 to i64" [conv/conv_1.cpp:26]   --->   Operation 1608 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln21_36)> <Delay = 0.00>
ST_160 : Operation 1609 [1/1] (0.00ns)   --->   "%conv_input_addr_36 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1609 'getelementptr' 'conv_input_addr_36' <Predicate = (!icmp_ln21_36)> <Delay = 0.00>
ST_160 : Operation 1610 [2/2] (3.25ns)   --->   "%conv_input_load_36 = load float* %conv_input_addr_36, align 4" [conv/conv_1.cpp:26]   --->   Operation 1610 'load' 'conv_input_load_36' <Predicate = (!icmp_ln21_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_160 : Operation 1611 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_96) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1611 'specregionend' 'empty_77' <Predicate = (icmp_ln21_36)> <Delay = 0.00>
ST_160 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1612 'specregionbegin' 'tmp_98' <Predicate = (icmp_ln21_36)> <Delay = 0.00>
ST_160 : Operation 1613 [1/1] (1.76ns)   --->   "br label %77" [conv/conv_1.cpp:21]   --->   Operation 1613 'br' <Predicate = (icmp_ln21_36)> <Delay = 1.76>

State 161 <SV = 52> <Delay = 15.6>
ST_161 : Operation 1614 [1/1] (1.77ns)   --->   "%tmp_99 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD7F331A0000000, float 0x3FDA0059C0000000, float 0xBFB385A380000000, i2 %wc_0_12_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1614 'mux' 'tmp_99' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1615 [1/2] (3.25ns)   --->   "%conv_input_load_36 = load float* %conv_input_addr_36, align 4" [conv/conv_1.cpp:26]   --->   Operation 1615 'load' 'conv_input_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_161 : Operation 1616 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %tmp_99, %conv_input_load_36" [conv/conv_1.cpp:26]   --->   Operation 1616 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 53> <Delay = 34.9>
ST_162 : Operation 1617 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %tmp_99, %conv_input_load_36" [conv/conv_1.cpp:26]   --->   Operation 1617 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1618 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12_0, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1618 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 54> <Delay = 22.5>
ST_163 : Operation 1619 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1619 'specloopname' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1620 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_1_12_0, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1620 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1621 [1/1] (0.00ns)   --->   "br label %75" [conv/conv_1.cpp:21]   --->   Operation 1621 'br' <Predicate = true> <Delay = 0.00>

State 164 <SV = 52> <Delay = 6.67>
ST_164 : Operation 1622 [1/1] (0.00ns)   --->   "%w_sum_1_12_1 = phi float [ %w_sum_1_12_0, %W_Row_Loop36 ], [ %w_sum_3_12_1, %78 ]" [conv/conv_1.cpp:26]   --->   Operation 1622 'phi' 'w_sum_1_12_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1623 [1/1] (0.00ns)   --->   "%wc_0_12_1 = phi i2 [ 0, %W_Row_Loop36 ], [ %add_ln21_37, %78 ]" [conv/conv_1.cpp:21]   --->   Operation 1623 'phi' 'wc_0_12_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln21_37 = zext i2 %wc_0_12_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1624 'zext' 'zext_ln21_37' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1625 [1/1] (0.95ns)   --->   "%icmp_ln21_37 = icmp eq i2 %wc_0_12_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1625 'icmp' 'icmp_ln21_37' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1626 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1626 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1627 [1/1] (1.56ns)   --->   "%add_ln21_37 = add i2 %wc_0_12_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1627 'add' 'add_ln21_37' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1628 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_37, label %W_Row_Loop37, label %78" [conv/conv_1.cpp:21]   --->   Operation 1628 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1629 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %zext_ln21_37, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1629 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_37)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i5 %add_ln26_38 to i11" [conv/conv_1.cpp:26]   --->   Operation 1630 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln21_37)> <Delay = 0.00>
ST_164 : Operation 1631 [1/1] (1.63ns)   --->   "%add_ln26_135 = add i11 %sub_ln26_1, %zext_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 1631 'add' 'add_ln26_135' <Predicate = (!icmp_ln21_37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i11 %add_ln26_135 to i64" [conv/conv_1.cpp:26]   --->   Operation 1632 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln21_37)> <Delay = 0.00>
ST_164 : Operation 1633 [1/1] (0.00ns)   --->   "%conv_input_addr_37 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1633 'getelementptr' 'conv_input_addr_37' <Predicate = (!icmp_ln21_37)> <Delay = 0.00>
ST_164 : Operation 1634 [2/2] (3.25ns)   --->   "%conv_input_load_37 = load float* %conv_input_addr_37, align 4" [conv/conv_1.cpp:26]   --->   Operation 1634 'load' 'conv_input_load_37' <Predicate = (!icmp_ln21_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_164 : Operation 1635 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_98) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1635 'specregionend' 'empty_79' <Predicate = (icmp_ln21_37)> <Delay = 0.00>
ST_164 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1636 'specregionbegin' 'tmp_100' <Predicate = (icmp_ln21_37)> <Delay = 0.00>
ST_164 : Operation 1637 [1/1] (1.76ns)   --->   "br label %79" [conv/conv_1.cpp:21]   --->   Operation 1637 'br' <Predicate = (icmp_ln21_37)> <Delay = 1.76>

State 165 <SV = 53> <Delay = 15.6>
ST_165 : Operation 1638 [1/1] (1.77ns)   --->   "%tmp_101 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD0EC4BC0000000, float 0x3FA5D337C0000000, float 0xBFE2CCCC00000000, i2 %wc_0_12_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1638 'mux' 'tmp_101' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1639 [1/2] (3.25ns)   --->   "%conv_input_load_37 = load float* %conv_input_addr_37, align 4" [conv/conv_1.cpp:26]   --->   Operation 1639 'load' 'conv_input_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_165 : Operation 1640 [2/2] (12.3ns)   --->   "%tmp_1_12_1 = fmul float %tmp_101, %conv_input_load_37" [conv/conv_1.cpp:26]   --->   Operation 1640 'fmul' 'tmp_1_12_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 54> <Delay = 34.9>
ST_166 : Operation 1641 [1/2] (12.3ns)   --->   "%tmp_1_12_1 = fmul float %tmp_101, %conv_input_load_37" [conv/conv_1.cpp:26]   --->   Operation 1641 'fmul' 'tmp_1_12_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1642 [2/2] (22.5ns)   --->   "%w_sum_3_12_1 = fadd float %w_sum_1_12_1, %tmp_1_12_1" [conv/conv_1.cpp:26]   --->   Operation 1642 'fadd' 'w_sum_3_12_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 55> <Delay = 22.5>
ST_167 : Operation 1643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1643 'specloopname' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1644 [1/2] (22.5ns)   --->   "%w_sum_3_12_1 = fadd float %w_sum_1_12_1, %tmp_1_12_1" [conv/conv_1.cpp:26]   --->   Operation 1644 'fadd' 'w_sum_3_12_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1645 [1/1] (0.00ns)   --->   "br label %77" [conv/conv_1.cpp:21]   --->   Operation 1645 'br' <Predicate = true> <Delay = 0.00>

State 168 <SV = 53> <Delay = 22.5>
ST_168 : Operation 1646 [1/1] (0.00ns)   --->   "%w_sum_1_12_2 = phi float [ %w_sum_1_12_1, %W_Row_Loop37 ], [ %w_sum_3_12_2, %80 ]" [conv/conv_1.cpp:26]   --->   Operation 1646 'phi' 'w_sum_1_12_2' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1647 [1/1] (0.00ns)   --->   "%wc_0_12_2 = phi i2 [ 0, %W_Row_Loop37 ], [ %add_ln21_38, %80 ]" [conv/conv_1.cpp:21]   --->   Operation 1647 'phi' 'wc_0_12_2' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln21_38 = zext i2 %wc_0_12_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1648 'zext' 'zext_ln21_38' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1649 [1/1] (0.95ns)   --->   "%icmp_ln21_38 = icmp eq i2 %wc_0_12_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1649 'icmp' 'icmp_ln21_38' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1650 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1650 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1651 [1/1] (1.56ns)   --->   "%add_ln21_38 = add i2 %wc_0_12_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1651 'add' 'add_ln21_38' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1652 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_38, label %W_Row_Loop38, label %80" [conv/conv_1.cpp:21]   --->   Operation 1652 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1653 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %zext_ln21_38, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1653 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_38)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i5 %add_ln26_39 to i11" [conv/conv_1.cpp:26]   --->   Operation 1654 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln21_38)> <Delay = 0.00>
ST_168 : Operation 1655 [1/1] (1.63ns)   --->   "%add_ln26_136 = add i11 %sub_ln26_2, %zext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 1655 'add' 'add_ln26_136' <Predicate = (!icmp_ln21_38)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i11 %add_ln26_136 to i64" [conv/conv_1.cpp:26]   --->   Operation 1656 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln21_38)> <Delay = 0.00>
ST_168 : Operation 1657 [1/1] (0.00ns)   --->   "%conv_input_addr_38 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1657 'getelementptr' 'conv_input_addr_38' <Predicate = (!icmp_ln21_38)> <Delay = 0.00>
ST_168 : Operation 1658 [2/2] (3.25ns)   --->   "%conv_input_load_38 = load float* %conv_input_addr_38, align 4" [conv/conv_1.cpp:26]   --->   Operation 1658 'load' 'conv_input_load_38' <Predicate = (!icmp_ln21_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_168 : Operation 1659 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_1_12_2, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1659 'fadd' 'w_sum_12' <Predicate = (icmp_ln21_38)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1660 'specregionbegin' 'tmp_104' <Predicate = (icmp_ln21_38)> <Delay = 0.00>

State 169 <SV = 54> <Delay = 15.6>
ST_169 : Operation 1661 [1/1] (1.77ns)   --->   "%tmp_105 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC7215220000000, float 0xBFD891D000000000, float 0xBFD530D640000000, i2 %wc_0_12_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1661 'mux' 'tmp_105' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1662 [1/2] (3.25ns)   --->   "%conv_input_load_38 = load float* %conv_input_addr_38, align 4" [conv/conv_1.cpp:26]   --->   Operation 1662 'load' 'conv_input_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_169 : Operation 1663 [2/2] (12.3ns)   --->   "%tmp_1_12_2 = fmul float %tmp_105, %conv_input_load_38" [conv/conv_1.cpp:26]   --->   Operation 1663 'fmul' 'tmp_1_12_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 55> <Delay = 34.9>
ST_170 : Operation 1664 [1/2] (12.3ns)   --->   "%tmp_1_12_2 = fmul float %tmp_105, %conv_input_load_38" [conv/conv_1.cpp:26]   --->   Operation 1664 'fmul' 'tmp_1_12_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1665 [2/2] (22.5ns)   --->   "%w_sum_3_12_2 = fadd float %w_sum_1_12_2, %tmp_1_12_2" [conv/conv_1.cpp:26]   --->   Operation 1665 'fadd' 'w_sum_3_12_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 56> <Delay = 22.5>
ST_171 : Operation 1666 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1666 'specloopname' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1667 [1/2] (22.5ns)   --->   "%w_sum_3_12_2 = fadd float %w_sum_1_12_2, %tmp_1_12_2" [conv/conv_1.cpp:26]   --->   Operation 1667 'fadd' 'w_sum_3_12_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1668 [1/1] (0.00ns)   --->   "br label %79" [conv/conv_1.cpp:21]   --->   Operation 1668 'br' <Predicate = true> <Delay = 0.00>

State 172 <SV = 54> <Delay = 33.5>
ST_172 : Operation 1669 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_100) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1669 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1670 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_1_12_2, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1670 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1671 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv_1.cpp:34]   --->   Operation 1671 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1672 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv_1.cpp:34]   --->   Operation 1673 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1674 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_102, -1" [conv/conv_1.cpp:34]   --->   Operation 1674 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1675 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv_1.cpp:34]   --->   Operation 1675 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv_1.cpp:34]   --->   Operation 1676 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1677 [1/1] (6.78ns)   --->   "%tmp_103 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1677 'fcmp' 'tmp_103' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_103" [conv/conv_1.cpp:34]   --->   Operation 1678 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1679 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1679 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1680 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv_1.cpp:35]   --->   Operation 1680 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_172 : Operation 1681 [1/1] (1.76ns)   --->   "br label %81" [conv/conv_1.cpp:21]   --->   Operation 1681 'br' <Predicate = true> <Delay = 1.76>

State 173 <SV = 55> <Delay = 6.67>
ST_173 : Operation 1682 [1/1] (0.00ns)   --->   "%w_sum_1_13_0 = phi float [ 0.000000e+00, %W_Row_Loop38 ], [ %w_sum_3_12, %82 ]" [conv/conv_1.cpp:26]   --->   Operation 1682 'phi' 'w_sum_1_13_0' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1683 [1/1] (0.00ns)   --->   "%wc_0_13_0 = phi i2 [ 0, %W_Row_Loop38 ], [ %add_ln21_39, %82 ]" [conv/conv_1.cpp:21]   --->   Operation 1683 'phi' 'wc_0_13_0' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln21_39 = zext i2 %wc_0_13_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1684 'zext' 'zext_ln21_39' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1685 [1/1] (0.95ns)   --->   "%icmp_ln21_39 = icmp eq i2 %wc_0_13_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1685 'icmp' 'icmp_ln21_39' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1686 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1686 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1687 [1/1] (1.56ns)   --->   "%add_ln21_39 = add i2 %wc_0_13_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1687 'add' 'add_ln21_39' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1688 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_39, label %W_Row_Loop39, label %82" [conv/conv_1.cpp:21]   --->   Operation 1688 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1689 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %zext_ln21_39, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1689 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i5 %add_ln26_40 to i11" [conv/conv_1.cpp:26]   --->   Operation 1690 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln21_39)> <Delay = 0.00>
ST_173 : Operation 1691 [1/1] (1.63ns)   --->   "%add_ln26_137 = add i11 %sub_ln26, %zext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 1691 'add' 'add_ln26_137' <Predicate = (!icmp_ln21_39)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i11 %add_ln26_137 to i64" [conv/conv_1.cpp:26]   --->   Operation 1692 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln21_39)> <Delay = 0.00>
ST_173 : Operation 1693 [1/1] (0.00ns)   --->   "%conv_input_addr_39 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1693 'getelementptr' 'conv_input_addr_39' <Predicate = (!icmp_ln21_39)> <Delay = 0.00>
ST_173 : Operation 1694 [2/2] (3.25ns)   --->   "%conv_input_load_39 = load float* %conv_input_addr_39, align 4" [conv/conv_1.cpp:26]   --->   Operation 1694 'load' 'conv_input_load_39' <Predicate = (!icmp_ln21_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_173 : Operation 1695 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_104) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1695 'specregionend' 'empty_83' <Predicate = (icmp_ln21_39)> <Delay = 0.00>
ST_173 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1696 'specregionbegin' 'tmp_106' <Predicate = (icmp_ln21_39)> <Delay = 0.00>
ST_173 : Operation 1697 [1/1] (1.76ns)   --->   "br label %83" [conv/conv_1.cpp:21]   --->   Operation 1697 'br' <Predicate = (icmp_ln21_39)> <Delay = 1.76>

State 174 <SV = 56> <Delay = 15.6>
ST_174 : Operation 1698 [1/1] (1.77ns)   --->   "%tmp_107 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB2678880000000, float 0x3FA6670600000000, float 0x3FB49731C0000000, i2 %wc_0_13_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1698 'mux' 'tmp_107' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1699 [1/2] (3.25ns)   --->   "%conv_input_load_39 = load float* %conv_input_addr_39, align 4" [conv/conv_1.cpp:26]   --->   Operation 1699 'load' 'conv_input_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 1700 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %tmp_107, %conv_input_load_39" [conv/conv_1.cpp:26]   --->   Operation 1700 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 57> <Delay = 34.9>
ST_175 : Operation 1701 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %tmp_107, %conv_input_load_39" [conv/conv_1.cpp:26]   --->   Operation 1701 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1702 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13_0, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1702 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 58> <Delay = 22.5>
ST_176 : Operation 1703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1703 'specloopname' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1704 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_1_13_0, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1704 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1705 [1/1] (0.00ns)   --->   "br label %81" [conv/conv_1.cpp:21]   --->   Operation 1705 'br' <Predicate = true> <Delay = 0.00>

State 177 <SV = 56> <Delay = 6.67>
ST_177 : Operation 1706 [1/1] (0.00ns)   --->   "%w_sum_1_13_1 = phi float [ %w_sum_1_13_0, %W_Row_Loop39 ], [ %w_sum_3_13_1, %84 ]" [conv/conv_1.cpp:26]   --->   Operation 1706 'phi' 'w_sum_1_13_1' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1707 [1/1] (0.00ns)   --->   "%wc_0_13_1 = phi i2 [ 0, %W_Row_Loop39 ], [ %add_ln21_40, %84 ]" [conv/conv_1.cpp:21]   --->   Operation 1707 'phi' 'wc_0_13_1' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln21_40 = zext i2 %wc_0_13_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1708 'zext' 'zext_ln21_40' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1709 [1/1] (0.95ns)   --->   "%icmp_ln21_40 = icmp eq i2 %wc_0_13_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1709 'icmp' 'icmp_ln21_40' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1710 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1710 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1711 [1/1] (1.56ns)   --->   "%add_ln21_40 = add i2 %wc_0_13_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1711 'add' 'add_ln21_40' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1712 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_40, label %W_Row_Loop40, label %84" [conv/conv_1.cpp:21]   --->   Operation 1712 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1713 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %zext_ln21_40, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1713 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_40)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i5 %add_ln26_41 to i11" [conv/conv_1.cpp:26]   --->   Operation 1714 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln21_40)> <Delay = 0.00>
ST_177 : Operation 1715 [1/1] (1.63ns)   --->   "%add_ln26_138 = add i11 %sub_ln26_1, %zext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 1715 'add' 'add_ln26_138' <Predicate = (!icmp_ln21_40)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i11 %add_ln26_138 to i64" [conv/conv_1.cpp:26]   --->   Operation 1716 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln21_40)> <Delay = 0.00>
ST_177 : Operation 1717 [1/1] (0.00ns)   --->   "%conv_input_addr_40 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 1717 'getelementptr' 'conv_input_addr_40' <Predicate = (!icmp_ln21_40)> <Delay = 0.00>
ST_177 : Operation 1718 [2/2] (3.25ns)   --->   "%conv_input_load_40 = load float* %conv_input_addr_40, align 4" [conv/conv_1.cpp:26]   --->   Operation 1718 'load' 'conv_input_load_40' <Predicate = (!icmp_ln21_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_177 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_106) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1719 'specregionend' 'empty_85' <Predicate = (icmp_ln21_40)> <Delay = 0.00>
ST_177 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1720 'specregionbegin' 'tmp_108' <Predicate = (icmp_ln21_40)> <Delay = 0.00>
ST_177 : Operation 1721 [1/1] (1.76ns)   --->   "br label %85" [conv/conv_1.cpp:21]   --->   Operation 1721 'br' <Predicate = (icmp_ln21_40)> <Delay = 1.76>

State 178 <SV = 57> <Delay = 15.6>
ST_178 : Operation 1722 [1/1] (1.77ns)   --->   "%tmp_109 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBD0F1CA0000000, float 0x3FB4E04220000000, float 0x3FBED42280000000, i2 %wc_0_13_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1722 'mux' 'tmp_109' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1723 [1/2] (3.25ns)   --->   "%conv_input_load_40 = load float* %conv_input_addr_40, align 4" [conv/conv_1.cpp:26]   --->   Operation 1723 'load' 'conv_input_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_178 : Operation 1724 [2/2] (12.3ns)   --->   "%tmp_1_13_1 = fmul float %tmp_109, %conv_input_load_40" [conv/conv_1.cpp:26]   --->   Operation 1724 'fmul' 'tmp_1_13_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 58> <Delay = 34.9>
ST_179 : Operation 1725 [1/2] (12.3ns)   --->   "%tmp_1_13_1 = fmul float %tmp_109, %conv_input_load_40" [conv/conv_1.cpp:26]   --->   Operation 1725 'fmul' 'tmp_1_13_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1726 [2/2] (22.5ns)   --->   "%w_sum_3_13_1 = fadd float %w_sum_1_13_1, %tmp_1_13_1" [conv/conv_1.cpp:26]   --->   Operation 1726 'fadd' 'w_sum_3_13_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 59> <Delay = 22.5>
ST_180 : Operation 1727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1727 'specloopname' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1728 [1/2] (22.5ns)   --->   "%w_sum_3_13_1 = fadd float %w_sum_1_13_1, %tmp_1_13_1" [conv/conv_1.cpp:26]   --->   Operation 1728 'fadd' 'w_sum_3_13_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1729 [1/1] (0.00ns)   --->   "br label %83" [conv/conv_1.cpp:21]   --->   Operation 1729 'br' <Predicate = true> <Delay = 0.00>

State 181 <SV = 57> <Delay = 22.5>
ST_181 : Operation 1730 [1/1] (0.00ns)   --->   "%w_sum_1_13_2 = phi float [ %w_sum_1_13_1, %W_Row_Loop40 ], [ %w_sum_3_13_2, %86 ]" [conv/conv_1.cpp:26]   --->   Operation 1730 'phi' 'w_sum_1_13_2' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1731 [1/1] (0.00ns)   --->   "%wc_0_13_2 = phi i2 [ 0, %W_Row_Loop40 ], [ %add_ln21_41, %86 ]" [conv/conv_1.cpp:21]   --->   Operation 1731 'phi' 'wc_0_13_2' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln21_41 = zext i2 %wc_0_13_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1732 'zext' 'zext_ln21_41' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1733 [1/1] (0.95ns)   --->   "%icmp_ln21_41 = icmp eq i2 %wc_0_13_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1733 'icmp' 'icmp_ln21_41' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1734 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1734 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1735 [1/1] (1.56ns)   --->   "%add_ln21_41 = add i2 %wc_0_13_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1735 'add' 'add_ln21_41' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1736 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_41, label %W_Row_Loop41, label %86" [conv/conv_1.cpp:21]   --->   Operation 1736 'br' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1737 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %zext_ln21_41, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1737 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_41)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i5 %add_ln26_42 to i11" [conv/conv_1.cpp:26]   --->   Operation 1738 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln21_41)> <Delay = 0.00>
ST_181 : Operation 1739 [1/1] (1.63ns)   --->   "%add_ln26_139 = add i11 %sub_ln26_2, %zext_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 1739 'add' 'add_ln26_139' <Predicate = (!icmp_ln21_41)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i11 %add_ln26_139 to i64" [conv/conv_1.cpp:26]   --->   Operation 1740 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln21_41)> <Delay = 0.00>
ST_181 : Operation 1741 [1/1] (0.00ns)   --->   "%conv_input_addr_41 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 1741 'getelementptr' 'conv_input_addr_41' <Predicate = (!icmp_ln21_41)> <Delay = 0.00>
ST_181 : Operation 1742 [2/2] (3.25ns)   --->   "%conv_input_load_41 = load float* %conv_input_addr_41, align 4" [conv/conv_1.cpp:26]   --->   Operation 1742 'load' 'conv_input_load_41' <Predicate = (!icmp_ln21_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_181 : Operation 1743 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_1_13_2, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1743 'fadd' 'w_sum_13' <Predicate = (icmp_ln21_41)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1744 'specregionbegin' 'tmp_112' <Predicate = (icmp_ln21_41)> <Delay = 0.00>

State 182 <SV = 58> <Delay = 15.6>
ST_182 : Operation 1745 [1/1] (1.77ns)   --->   "%tmp_113 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB4933720000000, float 0x3FBC938320000000, float 0x3FC526C200000000, i2 %wc_0_13_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1745 'mux' 'tmp_113' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1746 [1/2] (3.25ns)   --->   "%conv_input_load_41 = load float* %conv_input_addr_41, align 4" [conv/conv_1.cpp:26]   --->   Operation 1746 'load' 'conv_input_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_182 : Operation 1747 [2/2] (12.3ns)   --->   "%tmp_1_13_2 = fmul float %tmp_113, %conv_input_load_41" [conv/conv_1.cpp:26]   --->   Operation 1747 'fmul' 'tmp_1_13_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 59> <Delay = 34.9>
ST_183 : Operation 1748 [1/2] (12.3ns)   --->   "%tmp_1_13_2 = fmul float %tmp_113, %conv_input_load_41" [conv/conv_1.cpp:26]   --->   Operation 1748 'fmul' 'tmp_1_13_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1749 [2/2] (22.5ns)   --->   "%w_sum_3_13_2 = fadd float %w_sum_1_13_2, %tmp_1_13_2" [conv/conv_1.cpp:26]   --->   Operation 1749 'fadd' 'w_sum_3_13_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 60> <Delay = 22.5>
ST_184 : Operation 1750 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1750 'specloopname' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1751 [1/2] (22.5ns)   --->   "%w_sum_3_13_2 = fadd float %w_sum_1_13_2, %tmp_1_13_2" [conv/conv_1.cpp:26]   --->   Operation 1751 'fadd' 'w_sum_3_13_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1752 [1/1] (0.00ns)   --->   "br label %85" [conv/conv_1.cpp:21]   --->   Operation 1752 'br' <Predicate = true> <Delay = 0.00>

State 185 <SV = 58> <Delay = 33.5>
ST_185 : Operation 1753 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_108) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1753 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1754 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_1_13_2, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1754 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1755 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv_1.cpp:34]   --->   Operation 1755 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1756 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv_1.cpp:34]   --->   Operation 1757 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1758 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_110, -1" [conv/conv_1.cpp:34]   --->   Operation 1758 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1759 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv_1.cpp:34]   --->   Operation 1759 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv_1.cpp:34]   --->   Operation 1760 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1761 [1/1] (6.78ns)   --->   "%tmp_111 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1761 'fcmp' 'tmp_111' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_111" [conv/conv_1.cpp:34]   --->   Operation 1762 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1763 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1763 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1764 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv_1.cpp:35]   --->   Operation 1764 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_185 : Operation 1765 [1/1] (1.76ns)   --->   "br label %87" [conv/conv_1.cpp:21]   --->   Operation 1765 'br' <Predicate = true> <Delay = 1.76>

State 186 <SV = 59> <Delay = 6.67>
ST_186 : Operation 1766 [1/1] (0.00ns)   --->   "%w_sum_1_14_0 = phi float [ 0.000000e+00, %W_Row_Loop41 ], [ %w_sum_3_13, %88 ]" [conv/conv_1.cpp:26]   --->   Operation 1766 'phi' 'w_sum_1_14_0' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1767 [1/1] (0.00ns)   --->   "%wc_0_14_0 = phi i2 [ 0, %W_Row_Loop41 ], [ %add_ln21_42, %88 ]" [conv/conv_1.cpp:21]   --->   Operation 1767 'phi' 'wc_0_14_0' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln21_42 = zext i2 %wc_0_14_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1768 'zext' 'zext_ln21_42' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1769 [1/1] (0.95ns)   --->   "%icmp_ln21_42 = icmp eq i2 %wc_0_14_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1769 'icmp' 'icmp_ln21_42' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1770 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1770 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1771 [1/1] (1.56ns)   --->   "%add_ln21_42 = add i2 %wc_0_14_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1771 'add' 'add_ln21_42' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1772 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_42, label %W_Row_Loop42, label %88" [conv/conv_1.cpp:21]   --->   Operation 1772 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1773 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %zext_ln21_42, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1773 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_42)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i5 %add_ln26_43 to i11" [conv/conv_1.cpp:26]   --->   Operation 1774 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln21_42)> <Delay = 0.00>
ST_186 : Operation 1775 [1/1] (1.63ns)   --->   "%add_ln26_140 = add i11 %sub_ln26, %zext_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 1775 'add' 'add_ln26_140' <Predicate = (!icmp_ln21_42)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i11 %add_ln26_140 to i64" [conv/conv_1.cpp:26]   --->   Operation 1776 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln21_42)> <Delay = 0.00>
ST_186 : Operation 1777 [1/1] (0.00ns)   --->   "%conv_input_addr_42 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 1777 'getelementptr' 'conv_input_addr_42' <Predicate = (!icmp_ln21_42)> <Delay = 0.00>
ST_186 : Operation 1778 [2/2] (3.25ns)   --->   "%conv_input_load_42 = load float* %conv_input_addr_42, align 4" [conv/conv_1.cpp:26]   --->   Operation 1778 'load' 'conv_input_load_42' <Predicate = (!icmp_ln21_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_186 : Operation 1779 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_112) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1779 'specregionend' 'empty_89' <Predicate = (icmp_ln21_42)> <Delay = 0.00>
ST_186 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1780 'specregionbegin' 'tmp_114' <Predicate = (icmp_ln21_42)> <Delay = 0.00>
ST_186 : Operation 1781 [1/1] (1.76ns)   --->   "br label %89" [conv/conv_1.cpp:21]   --->   Operation 1781 'br' <Predicate = (icmp_ln21_42)> <Delay = 1.76>

State 187 <SV = 60> <Delay = 15.6>
ST_187 : Operation 1782 [1/1] (1.77ns)   --->   "%tmp_115 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBE8E2120000000, float 0x3FAB180A80000000, float 0xBFCB721F80000000, i2 %wc_0_14_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1782 'mux' 'tmp_115' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1783 [1/2] (3.25ns)   --->   "%conv_input_load_42 = load float* %conv_input_addr_42, align 4" [conv/conv_1.cpp:26]   --->   Operation 1783 'load' 'conv_input_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_187 : Operation 1784 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %tmp_115, %conv_input_load_42" [conv/conv_1.cpp:26]   --->   Operation 1784 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 61> <Delay = 34.9>
ST_188 : Operation 1785 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %tmp_115, %conv_input_load_42" [conv/conv_1.cpp:26]   --->   Operation 1785 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1786 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14_0, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1786 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 62> <Delay = 22.5>
ST_189 : Operation 1787 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1787 'specloopname' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1788 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_1_14_0, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1788 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1789 [1/1] (0.00ns)   --->   "br label %87" [conv/conv_1.cpp:21]   --->   Operation 1789 'br' <Predicate = true> <Delay = 0.00>

State 190 <SV = 60> <Delay = 6.67>
ST_190 : Operation 1790 [1/1] (0.00ns)   --->   "%w_sum_1_14_1 = phi float [ %w_sum_1_14_0, %W_Row_Loop42 ], [ %w_sum_3_14_1, %90 ]" [conv/conv_1.cpp:26]   --->   Operation 1790 'phi' 'w_sum_1_14_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1791 [1/1] (0.00ns)   --->   "%wc_0_14_1 = phi i2 [ 0, %W_Row_Loop42 ], [ %add_ln21_43, %90 ]" [conv/conv_1.cpp:21]   --->   Operation 1791 'phi' 'wc_0_14_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln21_43 = zext i2 %wc_0_14_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1792 'zext' 'zext_ln21_43' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1793 [1/1] (0.95ns)   --->   "%icmp_ln21_43 = icmp eq i2 %wc_0_14_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1793 'icmp' 'icmp_ln21_43' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1794 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1794 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1795 [1/1] (1.56ns)   --->   "%add_ln21_43 = add i2 %wc_0_14_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1795 'add' 'add_ln21_43' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1796 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_43, label %W_Row_Loop43, label %90" [conv/conv_1.cpp:21]   --->   Operation 1796 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1797 [1/1] (1.78ns)   --->   "%add_ln26_44 = add i5 %zext_ln21_43, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1797 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_43)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i5 %add_ln26_44 to i11" [conv/conv_1.cpp:26]   --->   Operation 1798 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln21_43)> <Delay = 0.00>
ST_190 : Operation 1799 [1/1] (1.63ns)   --->   "%add_ln26_141 = add i11 %sub_ln26_1, %zext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 1799 'add' 'add_ln26_141' <Predicate = (!icmp_ln21_43)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i11 %add_ln26_141 to i64" [conv/conv_1.cpp:26]   --->   Operation 1800 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln21_43)> <Delay = 0.00>
ST_190 : Operation 1801 [1/1] (0.00ns)   --->   "%conv_input_addr_43 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 1801 'getelementptr' 'conv_input_addr_43' <Predicate = (!icmp_ln21_43)> <Delay = 0.00>
ST_190 : Operation 1802 [2/2] (3.25ns)   --->   "%conv_input_load_43 = load float* %conv_input_addr_43, align 4" [conv/conv_1.cpp:26]   --->   Operation 1802 'load' 'conv_input_load_43' <Predicate = (!icmp_ln21_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_190 : Operation 1803 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_114) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1803 'specregionend' 'empty_91' <Predicate = (icmp_ln21_43)> <Delay = 0.00>
ST_190 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1804 'specregionbegin' 'tmp_116' <Predicate = (icmp_ln21_43)> <Delay = 0.00>
ST_190 : Operation 1805 [1/1] (1.76ns)   --->   "br label %91" [conv/conv_1.cpp:21]   --->   Operation 1805 'br' <Predicate = (icmp_ln21_43)> <Delay = 1.76>

State 191 <SV = 61> <Delay = 15.6>
ST_191 : Operation 1806 [1/1] (1.77ns)   --->   "%tmp_117 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC113DCA0000000, float 0xBFC9695E00000000, float 0x3FBE3EF680000000, i2 %wc_0_14_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1806 'mux' 'tmp_117' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1807 [1/2] (3.25ns)   --->   "%conv_input_load_43 = load float* %conv_input_addr_43, align 4" [conv/conv_1.cpp:26]   --->   Operation 1807 'load' 'conv_input_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_191 : Operation 1808 [2/2] (12.3ns)   --->   "%tmp_1_14_1 = fmul float %tmp_117, %conv_input_load_43" [conv/conv_1.cpp:26]   --->   Operation 1808 'fmul' 'tmp_1_14_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 62> <Delay = 34.9>
ST_192 : Operation 1809 [1/2] (12.3ns)   --->   "%tmp_1_14_1 = fmul float %tmp_117, %conv_input_load_43" [conv/conv_1.cpp:26]   --->   Operation 1809 'fmul' 'tmp_1_14_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1810 [2/2] (22.5ns)   --->   "%w_sum_3_14_1 = fadd float %w_sum_1_14_1, %tmp_1_14_1" [conv/conv_1.cpp:26]   --->   Operation 1810 'fadd' 'w_sum_3_14_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 63> <Delay = 22.5>
ST_193 : Operation 1811 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1811 'specloopname' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1812 [1/2] (22.5ns)   --->   "%w_sum_3_14_1 = fadd float %w_sum_1_14_1, %tmp_1_14_1" [conv/conv_1.cpp:26]   --->   Operation 1812 'fadd' 'w_sum_3_14_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1813 [1/1] (0.00ns)   --->   "br label %89" [conv/conv_1.cpp:21]   --->   Operation 1813 'br' <Predicate = true> <Delay = 0.00>

State 194 <SV = 61> <Delay = 22.5>
ST_194 : Operation 1814 [1/1] (0.00ns)   --->   "%w_sum_1_14_2 = phi float [ %w_sum_1_14_1, %W_Row_Loop43 ], [ %w_sum_3_14_2, %92 ]" [conv/conv_1.cpp:26]   --->   Operation 1814 'phi' 'w_sum_1_14_2' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1815 [1/1] (0.00ns)   --->   "%wc_0_14_2 = phi i2 [ 0, %W_Row_Loop43 ], [ %add_ln21_44, %92 ]" [conv/conv_1.cpp:21]   --->   Operation 1815 'phi' 'wc_0_14_2' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln21_44 = zext i2 %wc_0_14_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1816 'zext' 'zext_ln21_44' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1817 [1/1] (0.95ns)   --->   "%icmp_ln21_44 = icmp eq i2 %wc_0_14_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1817 'icmp' 'icmp_ln21_44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1818 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1818 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1819 [1/1] (1.56ns)   --->   "%add_ln21_44 = add i2 %wc_0_14_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1819 'add' 'add_ln21_44' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1820 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_44, label %W_Row_Loop44, label %92" [conv/conv_1.cpp:21]   --->   Operation 1820 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1821 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i5 %zext_ln21_44, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1821 'add' 'add_ln26_45' <Predicate = (!icmp_ln21_44)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i5 %add_ln26_45 to i11" [conv/conv_1.cpp:26]   --->   Operation 1822 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln21_44)> <Delay = 0.00>
ST_194 : Operation 1823 [1/1] (1.63ns)   --->   "%add_ln26_142 = add i11 %sub_ln26_2, %zext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 1823 'add' 'add_ln26_142' <Predicate = (!icmp_ln21_44)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i11 %add_ln26_142 to i64" [conv/conv_1.cpp:26]   --->   Operation 1824 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln21_44)> <Delay = 0.00>
ST_194 : Operation 1825 [1/1] (0.00ns)   --->   "%conv_input_addr_44 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 1825 'getelementptr' 'conv_input_addr_44' <Predicate = (!icmp_ln21_44)> <Delay = 0.00>
ST_194 : Operation 1826 [2/2] (3.25ns)   --->   "%conv_input_load_44 = load float* %conv_input_addr_44, align 4" [conv/conv_1.cpp:26]   --->   Operation 1826 'load' 'conv_input_load_44' <Predicate = (!icmp_ln21_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_194 : Operation 1827 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_1_14_2, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1827 'fadd' 'w_sum_14' <Predicate = (icmp_ln21_44)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1828 'specregionbegin' 'tmp_120' <Predicate = (icmp_ln21_44)> <Delay = 0.00>

State 195 <SV = 62> <Delay = 15.6>
ST_195 : Operation 1829 [1/1] (1.77ns)   --->   "%tmp_121 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBEF401A0000000, float 0xBFBBFAD840000000, float 0x3F9838CF20000000, i2 %wc_0_14_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1829 'mux' 'tmp_121' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1830 [1/2] (3.25ns)   --->   "%conv_input_load_44 = load float* %conv_input_addr_44, align 4" [conv/conv_1.cpp:26]   --->   Operation 1830 'load' 'conv_input_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_195 : Operation 1831 [2/2] (12.3ns)   --->   "%tmp_1_14_2 = fmul float %tmp_121, %conv_input_load_44" [conv/conv_1.cpp:26]   --->   Operation 1831 'fmul' 'tmp_1_14_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 63> <Delay = 34.9>
ST_196 : Operation 1832 [1/2] (12.3ns)   --->   "%tmp_1_14_2 = fmul float %tmp_121, %conv_input_load_44" [conv/conv_1.cpp:26]   --->   Operation 1832 'fmul' 'tmp_1_14_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1833 [2/2] (22.5ns)   --->   "%w_sum_3_14_2 = fadd float %w_sum_1_14_2, %tmp_1_14_2" [conv/conv_1.cpp:26]   --->   Operation 1833 'fadd' 'w_sum_3_14_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 64> <Delay = 22.5>
ST_197 : Operation 1834 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1834 'specloopname' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1835 [1/2] (22.5ns)   --->   "%w_sum_3_14_2 = fadd float %w_sum_1_14_2, %tmp_1_14_2" [conv/conv_1.cpp:26]   --->   Operation 1835 'fadd' 'w_sum_3_14_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1836 [1/1] (0.00ns)   --->   "br label %91" [conv/conv_1.cpp:21]   --->   Operation 1836 'br' <Predicate = true> <Delay = 0.00>

State 198 <SV = 62> <Delay = 33.5>
ST_198 : Operation 1837 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_116) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1837 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1838 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_1_14_2, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1838 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1839 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv_1.cpp:34]   --->   Operation 1839 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1840 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv_1.cpp:34]   --->   Operation 1841 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1842 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_118, -1" [conv/conv_1.cpp:34]   --->   Operation 1842 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1843 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv_1.cpp:34]   --->   Operation 1843 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv_1.cpp:34]   --->   Operation 1844 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1845 [1/1] (6.78ns)   --->   "%tmp_119 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1845 'fcmp' 'tmp_119' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_119" [conv/conv_1.cpp:34]   --->   Operation 1846 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1847 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1847 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1848 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv_1.cpp:35]   --->   Operation 1848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_198 : Operation 1849 [1/1] (1.76ns)   --->   "br label %93" [conv/conv_1.cpp:21]   --->   Operation 1849 'br' <Predicate = true> <Delay = 1.76>

State 199 <SV = 63> <Delay = 6.67>
ST_199 : Operation 1850 [1/1] (0.00ns)   --->   "%w_sum_1_15_0 = phi float [ 0.000000e+00, %W_Row_Loop44 ], [ %w_sum_3_14, %94 ]" [conv/conv_1.cpp:26]   --->   Operation 1850 'phi' 'w_sum_1_15_0' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1851 [1/1] (0.00ns)   --->   "%wc_0_15_0 = phi i2 [ 0, %W_Row_Loop44 ], [ %add_ln21_45, %94 ]" [conv/conv_1.cpp:21]   --->   Operation 1851 'phi' 'wc_0_15_0' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln21_45 = zext i2 %wc_0_15_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1852 'zext' 'zext_ln21_45' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1853 [1/1] (0.95ns)   --->   "%icmp_ln21_45 = icmp eq i2 %wc_0_15_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1853 'icmp' 'icmp_ln21_45' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1854 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1854 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1855 [1/1] (1.56ns)   --->   "%add_ln21_45 = add i2 %wc_0_15_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1855 'add' 'add_ln21_45' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1856 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_45, label %W_Row_Loop45, label %94" [conv/conv_1.cpp:21]   --->   Operation 1856 'br' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1857 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i5 %zext_ln21_45, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1857 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i5 %add_ln26_46 to i11" [conv/conv_1.cpp:26]   --->   Operation 1858 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln21_45)> <Delay = 0.00>
ST_199 : Operation 1859 [1/1] (1.63ns)   --->   "%add_ln26_143 = add i11 %sub_ln26, %zext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 1859 'add' 'add_ln26_143' <Predicate = (!icmp_ln21_45)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i11 %add_ln26_143 to i64" [conv/conv_1.cpp:26]   --->   Operation 1860 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln21_45)> <Delay = 0.00>
ST_199 : Operation 1861 [1/1] (0.00ns)   --->   "%conv_input_addr_45 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 1861 'getelementptr' 'conv_input_addr_45' <Predicate = (!icmp_ln21_45)> <Delay = 0.00>
ST_199 : Operation 1862 [2/2] (3.25ns)   --->   "%conv_input_load_45 = load float* %conv_input_addr_45, align 4" [conv/conv_1.cpp:26]   --->   Operation 1862 'load' 'conv_input_load_45' <Predicate = (!icmp_ln21_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_199 : Operation 1863 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_120) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1863 'specregionend' 'empty_95' <Predicate = (icmp_ln21_45)> <Delay = 0.00>
ST_199 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1864 'specregionbegin' 'tmp_122' <Predicate = (icmp_ln21_45)> <Delay = 0.00>
ST_199 : Operation 1865 [1/1] (1.76ns)   --->   "br label %95" [conv/conv_1.cpp:21]   --->   Operation 1865 'br' <Predicate = (icmp_ln21_45)> <Delay = 1.76>

State 200 <SV = 64> <Delay = 15.6>
ST_200 : Operation 1866 [1/1] (1.77ns)   --->   "%tmp_123 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA9AED2C0000000, float 0x3FC37C2AC0000000, float 0xBFD2CA5240000000, i2 %wc_0_15_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1866 'mux' 'tmp_123' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1867 [1/2] (3.25ns)   --->   "%conv_input_load_45 = load float* %conv_input_addr_45, align 4" [conv/conv_1.cpp:26]   --->   Operation 1867 'load' 'conv_input_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_200 : Operation 1868 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %tmp_123, %conv_input_load_45" [conv/conv_1.cpp:26]   --->   Operation 1868 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 65> <Delay = 34.9>
ST_201 : Operation 1869 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %tmp_123, %conv_input_load_45" [conv/conv_1.cpp:26]   --->   Operation 1869 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1870 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15_0, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1870 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 66> <Delay = 22.5>
ST_202 : Operation 1871 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1871 'specloopname' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1872 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_1_15_0, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1872 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1873 [1/1] (0.00ns)   --->   "br label %93" [conv/conv_1.cpp:21]   --->   Operation 1873 'br' <Predicate = true> <Delay = 0.00>

State 203 <SV = 64> <Delay = 6.67>
ST_203 : Operation 1874 [1/1] (0.00ns)   --->   "%w_sum_1_15_1 = phi float [ %w_sum_1_15_0, %W_Row_Loop45 ], [ %w_sum_3_15_1, %96 ]" [conv/conv_1.cpp:26]   --->   Operation 1874 'phi' 'w_sum_1_15_1' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1875 [1/1] (0.00ns)   --->   "%wc_0_15_1 = phi i2 [ 0, %W_Row_Loop45 ], [ %add_ln21_46, %96 ]" [conv/conv_1.cpp:21]   --->   Operation 1875 'phi' 'wc_0_15_1' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln21_46 = zext i2 %wc_0_15_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1876 'zext' 'zext_ln21_46' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1877 [1/1] (0.95ns)   --->   "%icmp_ln21_46 = icmp eq i2 %wc_0_15_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1877 'icmp' 'icmp_ln21_46' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1878 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1878 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1879 [1/1] (1.56ns)   --->   "%add_ln21_46 = add i2 %wc_0_15_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1879 'add' 'add_ln21_46' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1880 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_46, label %W_Row_Loop46, label %96" [conv/conv_1.cpp:21]   --->   Operation 1880 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1881 [1/1] (1.78ns)   --->   "%add_ln26_47 = add i5 %zext_ln21_46, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1881 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i5 %add_ln26_47 to i11" [conv/conv_1.cpp:26]   --->   Operation 1882 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln21_46)> <Delay = 0.00>
ST_203 : Operation 1883 [1/1] (1.63ns)   --->   "%add_ln26_144 = add i11 %sub_ln26_1, %zext_ln26_52" [conv/conv_1.cpp:26]   --->   Operation 1883 'add' 'add_ln26_144' <Predicate = (!icmp_ln21_46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i11 %add_ln26_144 to i64" [conv/conv_1.cpp:26]   --->   Operation 1884 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln21_46)> <Delay = 0.00>
ST_203 : Operation 1885 [1/1] (0.00ns)   --->   "%conv_input_addr_46 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 1885 'getelementptr' 'conv_input_addr_46' <Predicate = (!icmp_ln21_46)> <Delay = 0.00>
ST_203 : Operation 1886 [2/2] (3.25ns)   --->   "%conv_input_load_46 = load float* %conv_input_addr_46, align 4" [conv/conv_1.cpp:26]   --->   Operation 1886 'load' 'conv_input_load_46' <Predicate = (!icmp_ln21_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_203 : Operation 1887 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_122) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1887 'specregionend' 'empty_97' <Predicate = (icmp_ln21_46)> <Delay = 0.00>
ST_203 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1888 'specregionbegin' 'tmp_124' <Predicate = (icmp_ln21_46)> <Delay = 0.00>
ST_203 : Operation 1889 [1/1] (1.76ns)   --->   "br label %97" [conv/conv_1.cpp:21]   --->   Operation 1889 'br' <Predicate = (icmp_ln21_46)> <Delay = 1.76>

State 204 <SV = 65> <Delay = 15.6>
ST_204 : Operation 1890 [1/1] (1.77ns)   --->   "%tmp_125 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD27325A0000000, float 0xBF558CEDC0000000, float 0xBFDF667880000000, i2 %wc_0_15_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1890 'mux' 'tmp_125' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1891 [1/2] (3.25ns)   --->   "%conv_input_load_46 = load float* %conv_input_addr_46, align 4" [conv/conv_1.cpp:26]   --->   Operation 1891 'load' 'conv_input_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_204 : Operation 1892 [2/2] (12.3ns)   --->   "%tmp_1_15_1 = fmul float %tmp_125, %conv_input_load_46" [conv/conv_1.cpp:26]   --->   Operation 1892 'fmul' 'tmp_1_15_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 66> <Delay = 34.9>
ST_205 : Operation 1893 [1/2] (12.3ns)   --->   "%tmp_1_15_1 = fmul float %tmp_125, %conv_input_load_46" [conv/conv_1.cpp:26]   --->   Operation 1893 'fmul' 'tmp_1_15_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1894 [2/2] (22.5ns)   --->   "%w_sum_3_15_1 = fadd float %w_sum_1_15_1, %tmp_1_15_1" [conv/conv_1.cpp:26]   --->   Operation 1894 'fadd' 'w_sum_3_15_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 67> <Delay = 22.5>
ST_206 : Operation 1895 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1895 'specloopname' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 1896 [1/2] (22.5ns)   --->   "%w_sum_3_15_1 = fadd float %w_sum_1_15_1, %tmp_1_15_1" [conv/conv_1.cpp:26]   --->   Operation 1896 'fadd' 'w_sum_3_15_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1897 [1/1] (0.00ns)   --->   "br label %95" [conv/conv_1.cpp:21]   --->   Operation 1897 'br' <Predicate = true> <Delay = 0.00>

State 207 <SV = 65> <Delay = 22.5>
ST_207 : Operation 1898 [1/1] (0.00ns)   --->   "%w_sum_1_15_2 = phi float [ %w_sum_1_15_1, %W_Row_Loop46 ], [ %w_sum_3_15_2, %98 ]" [conv/conv_1.cpp:26]   --->   Operation 1898 'phi' 'w_sum_1_15_2' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1899 [1/1] (0.00ns)   --->   "%wc_0_15_2 = phi i2 [ 0, %W_Row_Loop46 ], [ %add_ln21_47, %98 ]" [conv/conv_1.cpp:21]   --->   Operation 1899 'phi' 'wc_0_15_2' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln21_47 = zext i2 %wc_0_15_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1900 'zext' 'zext_ln21_47' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1901 [1/1] (0.95ns)   --->   "%icmp_ln21_47 = icmp eq i2 %wc_0_15_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1901 'icmp' 'icmp_ln21_47' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1902 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1902 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1903 [1/1] (1.56ns)   --->   "%add_ln21_47 = add i2 %wc_0_15_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1903 'add' 'add_ln21_47' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1904 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_47, label %W_Row_Loop47, label %98" [conv/conv_1.cpp:21]   --->   Operation 1904 'br' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1905 [1/1] (1.78ns)   --->   "%add_ln26_48 = add i5 %zext_ln21_47, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1905 'add' 'add_ln26_48' <Predicate = (!icmp_ln21_47)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i5 %add_ln26_48 to i11" [conv/conv_1.cpp:26]   --->   Operation 1906 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln21_47)> <Delay = 0.00>
ST_207 : Operation 1907 [1/1] (1.63ns)   --->   "%add_ln26_145 = add i11 %sub_ln26_2, %zext_ln26_53" [conv/conv_1.cpp:26]   --->   Operation 1907 'add' 'add_ln26_145' <Predicate = (!icmp_ln21_47)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i11 %add_ln26_145 to i64" [conv/conv_1.cpp:26]   --->   Operation 1908 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln21_47)> <Delay = 0.00>
ST_207 : Operation 1909 [1/1] (0.00ns)   --->   "%conv_input_addr_47 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 1909 'getelementptr' 'conv_input_addr_47' <Predicate = (!icmp_ln21_47)> <Delay = 0.00>
ST_207 : Operation 1910 [2/2] (3.25ns)   --->   "%conv_input_load_47 = load float* %conv_input_addr_47, align 4" [conv/conv_1.cpp:26]   --->   Operation 1910 'load' 'conv_input_load_47' <Predicate = (!icmp_ln21_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_207 : Operation 1911 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_1_15_2, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1911 'fadd' 'w_sum_15' <Predicate = (icmp_ln21_47)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1912 'specregionbegin' 'tmp_126' <Predicate = (icmp_ln21_47)> <Delay = 0.00>

State 208 <SV = 66> <Delay = 15.6>
ST_208 : Operation 1913 [1/1] (1.77ns)   --->   "%tmp_131 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCC120280000000, float 0x3FD0DA60A0000000, float 0xBFC9166700000000, i2 %wc_0_15_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1913 'mux' 'tmp_131' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1914 [1/2] (3.25ns)   --->   "%conv_input_load_47 = load float* %conv_input_addr_47, align 4" [conv/conv_1.cpp:26]   --->   Operation 1914 'load' 'conv_input_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_208 : Operation 1915 [2/2] (12.3ns)   --->   "%tmp_1_15_2 = fmul float %tmp_131, %conv_input_load_47" [conv/conv_1.cpp:26]   --->   Operation 1915 'fmul' 'tmp_1_15_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 67> <Delay = 34.9>
ST_209 : Operation 1916 [1/2] (12.3ns)   --->   "%tmp_1_15_2 = fmul float %tmp_131, %conv_input_load_47" [conv/conv_1.cpp:26]   --->   Operation 1916 'fmul' 'tmp_1_15_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1917 [2/2] (22.5ns)   --->   "%w_sum_3_15_2 = fadd float %w_sum_1_15_2, %tmp_1_15_2" [conv/conv_1.cpp:26]   --->   Operation 1917 'fadd' 'w_sum_3_15_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 68> <Delay = 22.5>
ST_210 : Operation 1918 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1918 'specloopname' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1919 [1/2] (22.5ns)   --->   "%w_sum_3_15_2 = fadd float %w_sum_1_15_2, %tmp_1_15_2" [conv/conv_1.cpp:26]   --->   Operation 1919 'fadd' 'w_sum_3_15_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1920 [1/1] (0.00ns)   --->   "br label %97" [conv/conv_1.cpp:21]   --->   Operation 1920 'br' <Predicate = true> <Delay = 0.00>

State 211 <SV = 66> <Delay = 33.5>
ST_211 : Operation 1921 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_124) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1921 'specregionend' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1922 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_1_15_2, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1922 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1923 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv_1.cpp:34]   --->   Operation 1923 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1924 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv_1.cpp:34]   --->   Operation 1925 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1926 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_127, -1" [conv/conv_1.cpp:34]   --->   Operation 1926 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1927 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv_1.cpp:34]   --->   Operation 1927 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv_1.cpp:34]   --->   Operation 1928 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1929 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1929 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_129" [conv/conv_1.cpp:34]   --->   Operation 1930 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1931 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1931 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 1932 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv_1.cpp:35]   --->   Operation 1932 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_211 : Operation 1933 [1/1] (1.76ns)   --->   "br label %99" [conv/conv_1.cpp:21]   --->   Operation 1933 'br' <Predicate = true> <Delay = 1.76>

State 212 <SV = 67> <Delay = 6.67>
ST_212 : Operation 1934 [1/1] (0.00ns)   --->   "%w_sum_1_16_0 = phi float [ 0.000000e+00, %W_Row_Loop47 ], [ %w_sum_3_15, %100 ]" [conv/conv_1.cpp:26]   --->   Operation 1934 'phi' 'w_sum_1_16_0' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1935 [1/1] (0.00ns)   --->   "%wc_0_16_0 = phi i2 [ 0, %W_Row_Loop47 ], [ %add_ln21_48, %100 ]" [conv/conv_1.cpp:21]   --->   Operation 1935 'phi' 'wc_0_16_0' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln21_48 = zext i2 %wc_0_16_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 1936 'zext' 'zext_ln21_48' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1937 [1/1] (0.95ns)   --->   "%icmp_ln21_48 = icmp eq i2 %wc_0_16_0, -1" [conv/conv_1.cpp:21]   --->   Operation 1937 'icmp' 'icmp_ln21_48' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1938 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1938 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1939 [1/1] (1.56ns)   --->   "%add_ln21_48 = add i2 %wc_0_16_0, 1" [conv/conv_1.cpp:21]   --->   Operation 1939 'add' 'add_ln21_48' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1940 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_48, label %W_Row_Loop48, label %100" [conv/conv_1.cpp:21]   --->   Operation 1940 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1941 [1/1] (1.78ns)   --->   "%add_ln26_49 = add i5 %zext_ln21_48, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1941 'add' 'add_ln26_49' <Predicate = (!icmp_ln21_48)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i5 %add_ln26_49 to i11" [conv/conv_1.cpp:26]   --->   Operation 1942 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln21_48)> <Delay = 0.00>
ST_212 : Operation 1943 [1/1] (1.63ns)   --->   "%add_ln26_146 = add i11 %sub_ln26, %zext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 1943 'add' 'add_ln26_146' <Predicate = (!icmp_ln21_48)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i11 %add_ln26_146 to i64" [conv/conv_1.cpp:26]   --->   Operation 1944 'sext' 'sext_ln26_48' <Predicate = (!icmp_ln21_48)> <Delay = 0.00>
ST_212 : Operation 1945 [1/1] (0.00ns)   --->   "%conv_input_addr_48 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 1945 'getelementptr' 'conv_input_addr_48' <Predicate = (!icmp_ln21_48)> <Delay = 0.00>
ST_212 : Operation 1946 [2/2] (3.25ns)   --->   "%conv_input_load_48 = load float* %conv_input_addr_48, align 4" [conv/conv_1.cpp:26]   --->   Operation 1946 'load' 'conv_input_load_48' <Predicate = (!icmp_ln21_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_212 : Operation 1947 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_126) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1947 'specregionend' 'empty_101' <Predicate = (icmp_ln21_48)> <Delay = 0.00>
ST_212 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1948 'specregionbegin' 'tmp_128' <Predicate = (icmp_ln21_48)> <Delay = 0.00>
ST_212 : Operation 1949 [1/1] (1.76ns)   --->   "br label %101" [conv/conv_1.cpp:21]   --->   Operation 1949 'br' <Predicate = (icmp_ln21_48)> <Delay = 1.76>

State 213 <SV = 68> <Delay = 15.6>
ST_213 : Operation 1950 [1/1] (1.77ns)   --->   "%tmp_133 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD1E86DA0000000, float 0xBFCE5249E0000000, float 0xBFDCF44B00000000, i2 %wc_0_16_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1950 'mux' 'tmp_133' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1951 [1/2] (3.25ns)   --->   "%conv_input_load_48 = load float* %conv_input_addr_48, align 4" [conv/conv_1.cpp:26]   --->   Operation 1951 'load' 'conv_input_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_213 : Operation 1952 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %tmp_133, %conv_input_load_48" [conv/conv_1.cpp:26]   --->   Operation 1952 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 69> <Delay = 34.9>
ST_214 : Operation 1953 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %tmp_133, %conv_input_load_48" [conv/conv_1.cpp:26]   --->   Operation 1953 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1954 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16_0, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1954 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 70> <Delay = 22.5>
ST_215 : Operation 1955 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1955 'specloopname' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1956 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_1_16_0, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1956 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1957 [1/1] (0.00ns)   --->   "br label %99" [conv/conv_1.cpp:21]   --->   Operation 1957 'br' <Predicate = true> <Delay = 0.00>

State 216 <SV = 68> <Delay = 6.67>
ST_216 : Operation 1958 [1/1] (0.00ns)   --->   "%w_sum_1_16_1 = phi float [ %w_sum_1_16_0, %W_Row_Loop48 ], [ %w_sum_3_16_1, %102 ]" [conv/conv_1.cpp:26]   --->   Operation 1958 'phi' 'w_sum_1_16_1' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1959 [1/1] (0.00ns)   --->   "%wc_0_16_1 = phi i2 [ 0, %W_Row_Loop48 ], [ %add_ln21_49, %102 ]" [conv/conv_1.cpp:21]   --->   Operation 1959 'phi' 'wc_0_16_1' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln21_49 = zext i2 %wc_0_16_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 1960 'zext' 'zext_ln21_49' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1961 [1/1] (0.95ns)   --->   "%icmp_ln21_49 = icmp eq i2 %wc_0_16_1, -1" [conv/conv_1.cpp:21]   --->   Operation 1961 'icmp' 'icmp_ln21_49' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1962 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1962 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1963 [1/1] (1.56ns)   --->   "%add_ln21_49 = add i2 %wc_0_16_1, 1" [conv/conv_1.cpp:21]   --->   Operation 1963 'add' 'add_ln21_49' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1964 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_49, label %W_Row_Loop49, label %102" [conv/conv_1.cpp:21]   --->   Operation 1964 'br' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1965 [1/1] (1.78ns)   --->   "%add_ln26_50 = add i5 %zext_ln21_49, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1965 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_49)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i5 %add_ln26_50 to i11" [conv/conv_1.cpp:26]   --->   Operation 1966 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln21_49)> <Delay = 0.00>
ST_216 : Operation 1967 [1/1] (1.63ns)   --->   "%add_ln26_147 = add i11 %sub_ln26_1, %zext_ln26_55" [conv/conv_1.cpp:26]   --->   Operation 1967 'add' 'add_ln26_147' <Predicate = (!icmp_ln21_49)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i11 %add_ln26_147 to i64" [conv/conv_1.cpp:26]   --->   Operation 1968 'sext' 'sext_ln26_49' <Predicate = (!icmp_ln21_49)> <Delay = 0.00>
ST_216 : Operation 1969 [1/1] (0.00ns)   --->   "%conv_input_addr_49 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 1969 'getelementptr' 'conv_input_addr_49' <Predicate = (!icmp_ln21_49)> <Delay = 0.00>
ST_216 : Operation 1970 [2/2] (3.25ns)   --->   "%conv_input_load_49 = load float* %conv_input_addr_49, align 4" [conv/conv_1.cpp:26]   --->   Operation 1970 'load' 'conv_input_load_49' <Predicate = (!icmp_ln21_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_216 : Operation 1971 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_128) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1971 'specregionend' 'empty_103' <Predicate = (icmp_ln21_49)> <Delay = 0.00>
ST_216 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1972 'specregionbegin' 'tmp_130' <Predicate = (icmp_ln21_49)> <Delay = 0.00>
ST_216 : Operation 1973 [1/1] (1.76ns)   --->   "br label %103" [conv/conv_1.cpp:21]   --->   Operation 1973 'br' <Predicate = (icmp_ln21_49)> <Delay = 1.76>

State 217 <SV = 69> <Delay = 15.6>
ST_217 : Operation 1974 [1/1] (1.77ns)   --->   "%tmp_135 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD5AD14C0000000, float 0xBFA6D517A0000000, float 0xBFE26384E0000000, i2 %wc_0_16_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1974 'mux' 'tmp_135' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1975 [1/2] (3.25ns)   --->   "%conv_input_load_49 = load float* %conv_input_addr_49, align 4" [conv/conv_1.cpp:26]   --->   Operation 1975 'load' 'conv_input_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_217 : Operation 1976 [2/2] (12.3ns)   --->   "%tmp_1_16_1 = fmul float %tmp_135, %conv_input_load_49" [conv/conv_1.cpp:26]   --->   Operation 1976 'fmul' 'tmp_1_16_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 70> <Delay = 34.9>
ST_218 : Operation 1977 [1/2] (12.3ns)   --->   "%tmp_1_16_1 = fmul float %tmp_135, %conv_input_load_49" [conv/conv_1.cpp:26]   --->   Operation 1977 'fmul' 'tmp_1_16_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1978 [2/2] (22.5ns)   --->   "%w_sum_3_16_1 = fadd float %w_sum_1_16_1, %tmp_1_16_1" [conv/conv_1.cpp:26]   --->   Operation 1978 'fadd' 'w_sum_3_16_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 71> <Delay = 22.5>
ST_219 : Operation 1979 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 1979 'specloopname' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1980 [1/2] (22.5ns)   --->   "%w_sum_3_16_1 = fadd float %w_sum_1_16_1, %tmp_1_16_1" [conv/conv_1.cpp:26]   --->   Operation 1980 'fadd' 'w_sum_3_16_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1981 [1/1] (0.00ns)   --->   "br label %101" [conv/conv_1.cpp:21]   --->   Operation 1981 'br' <Predicate = true> <Delay = 0.00>

State 220 <SV = 69> <Delay = 22.5>
ST_220 : Operation 1982 [1/1] (0.00ns)   --->   "%w_sum_1_16_2 = phi float [ %w_sum_1_16_1, %W_Row_Loop49 ], [ %w_sum_3_16_2, %104 ]" [conv/conv_1.cpp:26]   --->   Operation 1982 'phi' 'w_sum_1_16_2' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1983 [1/1] (0.00ns)   --->   "%wc_0_16_2 = phi i2 [ 0, %W_Row_Loop49 ], [ %add_ln21_50, %104 ]" [conv/conv_1.cpp:21]   --->   Operation 1983 'phi' 'wc_0_16_2' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln21_50 = zext i2 %wc_0_16_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 1984 'zext' 'zext_ln21_50' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1985 [1/1] (0.95ns)   --->   "%icmp_ln21_50 = icmp eq i2 %wc_0_16_2, -1" [conv/conv_1.cpp:21]   --->   Operation 1985 'icmp' 'icmp_ln21_50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1986 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1986 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1987 [1/1] (1.56ns)   --->   "%add_ln21_50 = add i2 %wc_0_16_2, 1" [conv/conv_1.cpp:21]   --->   Operation 1987 'add' 'add_ln21_50' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1988 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_50, label %W_Row_Loop50, label %104" [conv/conv_1.cpp:21]   --->   Operation 1988 'br' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1989 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i5 %zext_ln21_50, %c_0" [conv/conv_1.cpp:26]   --->   Operation 1989 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_50)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i5 %add_ln26_51 to i11" [conv/conv_1.cpp:26]   --->   Operation 1990 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln21_50)> <Delay = 0.00>
ST_220 : Operation 1991 [1/1] (1.63ns)   --->   "%add_ln26_148 = add i11 %sub_ln26_2, %zext_ln26_56" [conv/conv_1.cpp:26]   --->   Operation 1991 'add' 'add_ln26_148' <Predicate = (!icmp_ln21_50)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i11 %add_ln26_148 to i64" [conv/conv_1.cpp:26]   --->   Operation 1992 'sext' 'sext_ln26_50' <Predicate = (!icmp_ln21_50)> <Delay = 0.00>
ST_220 : Operation 1993 [1/1] (0.00ns)   --->   "%conv_input_addr_50 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 1993 'getelementptr' 'conv_input_addr_50' <Predicate = (!icmp_ln21_50)> <Delay = 0.00>
ST_220 : Operation 1994 [2/2] (3.25ns)   --->   "%conv_input_load_50 = load float* %conv_input_addr_50, align 4" [conv/conv_1.cpp:26]   --->   Operation 1994 'load' 'conv_input_load_50' <Predicate = (!icmp_ln21_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_220 : Operation 1995 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_1_16_2, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1995 'fadd' 'w_sum_16' <Predicate = (icmp_ln21_50)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1996 'specregionbegin' 'tmp_132' <Predicate = (icmp_ln21_50)> <Delay = 0.00>

State 221 <SV = 70> <Delay = 15.6>
ST_221 : Operation 1997 [1/1] (1.77ns)   --->   "%tmp_141 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD8181220000000, float 0x3FD833A0C0000000, float 0x3F9A706320000000, i2 %wc_0_16_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1997 'mux' 'tmp_141' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1998 [1/2] (3.25ns)   --->   "%conv_input_load_50 = load float* %conv_input_addr_50, align 4" [conv/conv_1.cpp:26]   --->   Operation 1998 'load' 'conv_input_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_221 : Operation 1999 [2/2] (12.3ns)   --->   "%tmp_1_16_2 = fmul float %tmp_141, %conv_input_load_50" [conv/conv_1.cpp:26]   --->   Operation 1999 'fmul' 'tmp_1_16_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 71> <Delay = 34.9>
ST_222 : Operation 2000 [1/2] (12.3ns)   --->   "%tmp_1_16_2 = fmul float %tmp_141, %conv_input_load_50" [conv/conv_1.cpp:26]   --->   Operation 2000 'fmul' 'tmp_1_16_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2001 [2/2] (22.5ns)   --->   "%w_sum_3_16_2 = fadd float %w_sum_1_16_2, %tmp_1_16_2" [conv/conv_1.cpp:26]   --->   Operation 2001 'fadd' 'w_sum_3_16_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 72> <Delay = 22.5>
ST_223 : Operation 2002 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2002 'specloopname' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2003 [1/2] (22.5ns)   --->   "%w_sum_3_16_2 = fadd float %w_sum_1_16_2, %tmp_1_16_2" [conv/conv_1.cpp:26]   --->   Operation 2003 'fadd' 'w_sum_3_16_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2004 [1/1] (0.00ns)   --->   "br label %103" [conv/conv_1.cpp:21]   --->   Operation 2004 'br' <Predicate = true> <Delay = 0.00>

State 224 <SV = 70> <Delay = 33.5>
ST_224 : Operation 2005 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_130) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2005 'specregionend' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2006 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_1_16_2, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 2006 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2007 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv/conv_1.cpp:34]   --->   Operation 2007 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2008 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv/conv_1.cpp:34]   --->   Operation 2009 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2010 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_137, -1" [conv/conv_1.cpp:34]   --->   Operation 2010 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2011 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv/conv_1.cpp:34]   --->   Operation 2011 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv/conv_1.cpp:34]   --->   Operation 2012 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2013 [1/1] (6.78ns)   --->   "%tmp_139 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2013 'fcmp' 'tmp_139' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_139" [conv/conv_1.cpp:34]   --->   Operation 2014 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2015 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2015 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2016 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv/conv_1.cpp:35]   --->   Operation 2016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_224 : Operation 2017 [1/1] (1.76ns)   --->   "br label %105" [conv/conv_1.cpp:21]   --->   Operation 2017 'br' <Predicate = true> <Delay = 1.76>

State 225 <SV = 71> <Delay = 6.67>
ST_225 : Operation 2018 [1/1] (0.00ns)   --->   "%w_sum_1_17_0 = phi float [ 0.000000e+00, %W_Row_Loop50 ], [ %w_sum_3_16, %106 ]" [conv/conv_1.cpp:26]   --->   Operation 2018 'phi' 'w_sum_1_17_0' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2019 [1/1] (0.00ns)   --->   "%wc_0_17_0 = phi i2 [ 0, %W_Row_Loop50 ], [ %add_ln21_51, %106 ]" [conv/conv_1.cpp:21]   --->   Operation 2019 'phi' 'wc_0_17_0' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln21_51 = zext i2 %wc_0_17_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2020 'zext' 'zext_ln21_51' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2021 [1/1] (0.95ns)   --->   "%icmp_ln21_51 = icmp eq i2 %wc_0_17_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2021 'icmp' 'icmp_ln21_51' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2022 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2022 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2023 [1/1] (1.56ns)   --->   "%add_ln21_51 = add i2 %wc_0_17_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2023 'add' 'add_ln21_51' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2024 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_51, label %W_Row_Loop51, label %106" [conv/conv_1.cpp:21]   --->   Operation 2024 'br' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2025 [1/1] (1.78ns)   --->   "%add_ln26_52 = add i5 %zext_ln21_51, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2025 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_51)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i5 %add_ln26_52 to i11" [conv/conv_1.cpp:26]   --->   Operation 2026 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln21_51)> <Delay = 0.00>
ST_225 : Operation 2027 [1/1] (1.63ns)   --->   "%add_ln26_149 = add i11 %sub_ln26, %zext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 2027 'add' 'add_ln26_149' <Predicate = (!icmp_ln21_51)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i11 %add_ln26_149 to i64" [conv/conv_1.cpp:26]   --->   Operation 2028 'sext' 'sext_ln26_51' <Predicate = (!icmp_ln21_51)> <Delay = 0.00>
ST_225 : Operation 2029 [1/1] (0.00ns)   --->   "%conv_input_addr_51 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 2029 'getelementptr' 'conv_input_addr_51' <Predicate = (!icmp_ln21_51)> <Delay = 0.00>
ST_225 : Operation 2030 [2/2] (3.25ns)   --->   "%conv_input_load_51 = load float* %conv_input_addr_51, align 4" [conv/conv_1.cpp:26]   --->   Operation 2030 'load' 'conv_input_load_51' <Predicate = (!icmp_ln21_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_225 : Operation 2031 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_132) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2031 'specregionend' 'empty_107' <Predicate = (icmp_ln21_51)> <Delay = 0.00>
ST_225 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2032 'specregionbegin' 'tmp_134' <Predicate = (icmp_ln21_51)> <Delay = 0.00>
ST_225 : Operation 2033 [1/1] (1.76ns)   --->   "br label %107" [conv/conv_1.cpp:21]   --->   Operation 2033 'br' <Predicate = (icmp_ln21_51)> <Delay = 1.76>

State 226 <SV = 72> <Delay = 15.6>
ST_226 : Operation 2034 [1/1] (1.77ns)   --->   "%tmp_143 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB76A67A0000000, float 0xBFDF49F700000000, float 0xBFD7429EE0000000, i2 %wc_0_17_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2034 'mux' 'tmp_143' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2035 [1/2] (3.25ns)   --->   "%conv_input_load_51 = load float* %conv_input_addr_51, align 4" [conv/conv_1.cpp:26]   --->   Operation 2035 'load' 'conv_input_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_226 : Operation 2036 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %tmp_143, %conv_input_load_51" [conv/conv_1.cpp:26]   --->   Operation 2036 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 73> <Delay = 34.9>
ST_227 : Operation 2037 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %tmp_143, %conv_input_load_51" [conv/conv_1.cpp:26]   --->   Operation 2037 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2038 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17_0, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 2038 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 74> <Delay = 22.5>
ST_228 : Operation 2039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2039 'specloopname' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2040 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_1_17_0, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 2040 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2041 [1/1] (0.00ns)   --->   "br label %105" [conv/conv_1.cpp:21]   --->   Operation 2041 'br' <Predicate = true> <Delay = 0.00>

State 229 <SV = 72> <Delay = 6.67>
ST_229 : Operation 2042 [1/1] (0.00ns)   --->   "%w_sum_1_17_1 = phi float [ %w_sum_1_17_0, %W_Row_Loop51 ], [ %w_sum_3_17_1, %108 ]" [conv/conv_1.cpp:26]   --->   Operation 2042 'phi' 'w_sum_1_17_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2043 [1/1] (0.00ns)   --->   "%wc_0_17_1 = phi i2 [ 0, %W_Row_Loop51 ], [ %add_ln21_52, %108 ]" [conv/conv_1.cpp:21]   --->   Operation 2043 'phi' 'wc_0_17_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln21_52 = zext i2 %wc_0_17_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2044 'zext' 'zext_ln21_52' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2045 [1/1] (0.95ns)   --->   "%icmp_ln21_52 = icmp eq i2 %wc_0_17_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2045 'icmp' 'icmp_ln21_52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2046 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2046 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2047 [1/1] (1.56ns)   --->   "%add_ln21_52 = add i2 %wc_0_17_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2047 'add' 'add_ln21_52' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2048 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_52, label %W_Row_Loop52, label %108" [conv/conv_1.cpp:21]   --->   Operation 2048 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2049 [1/1] (1.78ns)   --->   "%add_ln26_53 = add i5 %zext_ln21_52, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2049 'add' 'add_ln26_53' <Predicate = (!icmp_ln21_52)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i5 %add_ln26_53 to i11" [conv/conv_1.cpp:26]   --->   Operation 2050 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln21_52)> <Delay = 0.00>
ST_229 : Operation 2051 [1/1] (1.63ns)   --->   "%add_ln26_150 = add i11 %sub_ln26_1, %zext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 2051 'add' 'add_ln26_150' <Predicate = (!icmp_ln21_52)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i11 %add_ln26_150 to i64" [conv/conv_1.cpp:26]   --->   Operation 2052 'sext' 'sext_ln26_52' <Predicate = (!icmp_ln21_52)> <Delay = 0.00>
ST_229 : Operation 2053 [1/1] (0.00ns)   --->   "%conv_input_addr_52 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_52" [conv/conv_1.cpp:26]   --->   Operation 2053 'getelementptr' 'conv_input_addr_52' <Predicate = (!icmp_ln21_52)> <Delay = 0.00>
ST_229 : Operation 2054 [2/2] (3.25ns)   --->   "%conv_input_load_52 = load float* %conv_input_addr_52, align 4" [conv/conv_1.cpp:26]   --->   Operation 2054 'load' 'conv_input_load_52' <Predicate = (!icmp_ln21_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_229 : Operation 2055 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_134) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2055 'specregionend' 'empty_109' <Predicate = (icmp_ln21_52)> <Delay = 0.00>
ST_229 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2056 'specregionbegin' 'tmp_136' <Predicate = (icmp_ln21_52)> <Delay = 0.00>
ST_229 : Operation 2057 [1/1] (1.76ns)   --->   "br label %109" [conv/conv_1.cpp:21]   --->   Operation 2057 'br' <Predicate = (icmp_ln21_52)> <Delay = 1.76>

State 230 <SV = 73> <Delay = 15.6>
ST_230 : Operation 2058 [1/1] (1.77ns)   --->   "%tmp_145 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD11BEE40000000, float 0xBFA2D40A20000000, float 0x3FD44A5B40000000, i2 %wc_0_17_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2058 'mux' 'tmp_145' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2059 [1/2] (3.25ns)   --->   "%conv_input_load_52 = load float* %conv_input_addr_52, align 4" [conv/conv_1.cpp:26]   --->   Operation 2059 'load' 'conv_input_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_230 : Operation 2060 [2/2] (12.3ns)   --->   "%tmp_1_17_1 = fmul float %tmp_145, %conv_input_load_52" [conv/conv_1.cpp:26]   --->   Operation 2060 'fmul' 'tmp_1_17_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 74> <Delay = 34.9>
ST_231 : Operation 2061 [1/2] (12.3ns)   --->   "%tmp_1_17_1 = fmul float %tmp_145, %conv_input_load_52" [conv/conv_1.cpp:26]   --->   Operation 2061 'fmul' 'tmp_1_17_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2062 [2/2] (22.5ns)   --->   "%w_sum_3_17_1 = fadd float %w_sum_1_17_1, %tmp_1_17_1" [conv/conv_1.cpp:26]   --->   Operation 2062 'fadd' 'w_sum_3_17_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 75> <Delay = 22.5>
ST_232 : Operation 2063 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2063 'specloopname' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2064 [1/2] (22.5ns)   --->   "%w_sum_3_17_1 = fadd float %w_sum_1_17_1, %tmp_1_17_1" [conv/conv_1.cpp:26]   --->   Operation 2064 'fadd' 'w_sum_3_17_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2065 [1/1] (0.00ns)   --->   "br label %107" [conv/conv_1.cpp:21]   --->   Operation 2065 'br' <Predicate = true> <Delay = 0.00>

State 233 <SV = 73> <Delay = 22.5>
ST_233 : Operation 2066 [1/1] (0.00ns)   --->   "%w_sum_1_17_2 = phi float [ %w_sum_1_17_1, %W_Row_Loop52 ], [ %w_sum_3_17_2, %110 ]" [conv/conv_1.cpp:26]   --->   Operation 2066 'phi' 'w_sum_1_17_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2067 [1/1] (0.00ns)   --->   "%wc_0_17_2 = phi i2 [ 0, %W_Row_Loop52 ], [ %add_ln21_53, %110 ]" [conv/conv_1.cpp:21]   --->   Operation 2067 'phi' 'wc_0_17_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln21_53 = zext i2 %wc_0_17_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2068 'zext' 'zext_ln21_53' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2069 [1/1] (0.95ns)   --->   "%icmp_ln21_53 = icmp eq i2 %wc_0_17_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2069 'icmp' 'icmp_ln21_53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2070 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2070 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2071 [1/1] (1.56ns)   --->   "%add_ln21_53 = add i2 %wc_0_17_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2071 'add' 'add_ln21_53' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2072 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_53, label %W_Row_Loop53, label %110" [conv/conv_1.cpp:21]   --->   Operation 2072 'br' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2073 [1/1] (1.78ns)   --->   "%add_ln26_54 = add i5 %zext_ln21_53, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2073 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_53)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i5 %add_ln26_54 to i11" [conv/conv_1.cpp:26]   --->   Operation 2074 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln21_53)> <Delay = 0.00>
ST_233 : Operation 2075 [1/1] (1.63ns)   --->   "%add_ln26_151 = add i11 %sub_ln26_2, %zext_ln26_59" [conv/conv_1.cpp:26]   --->   Operation 2075 'add' 'add_ln26_151' <Predicate = (!icmp_ln21_53)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i11 %add_ln26_151 to i64" [conv/conv_1.cpp:26]   --->   Operation 2076 'sext' 'sext_ln26_53' <Predicate = (!icmp_ln21_53)> <Delay = 0.00>
ST_233 : Operation 2077 [1/1] (0.00ns)   --->   "%conv_input_addr_53 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_53" [conv/conv_1.cpp:26]   --->   Operation 2077 'getelementptr' 'conv_input_addr_53' <Predicate = (!icmp_ln21_53)> <Delay = 0.00>
ST_233 : Operation 2078 [2/2] (3.25ns)   --->   "%conv_input_load_53 = load float* %conv_input_addr_53, align 4" [conv/conv_1.cpp:26]   --->   Operation 2078 'load' 'conv_input_load_53' <Predicate = (!icmp_ln21_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_233 : Operation 2079 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_1_17_2, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 2079 'fadd' 'w_sum_17' <Predicate = (icmp_ln21_53)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2080 'specregionbegin' 'tmp_138' <Predicate = (icmp_ln21_53)> <Delay = 0.00>

State 234 <SV = 74> <Delay = 15.6>
ST_234 : Operation 2081 [1/1] (1.77ns)   --->   "%tmp_151 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD08A0160000000, float 0x3FDBFDB4A0000000, float 0x3FBA610320000000, i2 %wc_0_17_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2081 'mux' 'tmp_151' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2082 [1/2] (3.25ns)   --->   "%conv_input_load_53 = load float* %conv_input_addr_53, align 4" [conv/conv_1.cpp:26]   --->   Operation 2082 'load' 'conv_input_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_234 : Operation 2083 [2/2] (12.3ns)   --->   "%tmp_1_17_2 = fmul float %tmp_151, %conv_input_load_53" [conv/conv_1.cpp:26]   --->   Operation 2083 'fmul' 'tmp_1_17_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 75> <Delay = 34.9>
ST_235 : Operation 2084 [1/2] (12.3ns)   --->   "%tmp_1_17_2 = fmul float %tmp_151, %conv_input_load_53" [conv/conv_1.cpp:26]   --->   Operation 2084 'fmul' 'tmp_1_17_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2085 [2/2] (22.5ns)   --->   "%w_sum_3_17_2 = fadd float %w_sum_1_17_2, %tmp_1_17_2" [conv/conv_1.cpp:26]   --->   Operation 2085 'fadd' 'w_sum_3_17_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 76> <Delay = 22.5>
ST_236 : Operation 2086 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2086 'specloopname' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2087 [1/2] (22.5ns)   --->   "%w_sum_3_17_2 = fadd float %w_sum_1_17_2, %tmp_1_17_2" [conv/conv_1.cpp:26]   --->   Operation 2087 'fadd' 'w_sum_3_17_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2088 [1/1] (0.00ns)   --->   "br label %109" [conv/conv_1.cpp:21]   --->   Operation 2088 'br' <Predicate = true> <Delay = 0.00>

State 237 <SV = 74> <Delay = 33.5>
ST_237 : Operation 2089 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_136) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2089 'specregionend' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2090 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_1_17_2, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 2090 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2091 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv/conv_1.cpp:34]   --->   Operation 2091 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2092 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2093 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv/conv_1.cpp:34]   --->   Operation 2093 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2094 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_147, -1" [conv/conv_1.cpp:34]   --->   Operation 2094 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2095 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv/conv_1.cpp:34]   --->   Operation 2095 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv/conv_1.cpp:34]   --->   Operation 2096 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2097 [1/1] (6.78ns)   --->   "%tmp_149 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2097 'fcmp' 'tmp_149' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_149" [conv/conv_1.cpp:34]   --->   Operation 2098 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2099 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2099 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 2100 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv/conv_1.cpp:35]   --->   Operation 2100 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_237 : Operation 2101 [1/1] (1.76ns)   --->   "br label %111" [conv/conv_1.cpp:21]   --->   Operation 2101 'br' <Predicate = true> <Delay = 1.76>

State 238 <SV = 75> <Delay = 6.67>
ST_238 : Operation 2102 [1/1] (0.00ns)   --->   "%w_sum_1_18_0 = phi float [ 0.000000e+00, %W_Row_Loop53 ], [ %w_sum_3_17, %112 ]" [conv/conv_1.cpp:26]   --->   Operation 2102 'phi' 'w_sum_1_18_0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2103 [1/1] (0.00ns)   --->   "%wc_0_18_0 = phi i2 [ 0, %W_Row_Loop53 ], [ %add_ln21_54, %112 ]" [conv/conv_1.cpp:21]   --->   Operation 2103 'phi' 'wc_0_18_0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2104 [1/1] (0.00ns)   --->   "%zext_ln21_54 = zext i2 %wc_0_18_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2104 'zext' 'zext_ln21_54' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2105 [1/1] (0.95ns)   --->   "%icmp_ln21_54 = icmp eq i2 %wc_0_18_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2105 'icmp' 'icmp_ln21_54' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2106 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2106 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2107 [1/1] (1.56ns)   --->   "%add_ln21_54 = add i2 %wc_0_18_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2107 'add' 'add_ln21_54' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_54, label %W_Row_Loop54, label %112" [conv/conv_1.cpp:21]   --->   Operation 2108 'br' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2109 [1/1] (1.78ns)   --->   "%add_ln26_55 = add i5 %zext_ln21_54, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2109 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_54)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i5 %add_ln26_55 to i11" [conv/conv_1.cpp:26]   --->   Operation 2110 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln21_54)> <Delay = 0.00>
ST_238 : Operation 2111 [1/1] (1.63ns)   --->   "%add_ln26_152 = add i11 %sub_ln26, %zext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 2111 'add' 'add_ln26_152' <Predicate = (!icmp_ln21_54)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i11 %add_ln26_152 to i64" [conv/conv_1.cpp:26]   --->   Operation 2112 'sext' 'sext_ln26_54' <Predicate = (!icmp_ln21_54)> <Delay = 0.00>
ST_238 : Operation 2113 [1/1] (0.00ns)   --->   "%conv_input_addr_54 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 2113 'getelementptr' 'conv_input_addr_54' <Predicate = (!icmp_ln21_54)> <Delay = 0.00>
ST_238 : Operation 2114 [2/2] (3.25ns)   --->   "%conv_input_load_54 = load float* %conv_input_addr_54, align 4" [conv/conv_1.cpp:26]   --->   Operation 2114 'load' 'conv_input_load_54' <Predicate = (!icmp_ln21_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_238 : Operation 2115 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_138) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2115 'specregionend' 'empty_113' <Predicate = (icmp_ln21_54)> <Delay = 0.00>
ST_238 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2116 'specregionbegin' 'tmp_140' <Predicate = (icmp_ln21_54)> <Delay = 0.00>
ST_238 : Operation 2117 [1/1] (1.76ns)   --->   "br label %113" [conv/conv_1.cpp:21]   --->   Operation 2117 'br' <Predicate = (icmp_ln21_54)> <Delay = 1.76>

State 239 <SV = 76> <Delay = 15.6>
ST_239 : Operation 2118 [1/1] (1.77ns)   --->   "%tmp_153 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6A1A6E0000000, float 0xBFC7C47960000000, float 0xBFD9CB9F00000000, i2 %wc_0_18_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2118 'mux' 'tmp_153' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2119 [1/2] (3.25ns)   --->   "%conv_input_load_54 = load float* %conv_input_addr_54, align 4" [conv/conv_1.cpp:26]   --->   Operation 2119 'load' 'conv_input_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_239 : Operation 2120 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %tmp_153, %conv_input_load_54" [conv/conv_1.cpp:26]   --->   Operation 2120 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 77> <Delay = 34.9>
ST_240 : Operation 2121 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %tmp_153, %conv_input_load_54" [conv/conv_1.cpp:26]   --->   Operation 2121 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2122 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18_0, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 2122 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 78> <Delay = 22.5>
ST_241 : Operation 2123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2124 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_1_18_0, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 2124 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2125 [1/1] (0.00ns)   --->   "br label %111" [conv/conv_1.cpp:21]   --->   Operation 2125 'br' <Predicate = true> <Delay = 0.00>

State 242 <SV = 76> <Delay = 6.67>
ST_242 : Operation 2126 [1/1] (0.00ns)   --->   "%w_sum_1_18_1 = phi float [ %w_sum_1_18_0, %W_Row_Loop54 ], [ %w_sum_3_18_1, %114 ]" [conv/conv_1.cpp:26]   --->   Operation 2126 'phi' 'w_sum_1_18_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2127 [1/1] (0.00ns)   --->   "%wc_0_18_1 = phi i2 [ 0, %W_Row_Loop54 ], [ %add_ln21_55, %114 ]" [conv/conv_1.cpp:21]   --->   Operation 2127 'phi' 'wc_0_18_1' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln21_55 = zext i2 %wc_0_18_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2128 'zext' 'zext_ln21_55' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2129 [1/1] (0.95ns)   --->   "%icmp_ln21_55 = icmp eq i2 %wc_0_18_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2129 'icmp' 'icmp_ln21_55' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2130 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2130 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2131 [1/1] (1.56ns)   --->   "%add_ln21_55 = add i2 %wc_0_18_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2131 'add' 'add_ln21_55' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_55, label %W_Row_Loop55, label %114" [conv/conv_1.cpp:21]   --->   Operation 2132 'br' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2133 [1/1] (1.78ns)   --->   "%add_ln26_56 = add i5 %zext_ln21_55, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2133 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_55)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i5 %add_ln26_56 to i11" [conv/conv_1.cpp:26]   --->   Operation 2134 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln21_55)> <Delay = 0.00>
ST_242 : Operation 2135 [1/1] (1.63ns)   --->   "%add_ln26_153 = add i11 %sub_ln26_1, %zext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 2135 'add' 'add_ln26_153' <Predicate = (!icmp_ln21_55)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i11 %add_ln26_153 to i64" [conv/conv_1.cpp:26]   --->   Operation 2136 'sext' 'sext_ln26_55' <Predicate = (!icmp_ln21_55)> <Delay = 0.00>
ST_242 : Operation 2137 [1/1] (0.00ns)   --->   "%conv_input_addr_55 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_55" [conv/conv_1.cpp:26]   --->   Operation 2137 'getelementptr' 'conv_input_addr_55' <Predicate = (!icmp_ln21_55)> <Delay = 0.00>
ST_242 : Operation 2138 [2/2] (3.25ns)   --->   "%conv_input_load_55 = load float* %conv_input_addr_55, align 4" [conv/conv_1.cpp:26]   --->   Operation 2138 'load' 'conv_input_load_55' <Predicate = (!icmp_ln21_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_242 : Operation 2139 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_140) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2139 'specregionend' 'empty_115' <Predicate = (icmp_ln21_55)> <Delay = 0.00>
ST_242 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2140 'specregionbegin' 'tmp_142' <Predicate = (icmp_ln21_55)> <Delay = 0.00>
ST_242 : Operation 2141 [1/1] (1.76ns)   --->   "br label %115" [conv/conv_1.cpp:21]   --->   Operation 2141 'br' <Predicate = (icmp_ln21_55)> <Delay = 1.76>

State 243 <SV = 77> <Delay = 15.6>
ST_243 : Operation 2142 [1/1] (1.77ns)   --->   "%tmp_155 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFAE0C90C0000000, float 0xBF9EFC8400000000, float 0x3FB65F1C80000000, i2 %wc_0_18_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2142 'mux' 'tmp_155' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2143 [1/2] (3.25ns)   --->   "%conv_input_load_55 = load float* %conv_input_addr_55, align 4" [conv/conv_1.cpp:26]   --->   Operation 2143 'load' 'conv_input_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_243 : Operation 2144 [2/2] (12.3ns)   --->   "%tmp_1_18_1 = fmul float %tmp_155, %conv_input_load_55" [conv/conv_1.cpp:26]   --->   Operation 2144 'fmul' 'tmp_1_18_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 78> <Delay = 34.9>
ST_244 : Operation 2145 [1/2] (12.3ns)   --->   "%tmp_1_18_1 = fmul float %tmp_155, %conv_input_load_55" [conv/conv_1.cpp:26]   --->   Operation 2145 'fmul' 'tmp_1_18_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2146 [2/2] (22.5ns)   --->   "%w_sum_3_18_1 = fadd float %w_sum_1_18_1, %tmp_1_18_1" [conv/conv_1.cpp:26]   --->   Operation 2146 'fadd' 'w_sum_3_18_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 79> <Delay = 22.5>
ST_245 : Operation 2147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2148 [1/2] (22.5ns)   --->   "%w_sum_3_18_1 = fadd float %w_sum_1_18_1, %tmp_1_18_1" [conv/conv_1.cpp:26]   --->   Operation 2148 'fadd' 'w_sum_3_18_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2149 [1/1] (0.00ns)   --->   "br label %113" [conv/conv_1.cpp:21]   --->   Operation 2149 'br' <Predicate = true> <Delay = 0.00>

State 246 <SV = 77> <Delay = 22.5>
ST_246 : Operation 2150 [1/1] (0.00ns)   --->   "%w_sum_1_18_2 = phi float [ %w_sum_1_18_1, %W_Row_Loop55 ], [ %w_sum_3_18_2, %116 ]" [conv/conv_1.cpp:26]   --->   Operation 2150 'phi' 'w_sum_1_18_2' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2151 [1/1] (0.00ns)   --->   "%wc_0_18_2 = phi i2 [ 0, %W_Row_Loop55 ], [ %add_ln21_56, %116 ]" [conv/conv_1.cpp:21]   --->   Operation 2151 'phi' 'wc_0_18_2' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2152 [1/1] (0.00ns)   --->   "%zext_ln21_56 = zext i2 %wc_0_18_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2152 'zext' 'zext_ln21_56' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2153 [1/1] (0.95ns)   --->   "%icmp_ln21_56 = icmp eq i2 %wc_0_18_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2153 'icmp' 'icmp_ln21_56' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2154 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2154 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2155 [1/1] (1.56ns)   --->   "%add_ln21_56 = add i2 %wc_0_18_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2155 'add' 'add_ln21_56' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_56, label %W_Row_Loop56, label %116" [conv/conv_1.cpp:21]   --->   Operation 2156 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2157 [1/1] (1.78ns)   --->   "%add_ln26_57 = add i5 %zext_ln21_56, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2157 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_56)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i5 %add_ln26_57 to i11" [conv/conv_1.cpp:26]   --->   Operation 2158 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln21_56)> <Delay = 0.00>
ST_246 : Operation 2159 [1/1] (1.63ns)   --->   "%add_ln26_154 = add i11 %sub_ln26_2, %zext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 2159 'add' 'add_ln26_154' <Predicate = (!icmp_ln21_56)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i11 %add_ln26_154 to i64" [conv/conv_1.cpp:26]   --->   Operation 2160 'sext' 'sext_ln26_56' <Predicate = (!icmp_ln21_56)> <Delay = 0.00>
ST_246 : Operation 2161 [1/1] (0.00ns)   --->   "%conv_input_addr_56 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_56" [conv/conv_1.cpp:26]   --->   Operation 2161 'getelementptr' 'conv_input_addr_56' <Predicate = (!icmp_ln21_56)> <Delay = 0.00>
ST_246 : Operation 2162 [2/2] (3.25ns)   --->   "%conv_input_load_56 = load float* %conv_input_addr_56, align 4" [conv/conv_1.cpp:26]   --->   Operation 2162 'load' 'conv_input_load_56' <Predicate = (!icmp_ln21_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_246 : Operation 2163 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_1_18_2, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 2163 'fadd' 'w_sum_18' <Predicate = (icmp_ln21_56)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2164 'specregionbegin' 'tmp_144' <Predicate = (icmp_ln21_56)> <Delay = 0.00>

State 247 <SV = 78> <Delay = 15.6>
ST_247 : Operation 2165 [1/1] (1.77ns)   --->   "%tmp_161 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA34DA480000000, float 0x3FC6C8B640000000, float 0x3FCDBE3DE0000000, i2 %wc_0_18_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2165 'mux' 'tmp_161' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2166 [1/2] (3.25ns)   --->   "%conv_input_load_56 = load float* %conv_input_addr_56, align 4" [conv/conv_1.cpp:26]   --->   Operation 2166 'load' 'conv_input_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_247 : Operation 2167 [2/2] (12.3ns)   --->   "%tmp_1_18_2 = fmul float %tmp_161, %conv_input_load_56" [conv/conv_1.cpp:26]   --->   Operation 2167 'fmul' 'tmp_1_18_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 79> <Delay = 34.9>
ST_248 : Operation 2168 [1/2] (12.3ns)   --->   "%tmp_1_18_2 = fmul float %tmp_161, %conv_input_load_56" [conv/conv_1.cpp:26]   --->   Operation 2168 'fmul' 'tmp_1_18_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2169 [2/2] (22.5ns)   --->   "%w_sum_3_18_2 = fadd float %w_sum_1_18_2, %tmp_1_18_2" [conv/conv_1.cpp:26]   --->   Operation 2169 'fadd' 'w_sum_3_18_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 80> <Delay = 22.5>
ST_249 : Operation 2170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2170 'specloopname' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2171 [1/2] (22.5ns)   --->   "%w_sum_3_18_2 = fadd float %w_sum_1_18_2, %tmp_1_18_2" [conv/conv_1.cpp:26]   --->   Operation 2171 'fadd' 'w_sum_3_18_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2172 [1/1] (0.00ns)   --->   "br label %115" [conv/conv_1.cpp:21]   --->   Operation 2172 'br' <Predicate = true> <Delay = 0.00>

State 250 <SV = 78> <Delay = 33.5>
ST_250 : Operation 2173 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_142) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2173 'specregionend' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2174 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_1_18_2, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 2174 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2175 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv/conv_1.cpp:34]   --->   Operation 2175 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2176 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2177 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv/conv_1.cpp:34]   --->   Operation 2177 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2178 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_157, -1" [conv/conv_1.cpp:34]   --->   Operation 2178 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2179 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv/conv_1.cpp:34]   --->   Operation 2179 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv/conv_1.cpp:34]   --->   Operation 2180 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2181 [1/1] (6.78ns)   --->   "%tmp_159 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2181 'fcmp' 'tmp_159' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_159" [conv/conv_1.cpp:34]   --->   Operation 2182 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2183 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2183 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 2184 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv/conv_1.cpp:35]   --->   Operation 2184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_250 : Operation 2185 [1/1] (1.76ns)   --->   "br label %117" [conv/conv_1.cpp:21]   --->   Operation 2185 'br' <Predicate = true> <Delay = 1.76>

State 251 <SV = 79> <Delay = 6.67>
ST_251 : Operation 2186 [1/1] (0.00ns)   --->   "%w_sum_1_19_0 = phi float [ 0.000000e+00, %W_Row_Loop56 ], [ %w_sum_3_18, %118 ]" [conv/conv_1.cpp:26]   --->   Operation 2186 'phi' 'w_sum_1_19_0' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2187 [1/1] (0.00ns)   --->   "%wc_0_19_0 = phi i2 [ 0, %W_Row_Loop56 ], [ %add_ln21_57, %118 ]" [conv/conv_1.cpp:21]   --->   Operation 2187 'phi' 'wc_0_19_0' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln21_57 = zext i2 %wc_0_19_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2188 'zext' 'zext_ln21_57' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2189 [1/1] (0.95ns)   --->   "%icmp_ln21_57 = icmp eq i2 %wc_0_19_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2189 'icmp' 'icmp_ln21_57' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2190 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2190 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2191 [1/1] (1.56ns)   --->   "%add_ln21_57 = add i2 %wc_0_19_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2191 'add' 'add_ln21_57' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_57, label %W_Row_Loop57, label %118" [conv/conv_1.cpp:21]   --->   Operation 2192 'br' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2193 [1/1] (1.78ns)   --->   "%add_ln26_58 = add i5 %zext_ln21_57, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2193 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_57)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i5 %add_ln26_58 to i11" [conv/conv_1.cpp:26]   --->   Operation 2194 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln21_57)> <Delay = 0.00>
ST_251 : Operation 2195 [1/1] (1.63ns)   --->   "%add_ln26_155 = add i11 %sub_ln26, %zext_ln26_63" [conv/conv_1.cpp:26]   --->   Operation 2195 'add' 'add_ln26_155' <Predicate = (!icmp_ln21_57)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i11 %add_ln26_155 to i64" [conv/conv_1.cpp:26]   --->   Operation 2196 'sext' 'sext_ln26_57' <Predicate = (!icmp_ln21_57)> <Delay = 0.00>
ST_251 : Operation 2197 [1/1] (0.00ns)   --->   "%conv_input_addr_57 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 2197 'getelementptr' 'conv_input_addr_57' <Predicate = (!icmp_ln21_57)> <Delay = 0.00>
ST_251 : Operation 2198 [2/2] (3.25ns)   --->   "%conv_input_load_57 = load float* %conv_input_addr_57, align 4" [conv/conv_1.cpp:26]   --->   Operation 2198 'load' 'conv_input_load_57' <Predicate = (!icmp_ln21_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_251 : Operation 2199 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_144) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2199 'specregionend' 'empty_119' <Predicate = (icmp_ln21_57)> <Delay = 0.00>
ST_251 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2200 'specregionbegin' 'tmp_146' <Predicate = (icmp_ln21_57)> <Delay = 0.00>
ST_251 : Operation 2201 [1/1] (1.76ns)   --->   "br label %119" [conv/conv_1.cpp:21]   --->   Operation 2201 'br' <Predicate = (icmp_ln21_57)> <Delay = 1.76>

State 252 <SV = 80> <Delay = 15.6>
ST_252 : Operation 2202 [1/1] (1.77ns)   --->   "%tmp_163 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD4F06D20000000, float 0x3FB2373280000000, float 0x3FC298A920000000, i2 %wc_0_19_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2202 'mux' 'tmp_163' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2203 [1/2] (3.25ns)   --->   "%conv_input_load_57 = load float* %conv_input_addr_57, align 4" [conv/conv_1.cpp:26]   --->   Operation 2203 'load' 'conv_input_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_252 : Operation 2204 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %tmp_163, %conv_input_load_57" [conv/conv_1.cpp:26]   --->   Operation 2204 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 81> <Delay = 34.9>
ST_253 : Operation 2205 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %tmp_163, %conv_input_load_57" [conv/conv_1.cpp:26]   --->   Operation 2205 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2206 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19_0, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 2206 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 82> <Delay = 22.5>
ST_254 : Operation 2207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2207 'specloopname' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2208 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_1_19_0, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 2208 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2209 [1/1] (0.00ns)   --->   "br label %117" [conv/conv_1.cpp:21]   --->   Operation 2209 'br' <Predicate = true> <Delay = 0.00>

State 255 <SV = 80> <Delay = 6.67>
ST_255 : Operation 2210 [1/1] (0.00ns)   --->   "%w_sum_1_19_1 = phi float [ %w_sum_1_19_0, %W_Row_Loop57 ], [ %w_sum_3_19_1, %120 ]" [conv/conv_1.cpp:26]   --->   Operation 2210 'phi' 'w_sum_1_19_1' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2211 [1/1] (0.00ns)   --->   "%wc_0_19_1 = phi i2 [ 0, %W_Row_Loop57 ], [ %add_ln21_58, %120 ]" [conv/conv_1.cpp:21]   --->   Operation 2211 'phi' 'wc_0_19_1' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln21_58 = zext i2 %wc_0_19_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2212 'zext' 'zext_ln21_58' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2213 [1/1] (0.95ns)   --->   "%icmp_ln21_58 = icmp eq i2 %wc_0_19_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2213 'icmp' 'icmp_ln21_58' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2214 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2214 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2215 [1/1] (1.56ns)   --->   "%add_ln21_58 = add i2 %wc_0_19_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2215 'add' 'add_ln21_58' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_58, label %W_Row_Loop58, label %120" [conv/conv_1.cpp:21]   --->   Operation 2216 'br' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2217 [1/1] (1.78ns)   --->   "%add_ln26_59 = add i5 %zext_ln21_58, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2217 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_58)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i5 %add_ln26_59 to i11" [conv/conv_1.cpp:26]   --->   Operation 2218 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln21_58)> <Delay = 0.00>
ST_255 : Operation 2219 [1/1] (1.63ns)   --->   "%add_ln26_156 = add i11 %sub_ln26_1, %zext_ln26_64" [conv/conv_1.cpp:26]   --->   Operation 2219 'add' 'add_ln26_156' <Predicate = (!icmp_ln21_58)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i11 %add_ln26_156 to i64" [conv/conv_1.cpp:26]   --->   Operation 2220 'sext' 'sext_ln26_58' <Predicate = (!icmp_ln21_58)> <Delay = 0.00>
ST_255 : Operation 2221 [1/1] (0.00ns)   --->   "%conv_input_addr_58 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 2221 'getelementptr' 'conv_input_addr_58' <Predicate = (!icmp_ln21_58)> <Delay = 0.00>
ST_255 : Operation 2222 [2/2] (3.25ns)   --->   "%conv_input_load_58 = load float* %conv_input_addr_58, align 4" [conv/conv_1.cpp:26]   --->   Operation 2222 'load' 'conv_input_load_58' <Predicate = (!icmp_ln21_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_255 : Operation 2223 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_146) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2223 'specregionend' 'empty_121' <Predicate = (icmp_ln21_58)> <Delay = 0.00>
ST_255 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2224 'specregionbegin' 'tmp_148' <Predicate = (icmp_ln21_58)> <Delay = 0.00>
ST_255 : Operation 2225 [1/1] (1.76ns)   --->   "br label %121" [conv/conv_1.cpp:21]   --->   Operation 2225 'br' <Predicate = (icmp_ln21_58)> <Delay = 1.76>

State 256 <SV = 81> <Delay = 15.6>
ST_256 : Operation 2226 [1/1] (1.77ns)   --->   "%tmp_165 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC85DF060000000, float 0x3FD2B78980000000, float 0x3F9CE162A0000000, i2 %wc_0_19_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2226 'mux' 'tmp_165' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2227 [1/2] (3.25ns)   --->   "%conv_input_load_58 = load float* %conv_input_addr_58, align 4" [conv/conv_1.cpp:26]   --->   Operation 2227 'load' 'conv_input_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_256 : Operation 2228 [2/2] (12.3ns)   --->   "%tmp_1_19_1 = fmul float %tmp_165, %conv_input_load_58" [conv/conv_1.cpp:26]   --->   Operation 2228 'fmul' 'tmp_1_19_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 82> <Delay = 34.9>
ST_257 : Operation 2229 [1/2] (12.3ns)   --->   "%tmp_1_19_1 = fmul float %tmp_165, %conv_input_load_58" [conv/conv_1.cpp:26]   --->   Operation 2229 'fmul' 'tmp_1_19_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2230 [2/2] (22.5ns)   --->   "%w_sum_3_19_1 = fadd float %w_sum_1_19_1, %tmp_1_19_1" [conv/conv_1.cpp:26]   --->   Operation 2230 'fadd' 'w_sum_3_19_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 83> <Delay = 22.5>
ST_258 : Operation 2231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2231 'specloopname' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2232 [1/2] (22.5ns)   --->   "%w_sum_3_19_1 = fadd float %w_sum_1_19_1, %tmp_1_19_1" [conv/conv_1.cpp:26]   --->   Operation 2232 'fadd' 'w_sum_3_19_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2233 [1/1] (0.00ns)   --->   "br label %119" [conv/conv_1.cpp:21]   --->   Operation 2233 'br' <Predicate = true> <Delay = 0.00>

State 259 <SV = 81> <Delay = 22.5>
ST_259 : Operation 2234 [1/1] (0.00ns)   --->   "%w_sum_1_19_2 = phi float [ %w_sum_1_19_1, %W_Row_Loop58 ], [ %w_sum_3_19_2, %122 ]" [conv/conv_1.cpp:26]   --->   Operation 2234 'phi' 'w_sum_1_19_2' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2235 [1/1] (0.00ns)   --->   "%wc_0_19_2 = phi i2 [ 0, %W_Row_Loop58 ], [ %add_ln21_59, %122 ]" [conv/conv_1.cpp:21]   --->   Operation 2235 'phi' 'wc_0_19_2' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln21_59 = zext i2 %wc_0_19_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2236 'zext' 'zext_ln21_59' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2237 [1/1] (0.95ns)   --->   "%icmp_ln21_59 = icmp eq i2 %wc_0_19_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2237 'icmp' 'icmp_ln21_59' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2238 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2238 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2239 [1/1] (1.56ns)   --->   "%add_ln21_59 = add i2 %wc_0_19_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2239 'add' 'add_ln21_59' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_59, label %W_Row_Loop59, label %122" [conv/conv_1.cpp:21]   --->   Operation 2240 'br' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2241 [1/1] (1.78ns)   --->   "%add_ln26_60 = add i5 %zext_ln21_59, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2241 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_59)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i5 %add_ln26_60 to i11" [conv/conv_1.cpp:26]   --->   Operation 2242 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln21_59)> <Delay = 0.00>
ST_259 : Operation 2243 [1/1] (1.63ns)   --->   "%add_ln26_157 = add i11 %sub_ln26_2, %zext_ln26_65" [conv/conv_1.cpp:26]   --->   Operation 2243 'add' 'add_ln26_157' <Predicate = (!icmp_ln21_59)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i11 %add_ln26_157 to i64" [conv/conv_1.cpp:26]   --->   Operation 2244 'sext' 'sext_ln26_59' <Predicate = (!icmp_ln21_59)> <Delay = 0.00>
ST_259 : Operation 2245 [1/1] (0.00ns)   --->   "%conv_input_addr_59 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_59" [conv/conv_1.cpp:26]   --->   Operation 2245 'getelementptr' 'conv_input_addr_59' <Predicate = (!icmp_ln21_59)> <Delay = 0.00>
ST_259 : Operation 2246 [2/2] (3.25ns)   --->   "%conv_input_load_59 = load float* %conv_input_addr_59, align 4" [conv/conv_1.cpp:26]   --->   Operation 2246 'load' 'conv_input_load_59' <Predicate = (!icmp_ln21_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_259 : Operation 2247 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_1_19_2, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 2247 'fadd' 'w_sum_19' <Predicate = (icmp_ln21_59)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2248 'specregionbegin' 'tmp_150' <Predicate = (icmp_ln21_59)> <Delay = 0.00>

State 260 <SV = 82> <Delay = 15.6>
ST_260 : Operation 2249 [1/1] (1.77ns)   --->   "%tmp_171 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCD72D6C0000000, float 0xBFAF2E6F00000000, float 0xBFD3CD6900000000, i2 %wc_0_19_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2249 'mux' 'tmp_171' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2250 [1/2] (3.25ns)   --->   "%conv_input_load_59 = load float* %conv_input_addr_59, align 4" [conv/conv_1.cpp:26]   --->   Operation 2250 'load' 'conv_input_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_260 : Operation 2251 [2/2] (12.3ns)   --->   "%tmp_1_19_2 = fmul float %tmp_171, %conv_input_load_59" [conv/conv_1.cpp:26]   --->   Operation 2251 'fmul' 'tmp_1_19_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 83> <Delay = 34.9>
ST_261 : Operation 2252 [1/2] (12.3ns)   --->   "%tmp_1_19_2 = fmul float %tmp_171, %conv_input_load_59" [conv/conv_1.cpp:26]   --->   Operation 2252 'fmul' 'tmp_1_19_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2253 [2/2] (22.5ns)   --->   "%w_sum_3_19_2 = fadd float %w_sum_1_19_2, %tmp_1_19_2" [conv/conv_1.cpp:26]   --->   Operation 2253 'fadd' 'w_sum_3_19_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 84> <Delay = 22.5>
ST_262 : Operation 2254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2254 'specloopname' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2255 [1/2] (22.5ns)   --->   "%w_sum_3_19_2 = fadd float %w_sum_1_19_2, %tmp_1_19_2" [conv/conv_1.cpp:26]   --->   Operation 2255 'fadd' 'w_sum_3_19_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2256 [1/1] (0.00ns)   --->   "br label %121" [conv/conv_1.cpp:21]   --->   Operation 2256 'br' <Predicate = true> <Delay = 0.00>

State 263 <SV = 82> <Delay = 33.5>
ST_263 : Operation 2257 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_148) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2257 'specregionend' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2258 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_1_19_2, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 2258 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2259 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv/conv_1.cpp:34]   --->   Operation 2259 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2260 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2261 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv/conv_1.cpp:34]   --->   Operation 2261 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2262 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_167, -1" [conv/conv_1.cpp:34]   --->   Operation 2262 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2263 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv/conv_1.cpp:34]   --->   Operation 2263 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv/conv_1.cpp:34]   --->   Operation 2264 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2265 [1/1] (6.78ns)   --->   "%tmp_169 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2265 'fcmp' 'tmp_169' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_169" [conv/conv_1.cpp:34]   --->   Operation 2266 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2267 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2267 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2268 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv/conv_1.cpp:35]   --->   Operation 2268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_263 : Operation 2269 [1/1] (1.76ns)   --->   "br label %123" [conv/conv_1.cpp:21]   --->   Operation 2269 'br' <Predicate = true> <Delay = 1.76>

State 264 <SV = 83> <Delay = 6.67>
ST_264 : Operation 2270 [1/1] (0.00ns)   --->   "%w_sum_1_20_0 = phi float [ 0.000000e+00, %W_Row_Loop59 ], [ %w_sum_3_19, %124 ]" [conv/conv_1.cpp:26]   --->   Operation 2270 'phi' 'w_sum_1_20_0' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2271 [1/1] (0.00ns)   --->   "%wc_0_20_0 = phi i2 [ 0, %W_Row_Loop59 ], [ %add_ln21_60, %124 ]" [conv/conv_1.cpp:21]   --->   Operation 2271 'phi' 'wc_0_20_0' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln21_60 = zext i2 %wc_0_20_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2272 'zext' 'zext_ln21_60' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2273 [1/1] (0.95ns)   --->   "%icmp_ln21_60 = icmp eq i2 %wc_0_20_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2273 'icmp' 'icmp_ln21_60' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2274 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2274 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2275 [1/1] (1.56ns)   --->   "%add_ln21_60 = add i2 %wc_0_20_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2275 'add' 'add_ln21_60' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2276 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_60, label %W_Row_Loop60, label %124" [conv/conv_1.cpp:21]   --->   Operation 2276 'br' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2277 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i5 %zext_ln21_60, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2277 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_60)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i5 %add_ln26_61 to i11" [conv/conv_1.cpp:26]   --->   Operation 2278 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln21_60)> <Delay = 0.00>
ST_264 : Operation 2279 [1/1] (1.63ns)   --->   "%add_ln26_158 = add i11 %sub_ln26, %zext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 2279 'add' 'add_ln26_158' <Predicate = (!icmp_ln21_60)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i11 %add_ln26_158 to i64" [conv/conv_1.cpp:26]   --->   Operation 2280 'sext' 'sext_ln26_60' <Predicate = (!icmp_ln21_60)> <Delay = 0.00>
ST_264 : Operation 2281 [1/1] (0.00ns)   --->   "%conv_input_addr_60 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 2281 'getelementptr' 'conv_input_addr_60' <Predicate = (!icmp_ln21_60)> <Delay = 0.00>
ST_264 : Operation 2282 [2/2] (3.25ns)   --->   "%conv_input_load_60 = load float* %conv_input_addr_60, align 4" [conv/conv_1.cpp:26]   --->   Operation 2282 'load' 'conv_input_load_60' <Predicate = (!icmp_ln21_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_264 : Operation 2283 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_150) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2283 'specregionend' 'empty_125' <Predicate = (icmp_ln21_60)> <Delay = 0.00>
ST_264 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2284 'specregionbegin' 'tmp_152' <Predicate = (icmp_ln21_60)> <Delay = 0.00>
ST_264 : Operation 2285 [1/1] (1.76ns)   --->   "br label %125" [conv/conv_1.cpp:21]   --->   Operation 2285 'br' <Predicate = (icmp_ln21_60)> <Delay = 1.76>

State 265 <SV = 84> <Delay = 15.6>
ST_265 : Operation 2286 [1/1] (1.77ns)   --->   "%tmp_173 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD145A5A0000000, float 0x3FD5B7A340000000, float 0x3FB36EA920000000, i2 %wc_0_20_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2286 'mux' 'tmp_173' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2287 [1/2] (3.25ns)   --->   "%conv_input_load_60 = load float* %conv_input_addr_60, align 4" [conv/conv_1.cpp:26]   --->   Operation 2287 'load' 'conv_input_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_265 : Operation 2288 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %tmp_173, %conv_input_load_60" [conv/conv_1.cpp:26]   --->   Operation 2288 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 85> <Delay = 34.9>
ST_266 : Operation 2289 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %tmp_173, %conv_input_load_60" [conv/conv_1.cpp:26]   --->   Operation 2289 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2290 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20_0, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 2290 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 86> <Delay = 22.5>
ST_267 : Operation 2291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2291 'specloopname' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2292 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_1_20_0, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 2292 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2293 [1/1] (0.00ns)   --->   "br label %123" [conv/conv_1.cpp:21]   --->   Operation 2293 'br' <Predicate = true> <Delay = 0.00>

State 268 <SV = 84> <Delay = 6.67>
ST_268 : Operation 2294 [1/1] (0.00ns)   --->   "%w_sum_1_20_1 = phi float [ %w_sum_1_20_0, %W_Row_Loop60 ], [ %w_sum_3_20_1, %126 ]" [conv/conv_1.cpp:26]   --->   Operation 2294 'phi' 'w_sum_1_20_1' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2295 [1/1] (0.00ns)   --->   "%wc_0_20_1 = phi i2 [ 0, %W_Row_Loop60 ], [ %add_ln21_61, %126 ]" [conv/conv_1.cpp:21]   --->   Operation 2295 'phi' 'wc_0_20_1' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln21_61 = zext i2 %wc_0_20_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2296 'zext' 'zext_ln21_61' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2297 [1/1] (0.95ns)   --->   "%icmp_ln21_61 = icmp eq i2 %wc_0_20_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2297 'icmp' 'icmp_ln21_61' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2298 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2298 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2299 [1/1] (1.56ns)   --->   "%add_ln21_61 = add i2 %wc_0_20_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2299 'add' 'add_ln21_61' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2300 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_61, label %W_Row_Loop61, label %126" [conv/conv_1.cpp:21]   --->   Operation 2300 'br' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2301 [1/1] (1.78ns)   --->   "%add_ln26_62 = add i5 %zext_ln21_61, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2301 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_61)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i5 %add_ln26_62 to i11" [conv/conv_1.cpp:26]   --->   Operation 2302 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln21_61)> <Delay = 0.00>
ST_268 : Operation 2303 [1/1] (1.63ns)   --->   "%add_ln26_159 = add i11 %sub_ln26_1, %zext_ln26_67" [conv/conv_1.cpp:26]   --->   Operation 2303 'add' 'add_ln26_159' <Predicate = (!icmp_ln21_61)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i11 %add_ln26_159 to i64" [conv/conv_1.cpp:26]   --->   Operation 2304 'sext' 'sext_ln26_61' <Predicate = (!icmp_ln21_61)> <Delay = 0.00>
ST_268 : Operation 2305 [1/1] (0.00ns)   --->   "%conv_input_addr_61 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 2305 'getelementptr' 'conv_input_addr_61' <Predicate = (!icmp_ln21_61)> <Delay = 0.00>
ST_268 : Operation 2306 [2/2] (3.25ns)   --->   "%conv_input_load_61 = load float* %conv_input_addr_61, align 4" [conv/conv_1.cpp:26]   --->   Operation 2306 'load' 'conv_input_load_61' <Predicate = (!icmp_ln21_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_268 : Operation 2307 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_152) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2307 'specregionend' 'empty_127' <Predicate = (icmp_ln21_61)> <Delay = 0.00>
ST_268 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2308 'specregionbegin' 'tmp_154' <Predicate = (icmp_ln21_61)> <Delay = 0.00>
ST_268 : Operation 2309 [1/1] (1.76ns)   --->   "br label %127" [conv/conv_1.cpp:21]   --->   Operation 2309 'br' <Predicate = (icmp_ln21_61)> <Delay = 1.76>

State 269 <SV = 85> <Delay = 15.6>
ST_269 : Operation 2310 [1/1] (1.77ns)   --->   "%tmp_175 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCF028700000000, float 0x3FC8420F20000000, float 0x3FD1E59320000000, i2 %wc_0_20_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2310 'mux' 'tmp_175' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 2311 [1/2] (3.25ns)   --->   "%conv_input_load_61 = load float* %conv_input_addr_61, align 4" [conv/conv_1.cpp:26]   --->   Operation 2311 'load' 'conv_input_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_269 : Operation 2312 [2/2] (12.3ns)   --->   "%tmp_1_20_1 = fmul float %tmp_175, %conv_input_load_61" [conv/conv_1.cpp:26]   --->   Operation 2312 'fmul' 'tmp_1_20_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 86> <Delay = 34.9>
ST_270 : Operation 2313 [1/2] (12.3ns)   --->   "%tmp_1_20_1 = fmul float %tmp_175, %conv_input_load_61" [conv/conv_1.cpp:26]   --->   Operation 2313 'fmul' 'tmp_1_20_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2314 [2/2] (22.5ns)   --->   "%w_sum_3_20_1 = fadd float %w_sum_1_20_1, %tmp_1_20_1" [conv/conv_1.cpp:26]   --->   Operation 2314 'fadd' 'w_sum_3_20_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 87> <Delay = 22.5>
ST_271 : Operation 2315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2315 'specloopname' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2316 [1/2] (22.5ns)   --->   "%w_sum_3_20_1 = fadd float %w_sum_1_20_1, %tmp_1_20_1" [conv/conv_1.cpp:26]   --->   Operation 2316 'fadd' 'w_sum_3_20_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2317 [1/1] (0.00ns)   --->   "br label %125" [conv/conv_1.cpp:21]   --->   Operation 2317 'br' <Predicate = true> <Delay = 0.00>

State 272 <SV = 85> <Delay = 22.5>
ST_272 : Operation 2318 [1/1] (0.00ns)   --->   "%w_sum_1_20_2 = phi float [ %w_sum_1_20_1, %W_Row_Loop61 ], [ %w_sum_3_20_2, %128 ]" [conv/conv_1.cpp:26]   --->   Operation 2318 'phi' 'w_sum_1_20_2' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2319 [1/1] (0.00ns)   --->   "%wc_0_20_2 = phi i2 [ 0, %W_Row_Loop61 ], [ %add_ln21_62, %128 ]" [conv/conv_1.cpp:21]   --->   Operation 2319 'phi' 'wc_0_20_2' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln21_62 = zext i2 %wc_0_20_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2320 'zext' 'zext_ln21_62' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2321 [1/1] (0.95ns)   --->   "%icmp_ln21_62 = icmp eq i2 %wc_0_20_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2321 'icmp' 'icmp_ln21_62' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2322 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2322 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2323 [1/1] (1.56ns)   --->   "%add_ln21_62 = add i2 %wc_0_20_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2323 'add' 'add_ln21_62' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2324 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_62, label %W_Row_Loop62, label %128" [conv/conv_1.cpp:21]   --->   Operation 2324 'br' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2325 [1/1] (1.78ns)   --->   "%add_ln26_63 = add i5 %zext_ln21_62, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2325 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_62)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i5 %add_ln26_63 to i11" [conv/conv_1.cpp:26]   --->   Operation 2326 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln21_62)> <Delay = 0.00>
ST_272 : Operation 2327 [1/1] (1.63ns)   --->   "%add_ln26_160 = add i11 %sub_ln26_2, %zext_ln26_68" [conv/conv_1.cpp:26]   --->   Operation 2327 'add' 'add_ln26_160' <Predicate = (!icmp_ln21_62)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i11 %add_ln26_160 to i64" [conv/conv_1.cpp:26]   --->   Operation 2328 'sext' 'sext_ln26_62' <Predicate = (!icmp_ln21_62)> <Delay = 0.00>
ST_272 : Operation 2329 [1/1] (0.00ns)   --->   "%conv_input_addr_62 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 2329 'getelementptr' 'conv_input_addr_62' <Predicate = (!icmp_ln21_62)> <Delay = 0.00>
ST_272 : Operation 2330 [2/2] (3.25ns)   --->   "%conv_input_load_62 = load float* %conv_input_addr_62, align 4" [conv/conv_1.cpp:26]   --->   Operation 2330 'load' 'conv_input_load_62' <Predicate = (!icmp_ln21_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_272 : Operation 2331 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_1_20_2, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2331 'fadd' 'w_sum_20' <Predicate = (icmp_ln21_62)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2332 'specregionbegin' 'tmp_156' <Predicate = (icmp_ln21_62)> <Delay = 0.00>

State 273 <SV = 86> <Delay = 15.6>
ST_273 : Operation 2333 [1/1] (1.77ns)   --->   "%tmp_181 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD95EDFE0000000, float 0xBFD9589200000000, float 0xBFAD5C4600000000, i2 %wc_0_20_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2333 'mux' 'tmp_181' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2334 [1/2] (3.25ns)   --->   "%conv_input_load_62 = load float* %conv_input_addr_62, align 4" [conv/conv_1.cpp:26]   --->   Operation 2334 'load' 'conv_input_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_273 : Operation 2335 [2/2] (12.3ns)   --->   "%tmp_1_20_2 = fmul float %tmp_181, %conv_input_load_62" [conv/conv_1.cpp:26]   --->   Operation 2335 'fmul' 'tmp_1_20_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 87> <Delay = 34.9>
ST_274 : Operation 2336 [1/2] (12.3ns)   --->   "%tmp_1_20_2 = fmul float %tmp_181, %conv_input_load_62" [conv/conv_1.cpp:26]   --->   Operation 2336 'fmul' 'tmp_1_20_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2337 [2/2] (22.5ns)   --->   "%w_sum_3_20_2 = fadd float %w_sum_1_20_2, %tmp_1_20_2" [conv/conv_1.cpp:26]   --->   Operation 2337 'fadd' 'w_sum_3_20_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 88> <Delay = 22.5>
ST_275 : Operation 2338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2338 'specloopname' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2339 [1/2] (22.5ns)   --->   "%w_sum_3_20_2 = fadd float %w_sum_1_20_2, %tmp_1_20_2" [conv/conv_1.cpp:26]   --->   Operation 2339 'fadd' 'w_sum_3_20_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2340 [1/1] (0.00ns)   --->   "br label %127" [conv/conv_1.cpp:21]   --->   Operation 2340 'br' <Predicate = true> <Delay = 0.00>

State 276 <SV = 86> <Delay = 33.5>
ST_276 : Operation 2341 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_154) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2341 'specregionend' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2342 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_1_20_2, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2342 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2343 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv/conv_1.cpp:34]   --->   Operation 2343 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2344 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv/conv_1.cpp:34]   --->   Operation 2345 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2346 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_177, -1" [conv/conv_1.cpp:34]   --->   Operation 2346 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2347 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv/conv_1.cpp:34]   --->   Operation 2347 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv/conv_1.cpp:34]   --->   Operation 2348 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2349 [1/1] (6.78ns)   --->   "%tmp_179 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2349 'fcmp' 'tmp_179' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_179" [conv/conv_1.cpp:34]   --->   Operation 2350 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2351 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2351 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_276 : Operation 2352 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv/conv_1.cpp:35]   --->   Operation 2352 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_276 : Operation 2353 [1/1] (1.76ns)   --->   "br label %129" [conv/conv_1.cpp:21]   --->   Operation 2353 'br' <Predicate = true> <Delay = 1.76>

State 277 <SV = 87> <Delay = 6.67>
ST_277 : Operation 2354 [1/1] (0.00ns)   --->   "%w_sum_1_21_0 = phi float [ 0.000000e+00, %W_Row_Loop62 ], [ %w_sum_3_20, %130 ]" [conv/conv_1.cpp:26]   --->   Operation 2354 'phi' 'w_sum_1_21_0' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2355 [1/1] (0.00ns)   --->   "%wc_0_21_0 = phi i2 [ 0, %W_Row_Loop62 ], [ %add_ln21_63, %130 ]" [conv/conv_1.cpp:21]   --->   Operation 2355 'phi' 'wc_0_21_0' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln21_63 = zext i2 %wc_0_21_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2356 'zext' 'zext_ln21_63' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2357 [1/1] (0.95ns)   --->   "%icmp_ln21_63 = icmp eq i2 %wc_0_21_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2357 'icmp' 'icmp_ln21_63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2358 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2358 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2359 [1/1] (1.56ns)   --->   "%add_ln21_63 = add i2 %wc_0_21_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2359 'add' 'add_ln21_63' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2360 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_63, label %W_Row_Loop63, label %130" [conv/conv_1.cpp:21]   --->   Operation 2360 'br' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2361 [1/1] (1.78ns)   --->   "%add_ln26_64 = add i5 %zext_ln21_63, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2361 'add' 'add_ln26_64' <Predicate = (!icmp_ln21_63)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i5 %add_ln26_64 to i11" [conv/conv_1.cpp:26]   --->   Operation 2362 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln21_63)> <Delay = 0.00>
ST_277 : Operation 2363 [1/1] (1.63ns)   --->   "%add_ln26_161 = add i11 %sub_ln26, %zext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 2363 'add' 'add_ln26_161' <Predicate = (!icmp_ln21_63)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i11 %add_ln26_161 to i64" [conv/conv_1.cpp:26]   --->   Operation 2364 'sext' 'sext_ln26_63' <Predicate = (!icmp_ln21_63)> <Delay = 0.00>
ST_277 : Operation 2365 [1/1] (0.00ns)   --->   "%conv_input_addr_63 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_63" [conv/conv_1.cpp:26]   --->   Operation 2365 'getelementptr' 'conv_input_addr_63' <Predicate = (!icmp_ln21_63)> <Delay = 0.00>
ST_277 : Operation 2366 [2/2] (3.25ns)   --->   "%conv_input_load_63 = load float* %conv_input_addr_63, align 4" [conv/conv_1.cpp:26]   --->   Operation 2366 'load' 'conv_input_load_63' <Predicate = (!icmp_ln21_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_277 : Operation 2367 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_156) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2367 'specregionend' 'empty_131' <Predicate = (icmp_ln21_63)> <Delay = 0.00>
ST_277 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2368 'specregionbegin' 'tmp_158' <Predicate = (icmp_ln21_63)> <Delay = 0.00>
ST_277 : Operation 2369 [1/1] (1.76ns)   --->   "br label %131" [conv/conv_1.cpp:21]   --->   Operation 2369 'br' <Predicate = (icmp_ln21_63)> <Delay = 1.76>

State 278 <SV = 88> <Delay = 15.6>
ST_278 : Operation 2370 [1/1] (1.77ns)   --->   "%tmp_183 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBD6EE660000000, float 0x3FCC4F0E20000000, float 0x3FC61278E0000000, i2 %wc_0_21_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2370 'mux' 'tmp_183' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2371 [1/2] (3.25ns)   --->   "%conv_input_load_63 = load float* %conv_input_addr_63, align 4" [conv/conv_1.cpp:26]   --->   Operation 2371 'load' 'conv_input_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_278 : Operation 2372 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %tmp_183, %conv_input_load_63" [conv/conv_1.cpp:26]   --->   Operation 2372 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 89> <Delay = 34.9>
ST_279 : Operation 2373 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %tmp_183, %conv_input_load_63" [conv/conv_1.cpp:26]   --->   Operation 2373 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 2374 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21_0, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2374 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 90> <Delay = 22.5>
ST_280 : Operation 2375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2375 'specloopname' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2376 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_1_21_0, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 2376 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2377 [1/1] (0.00ns)   --->   "br label %129" [conv/conv_1.cpp:21]   --->   Operation 2377 'br' <Predicate = true> <Delay = 0.00>

State 281 <SV = 88> <Delay = 6.67>
ST_281 : Operation 2378 [1/1] (0.00ns)   --->   "%w_sum_1_21_1 = phi float [ %w_sum_1_21_0, %W_Row_Loop63 ], [ %w_sum_3_21_1, %132 ]" [conv/conv_1.cpp:26]   --->   Operation 2378 'phi' 'w_sum_1_21_1' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2379 [1/1] (0.00ns)   --->   "%wc_0_21_1 = phi i2 [ 0, %W_Row_Loop63 ], [ %add_ln21_64, %132 ]" [conv/conv_1.cpp:21]   --->   Operation 2379 'phi' 'wc_0_21_1' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln21_64 = zext i2 %wc_0_21_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2380 'zext' 'zext_ln21_64' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2381 [1/1] (0.95ns)   --->   "%icmp_ln21_64 = icmp eq i2 %wc_0_21_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2381 'icmp' 'icmp_ln21_64' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2382 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2382 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2383 [1/1] (1.56ns)   --->   "%add_ln21_64 = add i2 %wc_0_21_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2383 'add' 'add_ln21_64' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2384 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_64, label %W_Row_Loop64, label %132" [conv/conv_1.cpp:21]   --->   Operation 2384 'br' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2385 [1/1] (1.78ns)   --->   "%add_ln26_65 = add i5 %zext_ln21_64, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2385 'add' 'add_ln26_65' <Predicate = (!icmp_ln21_64)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i5 %add_ln26_65 to i11" [conv/conv_1.cpp:26]   --->   Operation 2386 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln21_64)> <Delay = 0.00>
ST_281 : Operation 2387 [1/1] (1.63ns)   --->   "%add_ln26_162 = add i11 %sub_ln26_1, %zext_ln26_70" [conv/conv_1.cpp:26]   --->   Operation 2387 'add' 'add_ln26_162' <Predicate = (!icmp_ln21_64)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln26_64 = sext i11 %add_ln26_162 to i64" [conv/conv_1.cpp:26]   --->   Operation 2388 'sext' 'sext_ln26_64' <Predicate = (!icmp_ln21_64)> <Delay = 0.00>
ST_281 : Operation 2389 [1/1] (0.00ns)   --->   "%conv_input_addr_64 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_64" [conv/conv_1.cpp:26]   --->   Operation 2389 'getelementptr' 'conv_input_addr_64' <Predicate = (!icmp_ln21_64)> <Delay = 0.00>
ST_281 : Operation 2390 [2/2] (3.25ns)   --->   "%conv_input_load_64 = load float* %conv_input_addr_64, align 4" [conv/conv_1.cpp:26]   --->   Operation 2390 'load' 'conv_input_load_64' <Predicate = (!icmp_ln21_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_281 : Operation 2391 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_158) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2391 'specregionend' 'empty_133' <Predicate = (icmp_ln21_64)> <Delay = 0.00>
ST_281 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2392 'specregionbegin' 'tmp_160' <Predicate = (icmp_ln21_64)> <Delay = 0.00>
ST_281 : Operation 2393 [1/1] (1.76ns)   --->   "br label %133" [conv/conv_1.cpp:21]   --->   Operation 2393 'br' <Predicate = (icmp_ln21_64)> <Delay = 1.76>

State 282 <SV = 89> <Delay = 15.6>
ST_282 : Operation 2394 [1/1] (1.77ns)   --->   "%tmp_185 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC58B7680000000, float 0x3FB5D19AE0000000, float 0x3F7069AFE0000000, i2 %wc_0_21_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2394 'mux' 'tmp_185' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2395 [1/2] (3.25ns)   --->   "%conv_input_load_64 = load float* %conv_input_addr_64, align 4" [conv/conv_1.cpp:26]   --->   Operation 2395 'load' 'conv_input_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_282 : Operation 2396 [2/2] (12.3ns)   --->   "%tmp_1_21_1 = fmul float %tmp_185, %conv_input_load_64" [conv/conv_1.cpp:26]   --->   Operation 2396 'fmul' 'tmp_1_21_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 90> <Delay = 34.9>
ST_283 : Operation 2397 [1/2] (12.3ns)   --->   "%tmp_1_21_1 = fmul float %tmp_185, %conv_input_load_64" [conv/conv_1.cpp:26]   --->   Operation 2397 'fmul' 'tmp_1_21_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2398 [2/2] (22.5ns)   --->   "%w_sum_3_21_1 = fadd float %w_sum_1_21_1, %tmp_1_21_1" [conv/conv_1.cpp:26]   --->   Operation 2398 'fadd' 'w_sum_3_21_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 91> <Delay = 22.5>
ST_284 : Operation 2399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2399 'specloopname' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2400 [1/2] (22.5ns)   --->   "%w_sum_3_21_1 = fadd float %w_sum_1_21_1, %tmp_1_21_1" [conv/conv_1.cpp:26]   --->   Operation 2400 'fadd' 'w_sum_3_21_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2401 [1/1] (0.00ns)   --->   "br label %131" [conv/conv_1.cpp:21]   --->   Operation 2401 'br' <Predicate = true> <Delay = 0.00>

State 285 <SV = 89> <Delay = 22.5>
ST_285 : Operation 2402 [1/1] (0.00ns)   --->   "%w_sum_1_21_2 = phi float [ %w_sum_1_21_1, %W_Row_Loop64 ], [ %w_sum_3_21_2, %134 ]" [conv/conv_1.cpp:26]   --->   Operation 2402 'phi' 'w_sum_1_21_2' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2403 [1/1] (0.00ns)   --->   "%wc_0_21_2 = phi i2 [ 0, %W_Row_Loop64 ], [ %add_ln21_65, %134 ]" [conv/conv_1.cpp:21]   --->   Operation 2403 'phi' 'wc_0_21_2' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln21_65 = zext i2 %wc_0_21_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2404 'zext' 'zext_ln21_65' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2405 [1/1] (0.95ns)   --->   "%icmp_ln21_65 = icmp eq i2 %wc_0_21_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2405 'icmp' 'icmp_ln21_65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2406 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2406 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2407 [1/1] (1.56ns)   --->   "%add_ln21_65 = add i2 %wc_0_21_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2407 'add' 'add_ln21_65' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2408 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_65, label %W_Row_Loop65, label %134" [conv/conv_1.cpp:21]   --->   Operation 2408 'br' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2409 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i5 %zext_ln21_65, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2409 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i5 %add_ln26_66 to i11" [conv/conv_1.cpp:26]   --->   Operation 2410 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln21_65)> <Delay = 0.00>
ST_285 : Operation 2411 [1/1] (1.63ns)   --->   "%add_ln26_163 = add i11 %sub_ln26_2, %zext_ln26_71" [conv/conv_1.cpp:26]   --->   Operation 2411 'add' 'add_ln26_163' <Predicate = (!icmp_ln21_65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln26_65 = sext i11 %add_ln26_163 to i64" [conv/conv_1.cpp:26]   --->   Operation 2412 'sext' 'sext_ln26_65' <Predicate = (!icmp_ln21_65)> <Delay = 0.00>
ST_285 : Operation 2413 [1/1] (0.00ns)   --->   "%conv_input_addr_65 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_65" [conv/conv_1.cpp:26]   --->   Operation 2413 'getelementptr' 'conv_input_addr_65' <Predicate = (!icmp_ln21_65)> <Delay = 0.00>
ST_285 : Operation 2414 [2/2] (3.25ns)   --->   "%conv_input_load_65 = load float* %conv_input_addr_65, align 4" [conv/conv_1.cpp:26]   --->   Operation 2414 'load' 'conv_input_load_65' <Predicate = (!icmp_ln21_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_285 : Operation 2415 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_1_21_2, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 2415 'fadd' 'w_sum_21' <Predicate = (icmp_ln21_65)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2416 'specregionbegin' 'tmp_162' <Predicate = (icmp_ln21_65)> <Delay = 0.00>

State 286 <SV = 90> <Delay = 15.6>
ST_286 : Operation 2417 [1/1] (1.77ns)   --->   "%tmp_191 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCF5E40E0000000, float 0xBFD5F6CC00000000, float 0xBFD51CC800000000, i2 %wc_0_21_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2417 'mux' 'tmp_191' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2418 [1/2] (3.25ns)   --->   "%conv_input_load_65 = load float* %conv_input_addr_65, align 4" [conv/conv_1.cpp:26]   --->   Operation 2418 'load' 'conv_input_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_286 : Operation 2419 [2/2] (12.3ns)   --->   "%tmp_1_21_2 = fmul float %tmp_191, %conv_input_load_65" [conv/conv_1.cpp:26]   --->   Operation 2419 'fmul' 'tmp_1_21_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 91> <Delay = 34.9>
ST_287 : Operation 2420 [1/2] (12.3ns)   --->   "%tmp_1_21_2 = fmul float %tmp_191, %conv_input_load_65" [conv/conv_1.cpp:26]   --->   Operation 2420 'fmul' 'tmp_1_21_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2421 [2/2] (22.5ns)   --->   "%w_sum_3_21_2 = fadd float %w_sum_1_21_2, %tmp_1_21_2" [conv/conv_1.cpp:26]   --->   Operation 2421 'fadd' 'w_sum_3_21_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 92> <Delay = 22.5>
ST_288 : Operation 2422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2422 'specloopname' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2423 [1/2] (22.5ns)   --->   "%w_sum_3_21_2 = fadd float %w_sum_1_21_2, %tmp_1_21_2" [conv/conv_1.cpp:26]   --->   Operation 2423 'fadd' 'w_sum_3_21_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2424 [1/1] (0.00ns)   --->   "br label %133" [conv/conv_1.cpp:21]   --->   Operation 2424 'br' <Predicate = true> <Delay = 0.00>

State 289 <SV = 90> <Delay = 33.5>
ST_289 : Operation 2425 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_160) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2425 'specregionend' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2426 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_1_21_2, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 2426 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2427 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv/conv_1.cpp:34]   --->   Operation 2427 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_187 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2428 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2429 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv/conv_1.cpp:34]   --->   Operation 2429 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2430 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_187, -1" [conv/conv_1.cpp:34]   --->   Operation 2430 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2431 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv/conv_1.cpp:34]   --->   Operation 2431 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv/conv_1.cpp:34]   --->   Operation 2432 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2433 [1/1] (6.78ns)   --->   "%tmp_189 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2433 'fcmp' 'tmp_189' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_189" [conv/conv_1.cpp:34]   --->   Operation 2434 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2435 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2435 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 2436 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv/conv_1.cpp:35]   --->   Operation 2436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_289 : Operation 2437 [1/1] (1.76ns)   --->   "br label %135" [conv/conv_1.cpp:21]   --->   Operation 2437 'br' <Predicate = true> <Delay = 1.76>

State 290 <SV = 91> <Delay = 6.67>
ST_290 : Operation 2438 [1/1] (0.00ns)   --->   "%w_sum_1_22_0 = phi float [ 0.000000e+00, %W_Row_Loop65 ], [ %w_sum_3_21, %136 ]" [conv/conv_1.cpp:26]   --->   Operation 2438 'phi' 'w_sum_1_22_0' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2439 [1/1] (0.00ns)   --->   "%wc_0_22_0 = phi i2 [ 0, %W_Row_Loop65 ], [ %add_ln21_66, %136 ]" [conv/conv_1.cpp:21]   --->   Operation 2439 'phi' 'wc_0_22_0' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln21_66 = zext i2 %wc_0_22_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2440 'zext' 'zext_ln21_66' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2441 [1/1] (0.95ns)   --->   "%icmp_ln21_66 = icmp eq i2 %wc_0_22_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2441 'icmp' 'icmp_ln21_66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2442 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2442 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2443 [1/1] (1.56ns)   --->   "%add_ln21_66 = add i2 %wc_0_22_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2443 'add' 'add_ln21_66' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2444 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_66, label %W_Row_Loop66, label %136" [conv/conv_1.cpp:21]   --->   Operation 2444 'br' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2445 [1/1] (1.78ns)   --->   "%add_ln26_67 = add i5 %zext_ln21_66, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2445 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i5 %add_ln26_67 to i11" [conv/conv_1.cpp:26]   --->   Operation 2446 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln21_66)> <Delay = 0.00>
ST_290 : Operation 2447 [1/1] (1.63ns)   --->   "%add_ln26_164 = add i11 %sub_ln26, %zext_ln26_72" [conv/conv_1.cpp:26]   --->   Operation 2447 'add' 'add_ln26_164' <Predicate = (!icmp_ln21_66)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln26_66 = sext i11 %add_ln26_164 to i64" [conv/conv_1.cpp:26]   --->   Operation 2448 'sext' 'sext_ln26_66' <Predicate = (!icmp_ln21_66)> <Delay = 0.00>
ST_290 : Operation 2449 [1/1] (0.00ns)   --->   "%conv_input_addr_66 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 2449 'getelementptr' 'conv_input_addr_66' <Predicate = (!icmp_ln21_66)> <Delay = 0.00>
ST_290 : Operation 2450 [2/2] (3.25ns)   --->   "%conv_input_load_66 = load float* %conv_input_addr_66, align 4" [conv/conv_1.cpp:26]   --->   Operation 2450 'load' 'conv_input_load_66' <Predicate = (!icmp_ln21_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_290 : Operation 2451 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_162) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2451 'specregionend' 'empty_137' <Predicate = (icmp_ln21_66)> <Delay = 0.00>
ST_290 : Operation 2452 [1/1] (0.00ns)   --->   "%tmp_164 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2452 'specregionbegin' 'tmp_164' <Predicate = (icmp_ln21_66)> <Delay = 0.00>
ST_290 : Operation 2453 [1/1] (1.76ns)   --->   "br label %137" [conv/conv_1.cpp:21]   --->   Operation 2453 'br' <Predicate = (icmp_ln21_66)> <Delay = 1.76>

State 291 <SV = 92> <Delay = 15.6>
ST_291 : Operation 2454 [1/1] (1.77ns)   --->   "%tmp_193 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F627927A0000000, float 0x3FC3902880000000, float 0x3FD5091B40000000, i2 %wc_0_22_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2454 'mux' 'tmp_193' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2455 [1/2] (3.25ns)   --->   "%conv_input_load_66 = load float* %conv_input_addr_66, align 4" [conv/conv_1.cpp:26]   --->   Operation 2455 'load' 'conv_input_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_291 : Operation 2456 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %tmp_193, %conv_input_load_66" [conv/conv_1.cpp:26]   --->   Operation 2456 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 93> <Delay = 34.9>
ST_292 : Operation 2457 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %tmp_193, %conv_input_load_66" [conv/conv_1.cpp:26]   --->   Operation 2457 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2458 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22_0, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2458 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 94> <Delay = 22.5>
ST_293 : Operation 2459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2459 'specloopname' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2460 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_1_22_0, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 2460 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2461 [1/1] (0.00ns)   --->   "br label %135" [conv/conv_1.cpp:21]   --->   Operation 2461 'br' <Predicate = true> <Delay = 0.00>

State 294 <SV = 92> <Delay = 6.67>
ST_294 : Operation 2462 [1/1] (0.00ns)   --->   "%w_sum_1_22_1 = phi float [ %w_sum_1_22_0, %W_Row_Loop66 ], [ %w_sum_3_22_1, %138 ]" [conv/conv_1.cpp:26]   --->   Operation 2462 'phi' 'w_sum_1_22_1' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2463 [1/1] (0.00ns)   --->   "%wc_0_22_1 = phi i2 [ 0, %W_Row_Loop66 ], [ %add_ln21_67, %138 ]" [conv/conv_1.cpp:21]   --->   Operation 2463 'phi' 'wc_0_22_1' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln21_67 = zext i2 %wc_0_22_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2464 'zext' 'zext_ln21_67' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2465 [1/1] (0.95ns)   --->   "%icmp_ln21_67 = icmp eq i2 %wc_0_22_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2465 'icmp' 'icmp_ln21_67' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2466 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2466 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2467 [1/1] (1.56ns)   --->   "%add_ln21_67 = add i2 %wc_0_22_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2467 'add' 'add_ln21_67' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2468 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_67, label %W_Row_Loop67, label %138" [conv/conv_1.cpp:21]   --->   Operation 2468 'br' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2469 [1/1] (1.78ns)   --->   "%add_ln26_68 = add i5 %zext_ln21_67, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2469 'add' 'add_ln26_68' <Predicate = (!icmp_ln21_67)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i5 %add_ln26_68 to i11" [conv/conv_1.cpp:26]   --->   Operation 2470 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln21_67)> <Delay = 0.00>
ST_294 : Operation 2471 [1/1] (1.63ns)   --->   "%add_ln26_165 = add i11 %sub_ln26_1, %zext_ln26_73" [conv/conv_1.cpp:26]   --->   Operation 2471 'add' 'add_ln26_165' <Predicate = (!icmp_ln21_67)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln26_67 = sext i11 %add_ln26_165 to i64" [conv/conv_1.cpp:26]   --->   Operation 2472 'sext' 'sext_ln26_67' <Predicate = (!icmp_ln21_67)> <Delay = 0.00>
ST_294 : Operation 2473 [1/1] (0.00ns)   --->   "%conv_input_addr_67 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_67" [conv/conv_1.cpp:26]   --->   Operation 2473 'getelementptr' 'conv_input_addr_67' <Predicate = (!icmp_ln21_67)> <Delay = 0.00>
ST_294 : Operation 2474 [2/2] (3.25ns)   --->   "%conv_input_load_67 = load float* %conv_input_addr_67, align 4" [conv/conv_1.cpp:26]   --->   Operation 2474 'load' 'conv_input_load_67' <Predicate = (!icmp_ln21_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_294 : Operation 2475 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_164) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2475 'specregionend' 'empty_139' <Predicate = (icmp_ln21_67)> <Delay = 0.00>
ST_294 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2476 'specregionbegin' 'tmp_166' <Predicate = (icmp_ln21_67)> <Delay = 0.00>
ST_294 : Operation 2477 [1/1] (1.76ns)   --->   "br label %139" [conv/conv_1.cpp:21]   --->   Operation 2477 'br' <Predicate = (icmp_ln21_67)> <Delay = 1.76>

State 295 <SV = 93> <Delay = 15.6>
ST_295 : Operation 2478 [1/1] (1.77ns)   --->   "%tmp_195 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC87D7240000000, float 0xBFC0B3C700000000, float 0x3FD1468040000000, i2 %wc_0_22_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2478 'mux' 'tmp_195' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2479 [1/2] (3.25ns)   --->   "%conv_input_load_67 = load float* %conv_input_addr_67, align 4" [conv/conv_1.cpp:26]   --->   Operation 2479 'load' 'conv_input_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_295 : Operation 2480 [2/2] (12.3ns)   --->   "%tmp_1_22_1 = fmul float %tmp_195, %conv_input_load_67" [conv/conv_1.cpp:26]   --->   Operation 2480 'fmul' 'tmp_1_22_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 94> <Delay = 34.9>
ST_296 : Operation 2481 [1/2] (12.3ns)   --->   "%tmp_1_22_1 = fmul float %tmp_195, %conv_input_load_67" [conv/conv_1.cpp:26]   --->   Operation 2481 'fmul' 'tmp_1_22_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2482 [2/2] (22.5ns)   --->   "%w_sum_3_22_1 = fadd float %w_sum_1_22_1, %tmp_1_22_1" [conv/conv_1.cpp:26]   --->   Operation 2482 'fadd' 'w_sum_3_22_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 95> <Delay = 22.5>
ST_297 : Operation 2483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2483 'specloopname' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2484 [1/2] (22.5ns)   --->   "%w_sum_3_22_1 = fadd float %w_sum_1_22_1, %tmp_1_22_1" [conv/conv_1.cpp:26]   --->   Operation 2484 'fadd' 'w_sum_3_22_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2485 [1/1] (0.00ns)   --->   "br label %137" [conv/conv_1.cpp:21]   --->   Operation 2485 'br' <Predicate = true> <Delay = 0.00>

State 298 <SV = 93> <Delay = 22.5>
ST_298 : Operation 2486 [1/1] (0.00ns)   --->   "%w_sum_1_22_2 = phi float [ %w_sum_1_22_1, %W_Row_Loop67 ], [ %w_sum_3_22_2, %140 ]" [conv/conv_1.cpp:26]   --->   Operation 2486 'phi' 'w_sum_1_22_2' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2487 [1/1] (0.00ns)   --->   "%wc_0_22_2 = phi i2 [ 0, %W_Row_Loop67 ], [ %add_ln21_68, %140 ]" [conv/conv_1.cpp:21]   --->   Operation 2487 'phi' 'wc_0_22_2' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln21_68 = zext i2 %wc_0_22_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2488 'zext' 'zext_ln21_68' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2489 [1/1] (0.95ns)   --->   "%icmp_ln21_68 = icmp eq i2 %wc_0_22_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2489 'icmp' 'icmp_ln21_68' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2490 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2490 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2491 [1/1] (1.56ns)   --->   "%add_ln21_68 = add i2 %wc_0_22_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2491 'add' 'add_ln21_68' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_68, label %W_Row_Loop68, label %140" [conv/conv_1.cpp:21]   --->   Operation 2492 'br' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2493 [1/1] (1.78ns)   --->   "%add_ln26_69 = add i5 %zext_ln21_68, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2493 'add' 'add_ln26_69' <Predicate = (!icmp_ln21_68)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i5 %add_ln26_69 to i11" [conv/conv_1.cpp:26]   --->   Operation 2494 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_68)> <Delay = 0.00>
ST_298 : Operation 2495 [1/1] (1.63ns)   --->   "%add_ln26_166 = add i11 %sub_ln26_2, %zext_ln26_74" [conv/conv_1.cpp:26]   --->   Operation 2495 'add' 'add_ln26_166' <Predicate = (!icmp_ln21_68)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln26_68 = sext i11 %add_ln26_166 to i64" [conv/conv_1.cpp:26]   --->   Operation 2496 'sext' 'sext_ln26_68' <Predicate = (!icmp_ln21_68)> <Delay = 0.00>
ST_298 : Operation 2497 [1/1] (0.00ns)   --->   "%conv_input_addr_68 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_68" [conv/conv_1.cpp:26]   --->   Operation 2497 'getelementptr' 'conv_input_addr_68' <Predicate = (!icmp_ln21_68)> <Delay = 0.00>
ST_298 : Operation 2498 [2/2] (3.25ns)   --->   "%conv_input_load_68 = load float* %conv_input_addr_68, align 4" [conv/conv_1.cpp:26]   --->   Operation 2498 'load' 'conv_input_load_68' <Predicate = (!icmp_ln21_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_298 : Operation 2499 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_1_22_2, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 2499 'fadd' 'w_sum_22' <Predicate = (icmp_ln21_68)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 2500 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2500 'specregionbegin' 'tmp_168' <Predicate = (icmp_ln21_68)> <Delay = 0.00>

State 299 <SV = 94> <Delay = 15.6>
ST_299 : Operation 2501 [1/1] (1.77ns)   --->   "%tmp_201 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD83A9420000000, float 0xBFD89EB380000000, float 0xBFA35E52A0000000, i2 %wc_0_22_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2501 'mux' 'tmp_201' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 2502 [1/2] (3.25ns)   --->   "%conv_input_load_68 = load float* %conv_input_addr_68, align 4" [conv/conv_1.cpp:26]   --->   Operation 2502 'load' 'conv_input_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_299 : Operation 2503 [2/2] (12.3ns)   --->   "%tmp_1_22_2 = fmul float %tmp_201, %conv_input_load_68" [conv/conv_1.cpp:26]   --->   Operation 2503 'fmul' 'tmp_1_22_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 95> <Delay = 34.9>
ST_300 : Operation 2504 [1/2] (12.3ns)   --->   "%tmp_1_22_2 = fmul float %tmp_201, %conv_input_load_68" [conv/conv_1.cpp:26]   --->   Operation 2504 'fmul' 'tmp_1_22_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2505 [2/2] (22.5ns)   --->   "%w_sum_3_22_2 = fadd float %w_sum_1_22_2, %tmp_1_22_2" [conv/conv_1.cpp:26]   --->   Operation 2505 'fadd' 'w_sum_3_22_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 96> <Delay = 22.5>
ST_301 : Operation 2506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2506 'specloopname' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 2507 [1/2] (22.5ns)   --->   "%w_sum_3_22_2 = fadd float %w_sum_1_22_2, %tmp_1_22_2" [conv/conv_1.cpp:26]   --->   Operation 2507 'fadd' 'w_sum_3_22_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 2508 [1/1] (0.00ns)   --->   "br label %139" [conv/conv_1.cpp:21]   --->   Operation 2508 'br' <Predicate = true> <Delay = 0.00>

State 302 <SV = 94> <Delay = 33.5>
ST_302 : Operation 2509 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_166) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2509 'specregionend' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2510 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_1_22_2, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 2510 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2511 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv/conv_1.cpp:34]   --->   Operation 2511 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2512 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2513 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv/conv_1.cpp:34]   --->   Operation 2513 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2514 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_197, -1" [conv/conv_1.cpp:34]   --->   Operation 2514 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2515 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv/conv_1.cpp:34]   --->   Operation 2515 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv/conv_1.cpp:34]   --->   Operation 2516 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2517 [1/1] (6.78ns)   --->   "%tmp_199 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2517 'fcmp' 'tmp_199' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_199" [conv/conv_1.cpp:34]   --->   Operation 2518 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2519 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2519 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_302 : Operation 2520 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv/conv_1.cpp:35]   --->   Operation 2520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_302 : Operation 2521 [1/1] (1.76ns)   --->   "br label %141" [conv/conv_1.cpp:21]   --->   Operation 2521 'br' <Predicate = true> <Delay = 1.76>

State 303 <SV = 95> <Delay = 6.67>
ST_303 : Operation 2522 [1/1] (0.00ns)   --->   "%w_sum_1_23_0 = phi float [ 0.000000e+00, %W_Row_Loop68 ], [ %w_sum_3_22, %142 ]" [conv/conv_1.cpp:26]   --->   Operation 2522 'phi' 'w_sum_1_23_0' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2523 [1/1] (0.00ns)   --->   "%wc_0_23_0 = phi i2 [ 0, %W_Row_Loop68 ], [ %add_ln21_69, %142 ]" [conv/conv_1.cpp:21]   --->   Operation 2523 'phi' 'wc_0_23_0' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln21_69 = zext i2 %wc_0_23_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2524 'zext' 'zext_ln21_69' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2525 [1/1] (0.95ns)   --->   "%icmp_ln21_69 = icmp eq i2 %wc_0_23_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2525 'icmp' 'icmp_ln21_69' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2526 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2526 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2527 [1/1] (1.56ns)   --->   "%add_ln21_69 = add i2 %wc_0_23_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2527 'add' 'add_ln21_69' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2528 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_69, label %W_Row_Loop69, label %142" [conv/conv_1.cpp:21]   --->   Operation 2528 'br' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2529 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i5 %zext_ln21_69, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2529 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_69)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i5 %add_ln26_70 to i11" [conv/conv_1.cpp:26]   --->   Operation 2530 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_69)> <Delay = 0.00>
ST_303 : Operation 2531 [1/1] (1.63ns)   --->   "%add_ln26_167 = add i11 %sub_ln26, %zext_ln26_75" [conv/conv_1.cpp:26]   --->   Operation 2531 'add' 'add_ln26_167' <Predicate = (!icmp_ln21_69)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln26_69 = sext i11 %add_ln26_167 to i64" [conv/conv_1.cpp:26]   --->   Operation 2532 'sext' 'sext_ln26_69' <Predicate = (!icmp_ln21_69)> <Delay = 0.00>
ST_303 : Operation 2533 [1/1] (0.00ns)   --->   "%conv_input_addr_69 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 2533 'getelementptr' 'conv_input_addr_69' <Predicate = (!icmp_ln21_69)> <Delay = 0.00>
ST_303 : Operation 2534 [2/2] (3.25ns)   --->   "%conv_input_load_69 = load float* %conv_input_addr_69, align 4" [conv/conv_1.cpp:26]   --->   Operation 2534 'load' 'conv_input_load_69' <Predicate = (!icmp_ln21_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_303 : Operation 2535 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_168) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2535 'specregionend' 'empty_143' <Predicate = (icmp_ln21_69)> <Delay = 0.00>
ST_303 : Operation 2536 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2536 'specregionbegin' 'tmp_170' <Predicate = (icmp_ln21_69)> <Delay = 0.00>
ST_303 : Operation 2537 [1/1] (1.76ns)   --->   "br label %143" [conv/conv_1.cpp:21]   --->   Operation 2537 'br' <Predicate = (icmp_ln21_69)> <Delay = 1.76>

State 304 <SV = 96> <Delay = 15.6>
ST_304 : Operation 2538 [1/1] (1.77ns)   --->   "%tmp_203 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCAC11320000000, float 0x3FA973ECC0000000, float 0x3FB8B36020000000, i2 %wc_0_23_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2538 'mux' 'tmp_203' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 2539 [1/2] (3.25ns)   --->   "%conv_input_load_69 = load float* %conv_input_addr_69, align 4" [conv/conv_1.cpp:26]   --->   Operation 2539 'load' 'conv_input_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_304 : Operation 2540 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %tmp_203, %conv_input_load_69" [conv/conv_1.cpp:26]   --->   Operation 2540 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 97> <Delay = 34.9>
ST_305 : Operation 2541 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %tmp_203, %conv_input_load_69" [conv/conv_1.cpp:26]   --->   Operation 2541 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2542 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23_0, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2542 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 98> <Delay = 22.5>
ST_306 : Operation 2543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2543 'specloopname' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 2544 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_1_23_0, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 2544 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 2545 [1/1] (0.00ns)   --->   "br label %141" [conv/conv_1.cpp:21]   --->   Operation 2545 'br' <Predicate = true> <Delay = 0.00>

State 307 <SV = 96> <Delay = 6.67>
ST_307 : Operation 2546 [1/1] (0.00ns)   --->   "%w_sum_1_23_1 = phi float [ %w_sum_1_23_0, %W_Row_Loop69 ], [ %w_sum_3_23_1, %144 ]" [conv/conv_1.cpp:26]   --->   Operation 2546 'phi' 'w_sum_1_23_1' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2547 [1/1] (0.00ns)   --->   "%wc_0_23_1 = phi i2 [ 0, %W_Row_Loop69 ], [ %add_ln21_70, %144 ]" [conv/conv_1.cpp:21]   --->   Operation 2547 'phi' 'wc_0_23_1' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2548 [1/1] (0.00ns)   --->   "%zext_ln21_70 = zext i2 %wc_0_23_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2548 'zext' 'zext_ln21_70' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2549 [1/1] (0.95ns)   --->   "%icmp_ln21_70 = icmp eq i2 %wc_0_23_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2549 'icmp' 'icmp_ln21_70' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2550 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2550 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2551 [1/1] (1.56ns)   --->   "%add_ln21_70 = add i2 %wc_0_23_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2551 'add' 'add_ln21_70' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2552 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_70, label %W_Row_Loop70, label %144" [conv/conv_1.cpp:21]   --->   Operation 2552 'br' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2553 [1/1] (1.78ns)   --->   "%add_ln26_71 = add i5 %zext_ln21_70, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2553 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_70)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i5 %add_ln26_71 to i11" [conv/conv_1.cpp:26]   --->   Operation 2554 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln21_70)> <Delay = 0.00>
ST_307 : Operation 2555 [1/1] (1.63ns)   --->   "%add_ln26_168 = add i11 %sub_ln26_1, %zext_ln26_76" [conv/conv_1.cpp:26]   --->   Operation 2555 'add' 'add_ln26_168' <Predicate = (!icmp_ln21_70)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln26_70 = sext i11 %add_ln26_168 to i64" [conv/conv_1.cpp:26]   --->   Operation 2556 'sext' 'sext_ln26_70' <Predicate = (!icmp_ln21_70)> <Delay = 0.00>
ST_307 : Operation 2557 [1/1] (0.00ns)   --->   "%conv_input_addr_70 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_70" [conv/conv_1.cpp:26]   --->   Operation 2557 'getelementptr' 'conv_input_addr_70' <Predicate = (!icmp_ln21_70)> <Delay = 0.00>
ST_307 : Operation 2558 [2/2] (3.25ns)   --->   "%conv_input_load_70 = load float* %conv_input_addr_70, align 4" [conv/conv_1.cpp:26]   --->   Operation 2558 'load' 'conv_input_load_70' <Predicate = (!icmp_ln21_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_307 : Operation 2559 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_170) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2559 'specregionend' 'empty_145' <Predicate = (icmp_ln21_70)> <Delay = 0.00>
ST_307 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2560 'specregionbegin' 'tmp_172' <Predicate = (icmp_ln21_70)> <Delay = 0.00>
ST_307 : Operation 2561 [1/1] (1.76ns)   --->   "br label %145" [conv/conv_1.cpp:21]   --->   Operation 2561 'br' <Predicate = (icmp_ln21_70)> <Delay = 1.76>

State 308 <SV = 97> <Delay = 15.6>
ST_308 : Operation 2562 [1/1] (1.77ns)   --->   "%tmp_205 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBFE6CD40000000, float 0x3FCB1E8B60000000, float 0x3FCA5842A0000000, i2 %wc_0_23_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2562 'mux' 'tmp_205' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 2563 [1/2] (3.25ns)   --->   "%conv_input_load_70 = load float* %conv_input_addr_70, align 4" [conv/conv_1.cpp:26]   --->   Operation 2563 'load' 'conv_input_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_308 : Operation 2564 [2/2] (12.3ns)   --->   "%tmp_1_23_1 = fmul float %tmp_205, %conv_input_load_70" [conv/conv_1.cpp:26]   --->   Operation 2564 'fmul' 'tmp_1_23_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 98> <Delay = 34.9>
ST_309 : Operation 2565 [1/2] (12.3ns)   --->   "%tmp_1_23_1 = fmul float %tmp_205, %conv_input_load_70" [conv/conv_1.cpp:26]   --->   Operation 2565 'fmul' 'tmp_1_23_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 2566 [2/2] (22.5ns)   --->   "%w_sum_3_23_1 = fadd float %w_sum_1_23_1, %tmp_1_23_1" [conv/conv_1.cpp:26]   --->   Operation 2566 'fadd' 'w_sum_3_23_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 99> <Delay = 22.5>
ST_310 : Operation 2567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2567 'specloopname' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2568 [1/2] (22.5ns)   --->   "%w_sum_3_23_1 = fadd float %w_sum_1_23_1, %tmp_1_23_1" [conv/conv_1.cpp:26]   --->   Operation 2568 'fadd' 'w_sum_3_23_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2569 [1/1] (0.00ns)   --->   "br label %143" [conv/conv_1.cpp:21]   --->   Operation 2569 'br' <Predicate = true> <Delay = 0.00>

State 311 <SV = 97> <Delay = 22.5>
ST_311 : Operation 2570 [1/1] (0.00ns)   --->   "%w_sum_1_23_2 = phi float [ %w_sum_1_23_1, %W_Row_Loop70 ], [ %w_sum_3_23_2, %146 ]" [conv/conv_1.cpp:26]   --->   Operation 2570 'phi' 'w_sum_1_23_2' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2571 [1/1] (0.00ns)   --->   "%wc_0_23_2 = phi i2 [ 0, %W_Row_Loop70 ], [ %add_ln21_71, %146 ]" [conv/conv_1.cpp:21]   --->   Operation 2571 'phi' 'wc_0_23_2' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln21_71 = zext i2 %wc_0_23_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2572 'zext' 'zext_ln21_71' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2573 [1/1] (0.95ns)   --->   "%icmp_ln21_71 = icmp eq i2 %wc_0_23_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2573 'icmp' 'icmp_ln21_71' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2574 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2574 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2575 [1/1] (1.56ns)   --->   "%add_ln21_71 = add i2 %wc_0_23_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2575 'add' 'add_ln21_71' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2576 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_71, label %W_Row_Loop71, label %146" [conv/conv_1.cpp:21]   --->   Operation 2576 'br' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2577 [1/1] (1.78ns)   --->   "%add_ln26_72 = add i5 %zext_ln21_71, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2577 'add' 'add_ln26_72' <Predicate = (!icmp_ln21_71)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i5 %add_ln26_72 to i11" [conv/conv_1.cpp:26]   --->   Operation 2578 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln21_71)> <Delay = 0.00>
ST_311 : Operation 2579 [1/1] (1.63ns)   --->   "%add_ln26_169 = add i11 %sub_ln26_2, %zext_ln26_77" [conv/conv_1.cpp:26]   --->   Operation 2579 'add' 'add_ln26_169' <Predicate = (!icmp_ln21_71)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln26_71 = sext i11 %add_ln26_169 to i64" [conv/conv_1.cpp:26]   --->   Operation 2580 'sext' 'sext_ln26_71' <Predicate = (!icmp_ln21_71)> <Delay = 0.00>
ST_311 : Operation 2581 [1/1] (0.00ns)   --->   "%conv_input_addr_71 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_71" [conv/conv_1.cpp:26]   --->   Operation 2581 'getelementptr' 'conv_input_addr_71' <Predicate = (!icmp_ln21_71)> <Delay = 0.00>
ST_311 : Operation 2582 [2/2] (3.25ns)   --->   "%conv_input_load_71 = load float* %conv_input_addr_71, align 4" [conv/conv_1.cpp:26]   --->   Operation 2582 'load' 'conv_input_load_71' <Predicate = (!icmp_ln21_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_311 : Operation 2583 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_1_23_2, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 2583 'fadd' 'w_sum_23' <Predicate = (icmp_ln21_71)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2584 [1/1] (0.00ns)   --->   "%tmp_174 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2584 'specregionbegin' 'tmp_174' <Predicate = (icmp_ln21_71)> <Delay = 0.00>

State 312 <SV = 98> <Delay = 15.6>
ST_312 : Operation 2585 [1/1] (1.77ns)   --->   "%tmp_211 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC84668C0000000, float 0xBFC6315600000000, float 0xBFC8D21040000000, i2 %wc_0_23_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2585 'mux' 'tmp_211' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2586 [1/2] (3.25ns)   --->   "%conv_input_load_71 = load float* %conv_input_addr_71, align 4" [conv/conv_1.cpp:26]   --->   Operation 2586 'load' 'conv_input_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_312 : Operation 2587 [2/2] (12.3ns)   --->   "%tmp_1_23_2 = fmul float %tmp_211, %conv_input_load_71" [conv/conv_1.cpp:26]   --->   Operation 2587 'fmul' 'tmp_1_23_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 99> <Delay = 34.9>
ST_313 : Operation 2588 [1/2] (12.3ns)   --->   "%tmp_1_23_2 = fmul float %tmp_211, %conv_input_load_71" [conv/conv_1.cpp:26]   --->   Operation 2588 'fmul' 'tmp_1_23_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2589 [2/2] (22.5ns)   --->   "%w_sum_3_23_2 = fadd float %w_sum_1_23_2, %tmp_1_23_2" [conv/conv_1.cpp:26]   --->   Operation 2589 'fadd' 'w_sum_3_23_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 100> <Delay = 22.5>
ST_314 : Operation 2590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2590 'specloopname' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2591 [1/2] (22.5ns)   --->   "%w_sum_3_23_2 = fadd float %w_sum_1_23_2, %tmp_1_23_2" [conv/conv_1.cpp:26]   --->   Operation 2591 'fadd' 'w_sum_3_23_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2592 [1/1] (0.00ns)   --->   "br label %145" [conv/conv_1.cpp:21]   --->   Operation 2592 'br' <Predicate = true> <Delay = 0.00>

State 315 <SV = 98> <Delay = 33.5>
ST_315 : Operation 2593 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_172) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2593 'specregionend' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2594 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_1_23_2, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 2594 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2595 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv/conv_1.cpp:34]   --->   Operation 2595 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_207 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2596 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2597 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv/conv_1.cpp:34]   --->   Operation 2597 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2598 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_207, -1" [conv/conv_1.cpp:34]   --->   Operation 2598 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2599 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv/conv_1.cpp:34]   --->   Operation 2599 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv/conv_1.cpp:34]   --->   Operation 2600 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2601 [1/1] (6.78ns)   --->   "%tmp_209 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2601 'fcmp' 'tmp_209' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_209" [conv/conv_1.cpp:34]   --->   Operation 2602 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2603 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2603 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 2604 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv/conv_1.cpp:35]   --->   Operation 2604 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_315 : Operation 2605 [1/1] (1.76ns)   --->   "br label %147" [conv/conv_1.cpp:21]   --->   Operation 2605 'br' <Predicate = true> <Delay = 1.76>

State 316 <SV = 99> <Delay = 6.67>
ST_316 : Operation 2606 [1/1] (0.00ns)   --->   "%w_sum_1_24_0 = phi float [ 0.000000e+00, %W_Row_Loop71 ], [ %w_sum_3_23, %148 ]" [conv/conv_1.cpp:26]   --->   Operation 2606 'phi' 'w_sum_1_24_0' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2607 [1/1] (0.00ns)   --->   "%wc_0_24_0 = phi i2 [ 0, %W_Row_Loop71 ], [ %add_ln21_72, %148 ]" [conv/conv_1.cpp:21]   --->   Operation 2607 'phi' 'wc_0_24_0' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2608 [1/1] (0.00ns)   --->   "%zext_ln21_72 = zext i2 %wc_0_24_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2608 'zext' 'zext_ln21_72' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2609 [1/1] (0.95ns)   --->   "%icmp_ln21_72 = icmp eq i2 %wc_0_24_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2609 'icmp' 'icmp_ln21_72' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2610 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2610 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2611 [1/1] (1.56ns)   --->   "%add_ln21_72 = add i2 %wc_0_24_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2611 'add' 'add_ln21_72' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2612 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_72, label %W_Row_Loop72, label %148" [conv/conv_1.cpp:21]   --->   Operation 2612 'br' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 2613 [1/1] (1.78ns)   --->   "%add_ln26_73 = add i5 %zext_ln21_72, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2613 'add' 'add_ln26_73' <Predicate = (!icmp_ln21_72)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i5 %add_ln26_73 to i11" [conv/conv_1.cpp:26]   --->   Operation 2614 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln21_72)> <Delay = 0.00>
ST_316 : Operation 2615 [1/1] (1.63ns)   --->   "%add_ln26_170 = add i11 %sub_ln26, %zext_ln26_78" [conv/conv_1.cpp:26]   --->   Operation 2615 'add' 'add_ln26_170' <Predicate = (!icmp_ln21_72)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln26_72 = sext i11 %add_ln26_170 to i64" [conv/conv_1.cpp:26]   --->   Operation 2616 'sext' 'sext_ln26_72' <Predicate = (!icmp_ln21_72)> <Delay = 0.00>
ST_316 : Operation 2617 [1/1] (0.00ns)   --->   "%conv_input_addr_72 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_72" [conv/conv_1.cpp:26]   --->   Operation 2617 'getelementptr' 'conv_input_addr_72' <Predicate = (!icmp_ln21_72)> <Delay = 0.00>
ST_316 : Operation 2618 [2/2] (3.25ns)   --->   "%conv_input_load_72 = load float* %conv_input_addr_72, align 4" [conv/conv_1.cpp:26]   --->   Operation 2618 'load' 'conv_input_load_72' <Predicate = (!icmp_ln21_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_316 : Operation 2619 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_174) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2619 'specregionend' 'empty_149' <Predicate = (icmp_ln21_72)> <Delay = 0.00>
ST_316 : Operation 2620 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2620 'specregionbegin' 'tmp_176' <Predicate = (icmp_ln21_72)> <Delay = 0.00>
ST_316 : Operation 2621 [1/1] (1.76ns)   --->   "br label %149" [conv/conv_1.cpp:21]   --->   Operation 2621 'br' <Predicate = (icmp_ln21_72)> <Delay = 1.76>

State 317 <SV = 100> <Delay = 15.6>
ST_317 : Operation 2622 [1/1] (1.77ns)   --->   "%tmp_213 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF8DBF5F60000000, float 0x3F9311B180000000, float 0x3FB9224320000000, i2 %wc_0_24_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2622 'mux' 'tmp_213' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2623 [1/2] (3.25ns)   --->   "%conv_input_load_72 = load float* %conv_input_addr_72, align 4" [conv/conv_1.cpp:26]   --->   Operation 2623 'load' 'conv_input_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_317 : Operation 2624 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %tmp_213, %conv_input_load_72" [conv/conv_1.cpp:26]   --->   Operation 2624 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 101> <Delay = 34.9>
ST_318 : Operation 2625 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %tmp_213, %conv_input_load_72" [conv/conv_1.cpp:26]   --->   Operation 2625 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 2626 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24_0, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2626 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 102> <Delay = 22.5>
ST_319 : Operation 2627 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2627 'specloopname' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 2628 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_1_24_0, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2628 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 2629 [1/1] (0.00ns)   --->   "br label %147" [conv/conv_1.cpp:21]   --->   Operation 2629 'br' <Predicate = true> <Delay = 0.00>

State 320 <SV = 100> <Delay = 6.67>
ST_320 : Operation 2630 [1/1] (0.00ns)   --->   "%w_sum_1_24_1 = phi float [ %w_sum_1_24_0, %W_Row_Loop72 ], [ %w_sum_3_24_1, %150 ]" [conv/conv_1.cpp:26]   --->   Operation 2630 'phi' 'w_sum_1_24_1' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2631 [1/1] (0.00ns)   --->   "%wc_0_24_1 = phi i2 [ 0, %W_Row_Loop72 ], [ %add_ln21_73, %150 ]" [conv/conv_1.cpp:21]   --->   Operation 2631 'phi' 'wc_0_24_1' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln21_73 = zext i2 %wc_0_24_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2632 'zext' 'zext_ln21_73' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2633 [1/1] (0.95ns)   --->   "%icmp_ln21_73 = icmp eq i2 %wc_0_24_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2633 'icmp' 'icmp_ln21_73' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2634 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2634 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2635 [1/1] (1.56ns)   --->   "%add_ln21_73 = add i2 %wc_0_24_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2635 'add' 'add_ln21_73' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2636 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_73, label %W_Row_Loop73, label %150" [conv/conv_1.cpp:21]   --->   Operation 2636 'br' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2637 [1/1] (1.78ns)   --->   "%add_ln26_74 = add i5 %zext_ln21_73, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2637 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2638 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i5 %add_ln26_74 to i11" [conv/conv_1.cpp:26]   --->   Operation 2638 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln21_73)> <Delay = 0.00>
ST_320 : Operation 2639 [1/1] (1.63ns)   --->   "%add_ln26_171 = add i11 %sub_ln26_1, %zext_ln26_79" [conv/conv_1.cpp:26]   --->   Operation 2639 'add' 'add_ln26_171' <Predicate = (!icmp_ln21_73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln26_73 = sext i11 %add_ln26_171 to i64" [conv/conv_1.cpp:26]   --->   Operation 2640 'sext' 'sext_ln26_73' <Predicate = (!icmp_ln21_73)> <Delay = 0.00>
ST_320 : Operation 2641 [1/1] (0.00ns)   --->   "%conv_input_addr_73 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_73" [conv/conv_1.cpp:26]   --->   Operation 2641 'getelementptr' 'conv_input_addr_73' <Predicate = (!icmp_ln21_73)> <Delay = 0.00>
ST_320 : Operation 2642 [2/2] (3.25ns)   --->   "%conv_input_load_73 = load float* %conv_input_addr_73, align 4" [conv/conv_1.cpp:26]   --->   Operation 2642 'load' 'conv_input_load_73' <Predicate = (!icmp_ln21_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_320 : Operation 2643 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_176) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2643 'specregionend' 'empty_151' <Predicate = (icmp_ln21_73)> <Delay = 0.00>
ST_320 : Operation 2644 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2644 'specregionbegin' 'tmp_178' <Predicate = (icmp_ln21_73)> <Delay = 0.00>
ST_320 : Operation 2645 [1/1] (1.76ns)   --->   "br label %151" [conv/conv_1.cpp:21]   --->   Operation 2645 'br' <Predicate = (icmp_ln21_73)> <Delay = 1.76>

State 321 <SV = 101> <Delay = 15.6>
ST_321 : Operation 2646 [1/1] (1.77ns)   --->   "%tmp_215 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD3DE1C40000000, float 0x3FC1F26F40000000, float 0x3FCBC497A0000000, i2 %wc_0_24_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2646 'mux' 'tmp_215' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 2647 [1/2] (3.25ns)   --->   "%conv_input_load_73 = load float* %conv_input_addr_73, align 4" [conv/conv_1.cpp:26]   --->   Operation 2647 'load' 'conv_input_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_321 : Operation 2648 [2/2] (12.3ns)   --->   "%tmp_1_24_1 = fmul float %tmp_215, %conv_input_load_73" [conv/conv_1.cpp:26]   --->   Operation 2648 'fmul' 'tmp_1_24_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 102> <Delay = 34.9>
ST_322 : Operation 2649 [1/2] (12.3ns)   --->   "%tmp_1_24_1 = fmul float %tmp_215, %conv_input_load_73" [conv/conv_1.cpp:26]   --->   Operation 2649 'fmul' 'tmp_1_24_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2650 [2/2] (22.5ns)   --->   "%w_sum_3_24_1 = fadd float %w_sum_1_24_1, %tmp_1_24_1" [conv/conv_1.cpp:26]   --->   Operation 2650 'fadd' 'w_sum_3_24_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 103> <Delay = 22.5>
ST_323 : Operation 2651 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2651 'specloopname' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2652 [1/2] (22.5ns)   --->   "%w_sum_3_24_1 = fadd float %w_sum_1_24_1, %tmp_1_24_1" [conv/conv_1.cpp:26]   --->   Operation 2652 'fadd' 'w_sum_3_24_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2653 [1/1] (0.00ns)   --->   "br label %149" [conv/conv_1.cpp:21]   --->   Operation 2653 'br' <Predicate = true> <Delay = 0.00>

State 324 <SV = 101> <Delay = 22.5>
ST_324 : Operation 2654 [1/1] (0.00ns)   --->   "%w_sum_1_24_2 = phi float [ %w_sum_1_24_1, %W_Row_Loop73 ], [ %w_sum_3_24_2, %152 ]" [conv/conv_1.cpp:26]   --->   Operation 2654 'phi' 'w_sum_1_24_2' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2655 [1/1] (0.00ns)   --->   "%wc_0_24_2 = phi i2 [ 0, %W_Row_Loop73 ], [ %add_ln21_74, %152 ]" [conv/conv_1.cpp:21]   --->   Operation 2655 'phi' 'wc_0_24_2' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln21_74 = zext i2 %wc_0_24_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2656 'zext' 'zext_ln21_74' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2657 [1/1] (0.95ns)   --->   "%icmp_ln21_74 = icmp eq i2 %wc_0_24_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2657 'icmp' 'icmp_ln21_74' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2658 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2658 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2659 [1/1] (1.56ns)   --->   "%add_ln21_74 = add i2 %wc_0_24_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2659 'add' 'add_ln21_74' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2660 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_74, label %W_Row_Loop74, label %152" [conv/conv_1.cpp:21]   --->   Operation 2660 'br' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2661 [1/1] (1.78ns)   --->   "%add_ln26_75 = add i5 %zext_ln21_74, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2661 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_74)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i5 %add_ln26_75 to i11" [conv/conv_1.cpp:26]   --->   Operation 2662 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln21_74)> <Delay = 0.00>
ST_324 : Operation 2663 [1/1] (1.63ns)   --->   "%add_ln26_172 = add i11 %sub_ln26_2, %zext_ln26_80" [conv/conv_1.cpp:26]   --->   Operation 2663 'add' 'add_ln26_172' <Predicate = (!icmp_ln21_74)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln26_74 = sext i11 %add_ln26_172 to i64" [conv/conv_1.cpp:26]   --->   Operation 2664 'sext' 'sext_ln26_74' <Predicate = (!icmp_ln21_74)> <Delay = 0.00>
ST_324 : Operation 2665 [1/1] (0.00ns)   --->   "%conv_input_addr_74 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_74" [conv/conv_1.cpp:26]   --->   Operation 2665 'getelementptr' 'conv_input_addr_74' <Predicate = (!icmp_ln21_74)> <Delay = 0.00>
ST_324 : Operation 2666 [2/2] (3.25ns)   --->   "%conv_input_load_74 = load float* %conv_input_addr_74, align 4" [conv/conv_1.cpp:26]   --->   Operation 2666 'load' 'conv_input_load_74' <Predicate = (!icmp_ln21_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_324 : Operation 2667 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_1_24_2, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 2667 'fadd' 'w_sum_24' <Predicate = (icmp_ln21_74)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_180 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2668 'specregionbegin' 'tmp_180' <Predicate = (icmp_ln21_74)> <Delay = 0.00>

State 325 <SV = 102> <Delay = 15.6>
ST_325 : Operation 2669 [1/1] (1.77ns)   --->   "%tmp_221 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD5F9F960000000, float 0xBFD04BCC00000000, float 0xBFCDC0B800000000, i2 %wc_0_24_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2669 'mux' 'tmp_221' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 2670 [1/2] (3.25ns)   --->   "%conv_input_load_74 = load float* %conv_input_addr_74, align 4" [conv/conv_1.cpp:26]   --->   Operation 2670 'load' 'conv_input_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_325 : Operation 2671 [2/2] (12.3ns)   --->   "%tmp_1_24_2 = fmul float %tmp_221, %conv_input_load_74" [conv/conv_1.cpp:26]   --->   Operation 2671 'fmul' 'tmp_1_24_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 103> <Delay = 34.9>
ST_326 : Operation 2672 [1/2] (12.3ns)   --->   "%tmp_1_24_2 = fmul float %tmp_221, %conv_input_load_74" [conv/conv_1.cpp:26]   --->   Operation 2672 'fmul' 'tmp_1_24_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 2673 [2/2] (22.5ns)   --->   "%w_sum_3_24_2 = fadd float %w_sum_1_24_2, %tmp_1_24_2" [conv/conv_1.cpp:26]   --->   Operation 2673 'fadd' 'w_sum_3_24_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 104> <Delay = 22.5>
ST_327 : Operation 2674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2674 'specloopname' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2675 [1/2] (22.5ns)   --->   "%w_sum_3_24_2 = fadd float %w_sum_1_24_2, %tmp_1_24_2" [conv/conv_1.cpp:26]   --->   Operation 2675 'fadd' 'w_sum_3_24_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 2676 [1/1] (0.00ns)   --->   "br label %151" [conv/conv_1.cpp:21]   --->   Operation 2676 'br' <Predicate = true> <Delay = 0.00>

State 328 <SV = 102> <Delay = 33.5>
ST_328 : Operation 2677 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_178) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2677 'specregionend' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2678 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_1_24_2, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 2678 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2679 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv/conv_1.cpp:34]   --->   Operation 2679 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_217 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2680 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv/conv_1.cpp:34]   --->   Operation 2681 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2682 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_217, -1" [conv/conv_1.cpp:34]   --->   Operation 2682 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2683 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv/conv_1.cpp:34]   --->   Operation 2683 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv/conv_1.cpp:34]   --->   Operation 2684 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2685 [1/1] (6.78ns)   --->   "%tmp_219 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2685 'fcmp' 'tmp_219' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_219" [conv/conv_1.cpp:34]   --->   Operation 2686 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 2687 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2687 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_328 : Operation 2688 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv/conv_1.cpp:35]   --->   Operation 2688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_328 : Operation 2689 [1/1] (1.76ns)   --->   "br label %153" [conv/conv_1.cpp:21]   --->   Operation 2689 'br' <Predicate = true> <Delay = 1.76>

State 329 <SV = 103> <Delay = 6.67>
ST_329 : Operation 2690 [1/1] (0.00ns)   --->   "%w_sum_1_25_0 = phi float [ 0.000000e+00, %W_Row_Loop74 ], [ %w_sum_3_24, %154 ]" [conv/conv_1.cpp:26]   --->   Operation 2690 'phi' 'w_sum_1_25_0' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2691 [1/1] (0.00ns)   --->   "%wc_0_25_0 = phi i2 [ 0, %W_Row_Loop74 ], [ %add_ln21_75, %154 ]" [conv/conv_1.cpp:21]   --->   Operation 2691 'phi' 'wc_0_25_0' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln21_75 = zext i2 %wc_0_25_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2692 'zext' 'zext_ln21_75' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2693 [1/1] (0.95ns)   --->   "%icmp_ln21_75 = icmp eq i2 %wc_0_25_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2693 'icmp' 'icmp_ln21_75' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2694 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2694 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2695 [1/1] (1.56ns)   --->   "%add_ln21_75 = add i2 %wc_0_25_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2695 'add' 'add_ln21_75' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2696 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_75, label %W_Row_Loop75, label %154" [conv/conv_1.cpp:21]   --->   Operation 2696 'br' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 2697 [1/1] (1.78ns)   --->   "%add_ln26_76 = add i5 %zext_ln21_75, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2697 'add' 'add_ln26_76' <Predicate = (!icmp_ln21_75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i5 %add_ln26_76 to i11" [conv/conv_1.cpp:26]   --->   Operation 2698 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln21_75)> <Delay = 0.00>
ST_329 : Operation 2699 [1/1] (1.63ns)   --->   "%add_ln26_173 = add i11 %sub_ln26, %zext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 2699 'add' 'add_ln26_173' <Predicate = (!icmp_ln21_75)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln26_75 = sext i11 %add_ln26_173 to i64" [conv/conv_1.cpp:26]   --->   Operation 2700 'sext' 'sext_ln26_75' <Predicate = (!icmp_ln21_75)> <Delay = 0.00>
ST_329 : Operation 2701 [1/1] (0.00ns)   --->   "%conv_input_addr_75 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_75" [conv/conv_1.cpp:26]   --->   Operation 2701 'getelementptr' 'conv_input_addr_75' <Predicate = (!icmp_ln21_75)> <Delay = 0.00>
ST_329 : Operation 2702 [2/2] (3.25ns)   --->   "%conv_input_load_75 = load float* %conv_input_addr_75, align 4" [conv/conv_1.cpp:26]   --->   Operation 2702 'load' 'conv_input_load_75' <Predicate = (!icmp_ln21_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_329 : Operation 2703 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_180) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2703 'specregionend' 'empty_155' <Predicate = (icmp_ln21_75)> <Delay = 0.00>
ST_329 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2704 'specregionbegin' 'tmp_182' <Predicate = (icmp_ln21_75)> <Delay = 0.00>
ST_329 : Operation 2705 [1/1] (1.76ns)   --->   "br label %155" [conv/conv_1.cpp:21]   --->   Operation 2705 'br' <Predicate = (icmp_ln21_75)> <Delay = 1.76>

State 330 <SV = 104> <Delay = 15.6>
ST_330 : Operation 2706 [1/1] (1.77ns)   --->   "%tmp_222 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCC75B040000000, float 0xBFCBBE4A60000000, float 0xBFD507E420000000, i2 %wc_0_25_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2706 'mux' 'tmp_222' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 2707 [1/2] (3.25ns)   --->   "%conv_input_load_75 = load float* %conv_input_addr_75, align 4" [conv/conv_1.cpp:26]   --->   Operation 2707 'load' 'conv_input_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_330 : Operation 2708 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %tmp_222, %conv_input_load_75" [conv/conv_1.cpp:26]   --->   Operation 2708 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 105> <Delay = 34.9>
ST_331 : Operation 2709 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %tmp_222, %conv_input_load_75" [conv/conv_1.cpp:26]   --->   Operation 2709 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 2710 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25_0, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2710 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 106> <Delay = 22.5>
ST_332 : Operation 2711 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2711 'specloopname' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 2712 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_1_25_0, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2712 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 2713 [1/1] (0.00ns)   --->   "br label %153" [conv/conv_1.cpp:21]   --->   Operation 2713 'br' <Predicate = true> <Delay = 0.00>

State 333 <SV = 104> <Delay = 6.67>
ST_333 : Operation 2714 [1/1] (0.00ns)   --->   "%w_sum_1_25_1 = phi float [ %w_sum_1_25_0, %W_Row_Loop75 ], [ %w_sum_3_25_1, %156 ]" [conv/conv_1.cpp:26]   --->   Operation 2714 'phi' 'w_sum_1_25_1' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2715 [1/1] (0.00ns)   --->   "%wc_0_25_1 = phi i2 [ 0, %W_Row_Loop75 ], [ %add_ln21_76, %156 ]" [conv/conv_1.cpp:21]   --->   Operation 2715 'phi' 'wc_0_25_1' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln21_76 = zext i2 %wc_0_25_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2716 'zext' 'zext_ln21_76' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2717 [1/1] (0.95ns)   --->   "%icmp_ln21_76 = icmp eq i2 %wc_0_25_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2717 'icmp' 'icmp_ln21_76' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2718 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2718 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2719 [1/1] (1.56ns)   --->   "%add_ln21_76 = add i2 %wc_0_25_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2719 'add' 'add_ln21_76' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_76, label %W_Row_Loop76, label %156" [conv/conv_1.cpp:21]   --->   Operation 2720 'br' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 2721 [1/1] (1.78ns)   --->   "%add_ln26_77 = add i5 %zext_ln21_76, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2721 'add' 'add_ln26_77' <Predicate = (!icmp_ln21_76)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i5 %add_ln26_77 to i11" [conv/conv_1.cpp:26]   --->   Operation 2722 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln21_76)> <Delay = 0.00>
ST_333 : Operation 2723 [1/1] (1.63ns)   --->   "%add_ln26_174 = add i11 %sub_ln26_1, %zext_ln26_82" [conv/conv_1.cpp:26]   --->   Operation 2723 'add' 'add_ln26_174' <Predicate = (!icmp_ln21_76)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln26_76 = sext i11 %add_ln26_174 to i64" [conv/conv_1.cpp:26]   --->   Operation 2724 'sext' 'sext_ln26_76' <Predicate = (!icmp_ln21_76)> <Delay = 0.00>
ST_333 : Operation 2725 [1/1] (0.00ns)   --->   "%conv_input_addr_76 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_76" [conv/conv_1.cpp:26]   --->   Operation 2725 'getelementptr' 'conv_input_addr_76' <Predicate = (!icmp_ln21_76)> <Delay = 0.00>
ST_333 : Operation 2726 [2/2] (3.25ns)   --->   "%conv_input_load_76 = load float* %conv_input_addr_76, align 4" [conv/conv_1.cpp:26]   --->   Operation 2726 'load' 'conv_input_load_76' <Predicate = (!icmp_ln21_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_333 : Operation 2727 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_182) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2727 'specregionend' 'empty_157' <Predicate = (icmp_ln21_76)> <Delay = 0.00>
ST_333 : Operation 2728 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2728 'specregionbegin' 'tmp_184' <Predicate = (icmp_ln21_76)> <Delay = 0.00>
ST_333 : Operation 2729 [1/1] (1.76ns)   --->   "br label %157" [conv/conv_1.cpp:21]   --->   Operation 2729 'br' <Predicate = (icmp_ln21_76)> <Delay = 1.76>

State 334 <SV = 105> <Delay = 15.6>
ST_334 : Operation 2730 [1/1] (1.77ns)   --->   "%tmp_223 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC59942C0000000, float 0x3FBB190800000000, float 0x3FA64BFAA0000000, i2 %wc_0_25_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2730 'mux' 'tmp_223' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 2731 [1/2] (3.25ns)   --->   "%conv_input_load_76 = load float* %conv_input_addr_76, align 4" [conv/conv_1.cpp:26]   --->   Operation 2731 'load' 'conv_input_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_334 : Operation 2732 [2/2] (12.3ns)   --->   "%tmp_1_25_1 = fmul float %tmp_223, %conv_input_load_76" [conv/conv_1.cpp:26]   --->   Operation 2732 'fmul' 'tmp_1_25_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 106> <Delay = 34.9>
ST_335 : Operation 2733 [1/2] (12.3ns)   --->   "%tmp_1_25_1 = fmul float %tmp_223, %conv_input_load_76" [conv/conv_1.cpp:26]   --->   Operation 2733 'fmul' 'tmp_1_25_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 2734 [2/2] (22.5ns)   --->   "%w_sum_3_25_1 = fadd float %w_sum_1_25_1, %tmp_1_25_1" [conv/conv_1.cpp:26]   --->   Operation 2734 'fadd' 'w_sum_3_25_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 107> <Delay = 22.5>
ST_336 : Operation 2735 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2735 'specloopname' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2736 [1/2] (22.5ns)   --->   "%w_sum_3_25_1 = fadd float %w_sum_1_25_1, %tmp_1_25_1" [conv/conv_1.cpp:26]   --->   Operation 2736 'fadd' 'w_sum_3_25_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 2737 [1/1] (0.00ns)   --->   "br label %155" [conv/conv_1.cpp:21]   --->   Operation 2737 'br' <Predicate = true> <Delay = 0.00>

State 337 <SV = 105> <Delay = 22.5>
ST_337 : Operation 2738 [1/1] (0.00ns)   --->   "%w_sum_1_25_2 = phi float [ %w_sum_1_25_1, %W_Row_Loop76 ], [ %w_sum_3_25_2, %158 ]" [conv/conv_1.cpp:26]   --->   Operation 2738 'phi' 'w_sum_1_25_2' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2739 [1/1] (0.00ns)   --->   "%wc_0_25_2 = phi i2 [ 0, %W_Row_Loop76 ], [ %add_ln21_77, %158 ]" [conv/conv_1.cpp:21]   --->   Operation 2739 'phi' 'wc_0_25_2' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln21_77 = zext i2 %wc_0_25_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2740 'zext' 'zext_ln21_77' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2741 [1/1] (0.95ns)   --->   "%icmp_ln21_77 = icmp eq i2 %wc_0_25_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2741 'icmp' 'icmp_ln21_77' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2742 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2742 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2743 [1/1] (1.56ns)   --->   "%add_ln21_77 = add i2 %wc_0_25_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2743 'add' 'add_ln21_77' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_77, label %W_Row_Loop77, label %158" [conv/conv_1.cpp:21]   --->   Operation 2744 'br' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 2745 [1/1] (1.78ns)   --->   "%add_ln26_78 = add i5 %zext_ln21_77, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2745 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i5 %add_ln26_78 to i11" [conv/conv_1.cpp:26]   --->   Operation 2746 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln21_77)> <Delay = 0.00>
ST_337 : Operation 2747 [1/1] (1.63ns)   --->   "%add_ln26_175 = add i11 %sub_ln26_2, %zext_ln26_83" [conv/conv_1.cpp:26]   --->   Operation 2747 'add' 'add_ln26_175' <Predicate = (!icmp_ln21_77)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln26_77 = sext i11 %add_ln26_175 to i64" [conv/conv_1.cpp:26]   --->   Operation 2748 'sext' 'sext_ln26_77' <Predicate = (!icmp_ln21_77)> <Delay = 0.00>
ST_337 : Operation 2749 [1/1] (0.00ns)   --->   "%conv_input_addr_77 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_77" [conv/conv_1.cpp:26]   --->   Operation 2749 'getelementptr' 'conv_input_addr_77' <Predicate = (!icmp_ln21_77)> <Delay = 0.00>
ST_337 : Operation 2750 [2/2] (3.25ns)   --->   "%conv_input_load_77 = load float* %conv_input_addr_77, align 4" [conv/conv_1.cpp:26]   --->   Operation 2750 'load' 'conv_input_load_77' <Predicate = (!icmp_ln21_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_337 : Operation 2751 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_1_25_2, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 2751 'fadd' 'w_sum_25' <Predicate = (icmp_ln21_77)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 2752 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2752 'specregionbegin' 'tmp_186' <Predicate = (icmp_ln21_77)> <Delay = 0.00>

State 338 <SV = 106> <Delay = 15.6>
ST_338 : Operation 2753 [1/1] (1.77ns)   --->   "%tmp_226 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F94FAD280000000, float 0x3FB74EE260000000, float 0x3FC9A8A6E0000000, i2 %wc_0_25_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2753 'mux' 'tmp_226' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 2754 [1/2] (3.25ns)   --->   "%conv_input_load_77 = load float* %conv_input_addr_77, align 4" [conv/conv_1.cpp:26]   --->   Operation 2754 'load' 'conv_input_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_338 : Operation 2755 [2/2] (12.3ns)   --->   "%tmp_1_25_2 = fmul float %tmp_226, %conv_input_load_77" [conv/conv_1.cpp:26]   --->   Operation 2755 'fmul' 'tmp_1_25_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 107> <Delay = 34.9>
ST_339 : Operation 2756 [1/2] (12.3ns)   --->   "%tmp_1_25_2 = fmul float %tmp_226, %conv_input_load_77" [conv/conv_1.cpp:26]   --->   Operation 2756 'fmul' 'tmp_1_25_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 2757 [2/2] (22.5ns)   --->   "%w_sum_3_25_2 = fadd float %w_sum_1_25_2, %tmp_1_25_2" [conv/conv_1.cpp:26]   --->   Operation 2757 'fadd' 'w_sum_3_25_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 108> <Delay = 22.5>
ST_340 : Operation 2758 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2758 'specloopname' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 2759 [1/2] (22.5ns)   --->   "%w_sum_3_25_2 = fadd float %w_sum_1_25_2, %tmp_1_25_2" [conv/conv_1.cpp:26]   --->   Operation 2759 'fadd' 'w_sum_3_25_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 2760 [1/1] (0.00ns)   --->   "br label %157" [conv/conv_1.cpp:21]   --->   Operation 2760 'br' <Predicate = true> <Delay = 0.00>

State 341 <SV = 106> <Delay = 33.5>
ST_341 : Operation 2761 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_184) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2761 'specregionend' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2762 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_1_25_2, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 2762 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv/conv_1.cpp:34]   --->   Operation 2763 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_224 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2764 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv/conv_1.cpp:34]   --->   Operation 2765 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 2766 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_224, -1" [conv/conv_1.cpp:34]   --->   Operation 2766 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2767 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv/conv_1.cpp:34]   --->   Operation 2767 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv/conv_1.cpp:34]   --->   Operation 2768 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2769 [1/1] (6.78ns)   --->   "%tmp_225 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2769 'fcmp' 'tmp_225' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_225" [conv/conv_1.cpp:34]   --->   Operation 2770 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 2771 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2771 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_341 : Operation 2772 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv/conv_1.cpp:35]   --->   Operation 2772 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_341 : Operation 2773 [1/1] (1.76ns)   --->   "br label %159" [conv/conv_1.cpp:21]   --->   Operation 2773 'br' <Predicate = true> <Delay = 1.76>

State 342 <SV = 107> <Delay = 6.67>
ST_342 : Operation 2774 [1/1] (0.00ns)   --->   "%w_sum_1_26_0 = phi float [ 0.000000e+00, %W_Row_Loop77 ], [ %w_sum_3_25, %160 ]" [conv/conv_1.cpp:26]   --->   Operation 2774 'phi' 'w_sum_1_26_0' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2775 [1/1] (0.00ns)   --->   "%wc_0_26_0 = phi i2 [ 0, %W_Row_Loop77 ], [ %add_ln21_78, %160 ]" [conv/conv_1.cpp:21]   --->   Operation 2775 'phi' 'wc_0_26_0' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln21_78 = zext i2 %wc_0_26_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2776 'zext' 'zext_ln21_78' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2777 [1/1] (0.95ns)   --->   "%icmp_ln21_78 = icmp eq i2 %wc_0_26_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2777 'icmp' 'icmp_ln21_78' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 2778 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2778 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2779 [1/1] (1.56ns)   --->   "%add_ln21_78 = add i2 %wc_0_26_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2779 'add' 'add_ln21_78' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 2780 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_78, label %W_Row_Loop78, label %160" [conv/conv_1.cpp:21]   --->   Operation 2780 'br' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 2781 [1/1] (1.78ns)   --->   "%add_ln26_79 = add i5 %zext_ln21_78, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2781 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_78)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i5 %add_ln26_79 to i11" [conv/conv_1.cpp:26]   --->   Operation 2782 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_78)> <Delay = 0.00>
ST_342 : Operation 2783 [1/1] (1.63ns)   --->   "%add_ln26_176 = add i11 %sub_ln26, %zext_ln26_84" [conv/conv_1.cpp:26]   --->   Operation 2783 'add' 'add_ln26_176' <Predicate = (!icmp_ln21_78)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln26_78 = sext i11 %add_ln26_176 to i64" [conv/conv_1.cpp:26]   --->   Operation 2784 'sext' 'sext_ln26_78' <Predicate = (!icmp_ln21_78)> <Delay = 0.00>
ST_342 : Operation 2785 [1/1] (0.00ns)   --->   "%conv_input_addr_78 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_78" [conv/conv_1.cpp:26]   --->   Operation 2785 'getelementptr' 'conv_input_addr_78' <Predicate = (!icmp_ln21_78)> <Delay = 0.00>
ST_342 : Operation 2786 [2/2] (3.25ns)   --->   "%conv_input_load_78 = load float* %conv_input_addr_78, align 4" [conv/conv_1.cpp:26]   --->   Operation 2786 'load' 'conv_input_load_78' <Predicate = (!icmp_ln21_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_342 : Operation 2787 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_186) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2787 'specregionend' 'empty_161' <Predicate = (icmp_ln21_78)> <Delay = 0.00>
ST_342 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2788 'specregionbegin' 'tmp_188' <Predicate = (icmp_ln21_78)> <Delay = 0.00>
ST_342 : Operation 2789 [1/1] (1.76ns)   --->   "br label %161" [conv/conv_1.cpp:21]   --->   Operation 2789 'br' <Predicate = (icmp_ln21_78)> <Delay = 1.76>

State 343 <SV = 108> <Delay = 15.6>
ST_343 : Operation 2790 [1/1] (1.77ns)   --->   "%tmp_227 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F6D8A7780000000, float 0x3FC7AA9660000000, float 0x3FC7571F20000000, i2 %wc_0_26_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2790 'mux' 'tmp_227' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 2791 [1/2] (3.25ns)   --->   "%conv_input_load_78 = load float* %conv_input_addr_78, align 4" [conv/conv_1.cpp:26]   --->   Operation 2791 'load' 'conv_input_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_343 : Operation 2792 [2/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %tmp_227, %conv_input_load_78" [conv/conv_1.cpp:26]   --->   Operation 2792 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 109> <Delay = 34.9>
ST_344 : Operation 2793 [1/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %tmp_227, %conv_input_load_78" [conv/conv_1.cpp:26]   --->   Operation 2793 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2794 [2/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_1_26_0, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 2794 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 110> <Delay = 22.5>
ST_345 : Operation 2795 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2795 'specloopname' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2796 [1/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_1_26_0, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 2796 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2797 [1/1] (0.00ns)   --->   "br label %159" [conv/conv_1.cpp:21]   --->   Operation 2797 'br' <Predicate = true> <Delay = 0.00>

State 346 <SV = 108> <Delay = 6.67>
ST_346 : Operation 2798 [1/1] (0.00ns)   --->   "%w_sum_1_26_1 = phi float [ %w_sum_1_26_0, %W_Row_Loop78 ], [ %w_sum_3_26_1, %162 ]" [conv/conv_1.cpp:26]   --->   Operation 2798 'phi' 'w_sum_1_26_1' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2799 [1/1] (0.00ns)   --->   "%wc_0_26_1 = phi i2 [ 0, %W_Row_Loop78 ], [ %add_ln21_79, %162 ]" [conv/conv_1.cpp:21]   --->   Operation 2799 'phi' 'wc_0_26_1' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln21_79 = zext i2 %wc_0_26_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2800 'zext' 'zext_ln21_79' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2801 [1/1] (0.95ns)   --->   "%icmp_ln21_79 = icmp eq i2 %wc_0_26_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2801 'icmp' 'icmp_ln21_79' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2802 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2802 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2803 [1/1] (1.56ns)   --->   "%add_ln21_79 = add i2 %wc_0_26_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2803 'add' 'add_ln21_79' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2804 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_79, label %W_Row_Loop79, label %162" [conv/conv_1.cpp:21]   --->   Operation 2804 'br' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2805 [1/1] (1.78ns)   --->   "%add_ln26_80 = add i5 %zext_ln21_79, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2805 'add' 'add_ln26_80' <Predicate = (!icmp_ln21_79)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i5 %add_ln26_80 to i11" [conv/conv_1.cpp:26]   --->   Operation 2806 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln21_79)> <Delay = 0.00>
ST_346 : Operation 2807 [1/1] (1.63ns)   --->   "%add_ln26_177 = add i11 %sub_ln26_1, %zext_ln26_85" [conv/conv_1.cpp:26]   --->   Operation 2807 'add' 'add_ln26_177' <Predicate = (!icmp_ln21_79)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln26_79 = sext i11 %add_ln26_177 to i64" [conv/conv_1.cpp:26]   --->   Operation 2808 'sext' 'sext_ln26_79' <Predicate = (!icmp_ln21_79)> <Delay = 0.00>
ST_346 : Operation 2809 [1/1] (0.00ns)   --->   "%conv_input_addr_79 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_79" [conv/conv_1.cpp:26]   --->   Operation 2809 'getelementptr' 'conv_input_addr_79' <Predicate = (!icmp_ln21_79)> <Delay = 0.00>
ST_346 : Operation 2810 [2/2] (3.25ns)   --->   "%conv_input_load_79 = load float* %conv_input_addr_79, align 4" [conv/conv_1.cpp:26]   --->   Operation 2810 'load' 'conv_input_load_79' <Predicate = (!icmp_ln21_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_346 : Operation 2811 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_188) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2811 'specregionend' 'empty_163' <Predicate = (icmp_ln21_79)> <Delay = 0.00>
ST_346 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_190 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2812 'specregionbegin' 'tmp_190' <Predicate = (icmp_ln21_79)> <Delay = 0.00>
ST_346 : Operation 2813 [1/1] (1.76ns)   --->   "br label %163" [conv/conv_1.cpp:21]   --->   Operation 2813 'br' <Predicate = (icmp_ln21_79)> <Delay = 1.76>

State 347 <SV = 109> <Delay = 15.6>
ST_347 : Operation 2814 [1/1] (1.77ns)   --->   "%tmp_228 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCA6E8BE0000000, float 0x3FC7AC7360000000, float 0xBFCAC49A60000000, i2 %wc_0_26_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2814 'mux' 'tmp_228' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2815 [1/2] (3.25ns)   --->   "%conv_input_load_79 = load float* %conv_input_addr_79, align 4" [conv/conv_1.cpp:26]   --->   Operation 2815 'load' 'conv_input_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_347 : Operation 2816 [2/2] (12.3ns)   --->   "%tmp_1_26_1 = fmul float %tmp_228, %conv_input_load_79" [conv/conv_1.cpp:26]   --->   Operation 2816 'fmul' 'tmp_1_26_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 110> <Delay = 34.9>
ST_348 : Operation 2817 [1/2] (12.3ns)   --->   "%tmp_1_26_1 = fmul float %tmp_228, %conv_input_load_79" [conv/conv_1.cpp:26]   --->   Operation 2817 'fmul' 'tmp_1_26_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2818 [2/2] (22.5ns)   --->   "%w_sum_3_26_1 = fadd float %w_sum_1_26_1, %tmp_1_26_1" [conv/conv_1.cpp:26]   --->   Operation 2818 'fadd' 'w_sum_3_26_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 111> <Delay = 22.5>
ST_349 : Operation 2819 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2819 'specloopname' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 2820 [1/2] (22.5ns)   --->   "%w_sum_3_26_1 = fadd float %w_sum_1_26_1, %tmp_1_26_1" [conv/conv_1.cpp:26]   --->   Operation 2820 'fadd' 'w_sum_3_26_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 2821 [1/1] (0.00ns)   --->   "br label %161" [conv/conv_1.cpp:21]   --->   Operation 2821 'br' <Predicate = true> <Delay = 0.00>

State 350 <SV = 109> <Delay = 22.5>
ST_350 : Operation 2822 [1/1] (0.00ns)   --->   "%w_sum_1_26_2 = phi float [ %w_sum_1_26_1, %W_Row_Loop79 ], [ %w_sum_3_26_2, %164 ]" [conv/conv_1.cpp:26]   --->   Operation 2822 'phi' 'w_sum_1_26_2' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2823 [1/1] (0.00ns)   --->   "%wc_0_26_2 = phi i2 [ 0, %W_Row_Loop79 ], [ %add_ln21_80, %164 ]" [conv/conv_1.cpp:21]   --->   Operation 2823 'phi' 'wc_0_26_2' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln21_80 = zext i2 %wc_0_26_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2824 'zext' 'zext_ln21_80' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2825 [1/1] (0.95ns)   --->   "%icmp_ln21_80 = icmp eq i2 %wc_0_26_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2825 'icmp' 'icmp_ln21_80' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2826 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2826 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2827 [1/1] (1.56ns)   --->   "%add_ln21_80 = add i2 %wc_0_26_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2827 'add' 'add_ln21_80' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2828 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_80, label %W_Row_Loop80, label %164" [conv/conv_1.cpp:21]   --->   Operation 2828 'br' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2829 [1/1] (1.78ns)   --->   "%add_ln26_81 = add i5 %zext_ln21_80, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2829 'add' 'add_ln26_81' <Predicate = (!icmp_ln21_80)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i5 %add_ln26_81 to i11" [conv/conv_1.cpp:26]   --->   Operation 2830 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln21_80)> <Delay = 0.00>
ST_350 : Operation 2831 [1/1] (1.63ns)   --->   "%add_ln26_178 = add i11 %sub_ln26_2, %zext_ln26_86" [conv/conv_1.cpp:26]   --->   Operation 2831 'add' 'add_ln26_178' <Predicate = (!icmp_ln21_80)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln26_80 = sext i11 %add_ln26_178 to i64" [conv/conv_1.cpp:26]   --->   Operation 2832 'sext' 'sext_ln26_80' <Predicate = (!icmp_ln21_80)> <Delay = 0.00>
ST_350 : Operation 2833 [1/1] (0.00ns)   --->   "%conv_input_addr_80 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_80" [conv/conv_1.cpp:26]   --->   Operation 2833 'getelementptr' 'conv_input_addr_80' <Predicate = (!icmp_ln21_80)> <Delay = 0.00>
ST_350 : Operation 2834 [2/2] (3.25ns)   --->   "%conv_input_load_80 = load float* %conv_input_addr_80, align 4" [conv/conv_1.cpp:26]   --->   Operation 2834 'load' 'conv_input_load_80' <Predicate = (!icmp_ln21_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_350 : Operation 2835 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_26_2, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 2835 'fadd' 'w_sum_26' <Predicate = (icmp_ln21_80)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2836 'specregionbegin' 'tmp_192' <Predicate = (icmp_ln21_80)> <Delay = 0.00>

State 351 <SV = 110> <Delay = 15.6>
ST_351 : Operation 2837 [1/1] (1.77ns)   --->   "%tmp_231 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA6F5F3A0000000, float 0xBFD64195E0000000, float 0xBFC8A95820000000, i2 %wc_0_26_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2837 'mux' 'tmp_231' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 2838 [1/2] (3.25ns)   --->   "%conv_input_load_80 = load float* %conv_input_addr_80, align 4" [conv/conv_1.cpp:26]   --->   Operation 2838 'load' 'conv_input_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_351 : Operation 2839 [2/2] (12.3ns)   --->   "%tmp_1_26_2 = fmul float %tmp_231, %conv_input_load_80" [conv/conv_1.cpp:26]   --->   Operation 2839 'fmul' 'tmp_1_26_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 111> <Delay = 34.9>
ST_352 : Operation 2840 [1/2] (12.3ns)   --->   "%tmp_1_26_2 = fmul float %tmp_231, %conv_input_load_80" [conv/conv_1.cpp:26]   --->   Operation 2840 'fmul' 'tmp_1_26_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 2841 [2/2] (22.5ns)   --->   "%w_sum_3_26_2 = fadd float %w_sum_1_26_2, %tmp_1_26_2" [conv/conv_1.cpp:26]   --->   Operation 2841 'fadd' 'w_sum_3_26_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 112> <Delay = 22.5>
ST_353 : Operation 2842 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2842 'specloopname' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 2843 [1/2] (22.5ns)   --->   "%w_sum_3_26_2 = fadd float %w_sum_1_26_2, %tmp_1_26_2" [conv/conv_1.cpp:26]   --->   Operation 2843 'fadd' 'w_sum_3_26_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 2844 [1/1] (0.00ns)   --->   "br label %163" [conv/conv_1.cpp:21]   --->   Operation 2844 'br' <Predicate = true> <Delay = 0.00>

State 354 <SV = 110> <Delay = 33.5>
ST_354 : Operation 2845 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_190) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2845 'specregionend' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2846 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_1_26_2, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 2846 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2847 [1/1] (0.00ns)   --->   "%bitcast_ln34_26 = bitcast float %w_sum_26 to i32" [conv/conv_1.cpp:34]   --->   Operation 2847 'bitcast' 'bitcast_ln34_26' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_229 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_26, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2848 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln34_26 = trunc i32 %bitcast_ln34_26 to i23" [conv/conv_1.cpp:34]   --->   Operation 2849 'trunc' 'trunc_ln34_26' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 2850 [1/1] (1.55ns)   --->   "%icmp_ln34_52 = icmp ne i8 %tmp_229, -1" [conv/conv_1.cpp:34]   --->   Operation 2850 'icmp' 'icmp_ln34_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2851 [1/1] (2.44ns)   --->   "%icmp_ln34_53 = icmp eq i23 %trunc_ln34_26, 0" [conv/conv_1.cpp:34]   --->   Operation 2851 'icmp' 'icmp_ln34_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%or_ln34_26 = or i1 %icmp_ln34_53, %icmp_ln34_52" [conv/conv_1.cpp:34]   --->   Operation 2852 'or' 'or_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2853 [1/1] (6.78ns)   --->   "%tmp_230 = fcmp ogt float %w_sum_26, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2853 'fcmp' 'tmp_230' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%and_ln34_26 = and i1 %or_ln34_26, %tmp_230" [conv/conv_1.cpp:34]   --->   Operation 2854 'and' 'and_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 2855 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_26 = select i1 %and_ln34_26, float %w_sum_26, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2855 'select' 'select_ln34_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_354 : Operation 2856 [1/1] (3.25ns)   --->   "store float %select_ln34_26, float* %conv_out_addr_26, align 4" [conv/conv_1.cpp:35]   --->   Operation 2856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_354 : Operation 2857 [1/1] (1.76ns)   --->   "br label %165" [conv/conv_1.cpp:21]   --->   Operation 2857 'br' <Predicate = true> <Delay = 1.76>

State 355 <SV = 111> <Delay = 6.67>
ST_355 : Operation 2858 [1/1] (0.00ns)   --->   "%w_sum_1_27_0 = phi float [ 0.000000e+00, %W_Row_Loop80 ], [ %w_sum_3_26, %166 ]" [conv/conv_1.cpp:26]   --->   Operation 2858 'phi' 'w_sum_1_27_0' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2859 [1/1] (0.00ns)   --->   "%wc_0_27_0 = phi i2 [ 0, %W_Row_Loop80 ], [ %add_ln21_81, %166 ]" [conv/conv_1.cpp:21]   --->   Operation 2859 'phi' 'wc_0_27_0' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln21_81 = zext i2 %wc_0_27_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2860 'zext' 'zext_ln21_81' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2861 [1/1] (0.95ns)   --->   "%icmp_ln21_81 = icmp eq i2 %wc_0_27_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2861 'icmp' 'icmp_ln21_81' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2862 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2862 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2863 [1/1] (1.56ns)   --->   "%add_ln21_81 = add i2 %wc_0_27_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2863 'add' 'add_ln21_81' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2864 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_81, label %W_Row_Loop81, label %166" [conv/conv_1.cpp:21]   --->   Operation 2864 'br' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2865 [1/1] (1.78ns)   --->   "%add_ln26_82 = add i5 %zext_ln21_81, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2865 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_81)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i5 %add_ln26_82 to i11" [conv/conv_1.cpp:26]   --->   Operation 2866 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln21_81)> <Delay = 0.00>
ST_355 : Operation 2867 [1/1] (1.63ns)   --->   "%add_ln26_179 = add i11 %sub_ln26, %zext_ln26_87" [conv/conv_1.cpp:26]   --->   Operation 2867 'add' 'add_ln26_179' <Predicate = (!icmp_ln21_81)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln26_81 = sext i11 %add_ln26_179 to i64" [conv/conv_1.cpp:26]   --->   Operation 2868 'sext' 'sext_ln26_81' <Predicate = (!icmp_ln21_81)> <Delay = 0.00>
ST_355 : Operation 2869 [1/1] (0.00ns)   --->   "%conv_input_addr_81 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 2869 'getelementptr' 'conv_input_addr_81' <Predicate = (!icmp_ln21_81)> <Delay = 0.00>
ST_355 : Operation 2870 [2/2] (3.25ns)   --->   "%conv_input_load_81 = load float* %conv_input_addr_81, align 4" [conv/conv_1.cpp:26]   --->   Operation 2870 'load' 'conv_input_load_81' <Predicate = (!icmp_ln21_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_355 : Operation 2871 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_192) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2871 'specregionend' 'empty_167' <Predicate = (icmp_ln21_81)> <Delay = 0.00>
ST_355 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_194 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2872 'specregionbegin' 'tmp_194' <Predicate = (icmp_ln21_81)> <Delay = 0.00>
ST_355 : Operation 2873 [1/1] (1.76ns)   --->   "br label %167" [conv/conv_1.cpp:21]   --->   Operation 2873 'br' <Predicate = (icmp_ln21_81)> <Delay = 1.76>

State 356 <SV = 112> <Delay = 15.6>
ST_356 : Operation 2874 [1/1] (1.77ns)   --->   "%tmp_232 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD21D7BE0000000, float 0xBFC2EF8B20000000, float 0xBFCBF7BCA0000000, i2 %wc_0_27_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2874 'mux' 'tmp_232' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2875 [1/2] (3.25ns)   --->   "%conv_input_load_81 = load float* %conv_input_addr_81, align 4" [conv/conv_1.cpp:26]   --->   Operation 2875 'load' 'conv_input_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_356 : Operation 2876 [2/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %tmp_232, %conv_input_load_81" [conv/conv_1.cpp:26]   --->   Operation 2876 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 113> <Delay = 34.9>
ST_357 : Operation 2877 [1/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %tmp_232, %conv_input_load_81" [conv/conv_1.cpp:26]   --->   Operation 2877 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2878 [2/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_1_27_0, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2878 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 114> <Delay = 22.5>
ST_358 : Operation 2879 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2879 'specloopname' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 2880 [1/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_1_27_0, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2880 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 2881 [1/1] (0.00ns)   --->   "br label %165" [conv/conv_1.cpp:21]   --->   Operation 2881 'br' <Predicate = true> <Delay = 0.00>

State 359 <SV = 112> <Delay = 6.67>
ST_359 : Operation 2882 [1/1] (0.00ns)   --->   "%w_sum_1_27_1 = phi float [ %w_sum_1_27_0, %W_Row_Loop81 ], [ %w_sum_3_27_1, %168 ]" [conv/conv_1.cpp:26]   --->   Operation 2882 'phi' 'w_sum_1_27_1' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2883 [1/1] (0.00ns)   --->   "%wc_0_27_1 = phi i2 [ 0, %W_Row_Loop81 ], [ %add_ln21_82, %168 ]" [conv/conv_1.cpp:21]   --->   Operation 2883 'phi' 'wc_0_27_1' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln21_82 = zext i2 %wc_0_27_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2884 'zext' 'zext_ln21_82' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2885 [1/1] (0.95ns)   --->   "%icmp_ln21_82 = icmp eq i2 %wc_0_27_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2885 'icmp' 'icmp_ln21_82' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2886 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2886 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2887 [1/1] (1.56ns)   --->   "%add_ln21_82 = add i2 %wc_0_27_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2887 'add' 'add_ln21_82' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2888 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_82, label %W_Row_Loop82, label %168" [conv/conv_1.cpp:21]   --->   Operation 2888 'br' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2889 [1/1] (1.78ns)   --->   "%add_ln26_83 = add i5 %zext_ln21_82, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2889 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_82)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i5 %add_ln26_83 to i11" [conv/conv_1.cpp:26]   --->   Operation 2890 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln21_82)> <Delay = 0.00>
ST_359 : Operation 2891 [1/1] (1.63ns)   --->   "%add_ln26_180 = add i11 %sub_ln26_1, %zext_ln26_88" [conv/conv_1.cpp:26]   --->   Operation 2891 'add' 'add_ln26_180' <Predicate = (!icmp_ln21_82)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln26_82 = sext i11 %add_ln26_180 to i64" [conv/conv_1.cpp:26]   --->   Operation 2892 'sext' 'sext_ln26_82' <Predicate = (!icmp_ln21_82)> <Delay = 0.00>
ST_359 : Operation 2893 [1/1] (0.00ns)   --->   "%conv_input_addr_82 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_82" [conv/conv_1.cpp:26]   --->   Operation 2893 'getelementptr' 'conv_input_addr_82' <Predicate = (!icmp_ln21_82)> <Delay = 0.00>
ST_359 : Operation 2894 [2/2] (3.25ns)   --->   "%conv_input_load_82 = load float* %conv_input_addr_82, align 4" [conv/conv_1.cpp:26]   --->   Operation 2894 'load' 'conv_input_load_82' <Predicate = (!icmp_ln21_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_359 : Operation 2895 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_194) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2895 'specregionend' 'empty_169' <Predicate = (icmp_ln21_82)> <Delay = 0.00>
ST_359 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_196 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2896 'specregionbegin' 'tmp_196' <Predicate = (icmp_ln21_82)> <Delay = 0.00>
ST_359 : Operation 2897 [1/1] (1.76ns)   --->   "br label %169" [conv/conv_1.cpp:21]   --->   Operation 2897 'br' <Predicate = (icmp_ln21_82)> <Delay = 1.76>

State 360 <SV = 113> <Delay = 15.6>
ST_360 : Operation 2898 [1/1] (1.77ns)   --->   "%tmp_233 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD3FBED00000000, float 0xBFE95D0D60000000, float 0x3FC7EA2440000000, i2 %wc_0_27_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2898 'mux' 'tmp_233' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2899 [1/2] (3.25ns)   --->   "%conv_input_load_82 = load float* %conv_input_addr_82, align 4" [conv/conv_1.cpp:26]   --->   Operation 2899 'load' 'conv_input_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_360 : Operation 2900 [2/2] (12.3ns)   --->   "%tmp_1_27_1 = fmul float %tmp_233, %conv_input_load_82" [conv/conv_1.cpp:26]   --->   Operation 2900 'fmul' 'tmp_1_27_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 114> <Delay = 34.9>
ST_361 : Operation 2901 [1/2] (12.3ns)   --->   "%tmp_1_27_1 = fmul float %tmp_233, %conv_input_load_82" [conv/conv_1.cpp:26]   --->   Operation 2901 'fmul' 'tmp_1_27_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 2902 [2/2] (22.5ns)   --->   "%w_sum_3_27_1 = fadd float %w_sum_1_27_1, %tmp_1_27_1" [conv/conv_1.cpp:26]   --->   Operation 2902 'fadd' 'w_sum_3_27_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 115> <Delay = 22.5>
ST_362 : Operation 2903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2903 'specloopname' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2904 [1/2] (22.5ns)   --->   "%w_sum_3_27_1 = fadd float %w_sum_1_27_1, %tmp_1_27_1" [conv/conv_1.cpp:26]   --->   Operation 2904 'fadd' 'w_sum_3_27_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 2905 [1/1] (0.00ns)   --->   "br label %167" [conv/conv_1.cpp:21]   --->   Operation 2905 'br' <Predicate = true> <Delay = 0.00>

State 363 <SV = 113> <Delay = 22.5>
ST_363 : Operation 2906 [1/1] (0.00ns)   --->   "%w_sum_1_27_2 = phi float [ %w_sum_1_27_1, %W_Row_Loop82 ], [ %w_sum_3_27_2, %170 ]" [conv/conv_1.cpp:26]   --->   Operation 2906 'phi' 'w_sum_1_27_2' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2907 [1/1] (0.00ns)   --->   "%wc_0_27_2 = phi i2 [ 0, %W_Row_Loop82 ], [ %add_ln21_83, %170 ]" [conv/conv_1.cpp:21]   --->   Operation 2907 'phi' 'wc_0_27_2' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln21_83 = zext i2 %wc_0_27_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2908 'zext' 'zext_ln21_83' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2909 [1/1] (0.95ns)   --->   "%icmp_ln21_83 = icmp eq i2 %wc_0_27_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2909 'icmp' 'icmp_ln21_83' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2910 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2910 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2911 [1/1] (1.56ns)   --->   "%add_ln21_83 = add i2 %wc_0_27_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2911 'add' 'add_ln21_83' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2912 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_83, label %W_Row_Loop83, label %170" [conv/conv_1.cpp:21]   --->   Operation 2912 'br' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2913 [1/1] (1.78ns)   --->   "%add_ln26_84 = add i5 %zext_ln21_83, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2913 'add' 'add_ln26_84' <Predicate = (!icmp_ln21_83)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i5 %add_ln26_84 to i11" [conv/conv_1.cpp:26]   --->   Operation 2914 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln21_83)> <Delay = 0.00>
ST_363 : Operation 2915 [1/1] (1.63ns)   --->   "%add_ln26_181 = add i11 %sub_ln26_2, %zext_ln26_89" [conv/conv_1.cpp:26]   --->   Operation 2915 'add' 'add_ln26_181' <Predicate = (!icmp_ln21_83)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln26_83 = sext i11 %add_ln26_181 to i64" [conv/conv_1.cpp:26]   --->   Operation 2916 'sext' 'sext_ln26_83' <Predicate = (!icmp_ln21_83)> <Delay = 0.00>
ST_363 : Operation 2917 [1/1] (0.00ns)   --->   "%conv_input_addr_83 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_83" [conv/conv_1.cpp:26]   --->   Operation 2917 'getelementptr' 'conv_input_addr_83' <Predicate = (!icmp_ln21_83)> <Delay = 0.00>
ST_363 : Operation 2918 [2/2] (3.25ns)   --->   "%conv_input_load_83 = load float* %conv_input_addr_83, align 4" [conv/conv_1.cpp:26]   --->   Operation 2918 'load' 'conv_input_load_83' <Predicate = (!icmp_ln21_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_363 : Operation 2919 [2/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_1_27_2, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2919 'fadd' 'w_sum_27' <Predicate = (icmp_ln21_83)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2920 'specregionbegin' 'tmp_198' <Predicate = (icmp_ln21_83)> <Delay = 0.00>

State 364 <SV = 114> <Delay = 15.6>
ST_364 : Operation 2921 [1/1] (1.77ns)   --->   "%tmp_236 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC4687920000000, float 0xBFD7529DC0000000, float 0x3FD861C0C0000000, i2 %wc_0_27_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2921 'mux' 'tmp_236' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2922 [1/2] (3.25ns)   --->   "%conv_input_load_83 = load float* %conv_input_addr_83, align 4" [conv/conv_1.cpp:26]   --->   Operation 2922 'load' 'conv_input_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_364 : Operation 2923 [2/2] (12.3ns)   --->   "%tmp_1_27_2 = fmul float %tmp_236, %conv_input_load_83" [conv/conv_1.cpp:26]   --->   Operation 2923 'fmul' 'tmp_1_27_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 115> <Delay = 34.9>
ST_365 : Operation 2924 [1/2] (12.3ns)   --->   "%tmp_1_27_2 = fmul float %tmp_236, %conv_input_load_83" [conv/conv_1.cpp:26]   --->   Operation 2924 'fmul' 'tmp_1_27_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 2925 [2/2] (22.5ns)   --->   "%w_sum_3_27_2 = fadd float %w_sum_1_27_2, %tmp_1_27_2" [conv/conv_1.cpp:26]   --->   Operation 2925 'fadd' 'w_sum_3_27_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 116> <Delay = 22.5>
ST_366 : Operation 2926 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2926 'specloopname' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2927 [1/2] (22.5ns)   --->   "%w_sum_3_27_2 = fadd float %w_sum_1_27_2, %tmp_1_27_2" [conv/conv_1.cpp:26]   --->   Operation 2927 'fadd' 'w_sum_3_27_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 2928 [1/1] (0.00ns)   --->   "br label %169" [conv/conv_1.cpp:21]   --->   Operation 2928 'br' <Predicate = true> <Delay = 0.00>

State 367 <SV = 114> <Delay = 33.5>
ST_367 : Operation 2929 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_196) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2929 'specregionend' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2930 [1/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_1_27_2, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2930 'fadd' 'w_sum_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2931 [1/1] (0.00ns)   --->   "%bitcast_ln34_27 = bitcast float %w_sum_27 to i32" [conv/conv_1.cpp:34]   --->   Operation 2931 'bitcast' 'bitcast_ln34_27' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_234 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_27, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2932 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2933 [1/1] (0.00ns)   --->   "%trunc_ln34_27 = trunc i32 %bitcast_ln34_27 to i23" [conv/conv_1.cpp:34]   --->   Operation 2933 'trunc' 'trunc_ln34_27' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2934 [1/1] (1.55ns)   --->   "%icmp_ln34_54 = icmp ne i8 %tmp_234, -1" [conv/conv_1.cpp:34]   --->   Operation 2934 'icmp' 'icmp_ln34_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2935 [1/1] (2.44ns)   --->   "%icmp_ln34_55 = icmp eq i23 %trunc_ln34_27, 0" [conv/conv_1.cpp:34]   --->   Operation 2935 'icmp' 'icmp_ln34_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%or_ln34_27 = or i1 %icmp_ln34_55, %icmp_ln34_54" [conv/conv_1.cpp:34]   --->   Operation 2936 'or' 'or_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2937 [1/1] (6.78ns)   --->   "%tmp_235 = fcmp ogt float %w_sum_27, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2937 'fcmp' 'tmp_235' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%and_ln34_27 = and i1 %or_ln34_27, %tmp_235" [conv/conv_1.cpp:34]   --->   Operation 2938 'and' 'and_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2939 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_27 = select i1 %and_ln34_27, float %w_sum_27, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2939 'select' 'select_ln34_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_367 : Operation 2940 [1/1] (3.25ns)   --->   "store float %select_ln34_27, float* %conv_out_addr_27, align 4" [conv/conv_1.cpp:35]   --->   Operation 2940 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_367 : Operation 2941 [1/1] (1.76ns)   --->   "br label %171" [conv/conv_1.cpp:21]   --->   Operation 2941 'br' <Predicate = true> <Delay = 1.76>

State 368 <SV = 115> <Delay = 6.67>
ST_368 : Operation 2942 [1/1] (0.00ns)   --->   "%w_sum_1_28_0 = phi float [ 0.000000e+00, %W_Row_Loop83 ], [ %w_sum_3_27, %172 ]" [conv/conv_1.cpp:26]   --->   Operation 2942 'phi' 'w_sum_1_28_0' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2943 [1/1] (0.00ns)   --->   "%wc_0_28_0 = phi i2 [ 0, %W_Row_Loop83 ], [ %add_ln21_84, %172 ]" [conv/conv_1.cpp:21]   --->   Operation 2943 'phi' 'wc_0_28_0' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln21_84 = zext i2 %wc_0_28_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 2944 'zext' 'zext_ln21_84' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2945 [1/1] (0.95ns)   --->   "%icmp_ln21_84 = icmp eq i2 %wc_0_28_0, -1" [conv/conv_1.cpp:21]   --->   Operation 2945 'icmp' 'icmp_ln21_84' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2946 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2946 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2947 [1/1] (1.56ns)   --->   "%add_ln21_84 = add i2 %wc_0_28_0, 1" [conv/conv_1.cpp:21]   --->   Operation 2947 'add' 'add_ln21_84' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2948 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_84, label %W_Row_Loop84, label %172" [conv/conv_1.cpp:21]   --->   Operation 2948 'br' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 2949 [1/1] (1.78ns)   --->   "%add_ln26_85 = add i5 %zext_ln21_84, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2949 'add' 'add_ln26_85' <Predicate = (!icmp_ln21_84)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i5 %add_ln26_85 to i11" [conv/conv_1.cpp:26]   --->   Operation 2950 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln21_84)> <Delay = 0.00>
ST_368 : Operation 2951 [1/1] (1.63ns)   --->   "%add_ln26_182 = add i11 %sub_ln26, %zext_ln26_90" [conv/conv_1.cpp:26]   --->   Operation 2951 'add' 'add_ln26_182' <Predicate = (!icmp_ln21_84)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln26_84 = sext i11 %add_ln26_182 to i64" [conv/conv_1.cpp:26]   --->   Operation 2952 'sext' 'sext_ln26_84' <Predicate = (!icmp_ln21_84)> <Delay = 0.00>
ST_368 : Operation 2953 [1/1] (0.00ns)   --->   "%conv_input_addr_84 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_84" [conv/conv_1.cpp:26]   --->   Operation 2953 'getelementptr' 'conv_input_addr_84' <Predicate = (!icmp_ln21_84)> <Delay = 0.00>
ST_368 : Operation 2954 [2/2] (3.25ns)   --->   "%conv_input_load_84 = load float* %conv_input_addr_84, align 4" [conv/conv_1.cpp:26]   --->   Operation 2954 'load' 'conv_input_load_84' <Predicate = (!icmp_ln21_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_368 : Operation 2955 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_198) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2955 'specregionend' 'empty_173' <Predicate = (icmp_ln21_84)> <Delay = 0.00>
ST_368 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2956 'specregionbegin' 'tmp_200' <Predicate = (icmp_ln21_84)> <Delay = 0.00>
ST_368 : Operation 2957 [1/1] (1.76ns)   --->   "br label %173" [conv/conv_1.cpp:21]   --->   Operation 2957 'br' <Predicate = (icmp_ln21_84)> <Delay = 1.76>

State 369 <SV = 116> <Delay = 15.6>
ST_369 : Operation 2958 [1/1] (1.77ns)   --->   "%tmp_237 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA2E00B20000000, float 0x3FB45B04E0000000, float 0xBF90098C20000000, i2 %wc_0_28_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2958 'mux' 'tmp_237' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 2959 [1/2] (3.25ns)   --->   "%conv_input_load_84 = load float* %conv_input_addr_84, align 4" [conv/conv_1.cpp:26]   --->   Operation 2959 'load' 'conv_input_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_369 : Operation 2960 [2/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %tmp_237, %conv_input_load_84" [conv/conv_1.cpp:26]   --->   Operation 2960 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 117> <Delay = 34.9>
ST_370 : Operation 2961 [1/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %tmp_237, %conv_input_load_84" [conv/conv_1.cpp:26]   --->   Operation 2961 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 2962 [2/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_1_28_0, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2962 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 118> <Delay = 22.5>
ST_371 : Operation 2963 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2963 'specloopname' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 2964 [1/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_1_28_0, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2964 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 2965 [1/1] (0.00ns)   --->   "br label %171" [conv/conv_1.cpp:21]   --->   Operation 2965 'br' <Predicate = true> <Delay = 0.00>

State 372 <SV = 116> <Delay = 6.67>
ST_372 : Operation 2966 [1/1] (0.00ns)   --->   "%w_sum_1_28_1 = phi float [ %w_sum_1_28_0, %W_Row_Loop84 ], [ %w_sum_3_28_1, %174 ]" [conv/conv_1.cpp:26]   --->   Operation 2966 'phi' 'w_sum_1_28_1' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2967 [1/1] (0.00ns)   --->   "%wc_0_28_1 = phi i2 [ 0, %W_Row_Loop84 ], [ %add_ln21_85, %174 ]" [conv/conv_1.cpp:21]   --->   Operation 2967 'phi' 'wc_0_28_1' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln21_85 = zext i2 %wc_0_28_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 2968 'zext' 'zext_ln21_85' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2969 [1/1] (0.95ns)   --->   "%icmp_ln21_85 = icmp eq i2 %wc_0_28_1, -1" [conv/conv_1.cpp:21]   --->   Operation 2969 'icmp' 'icmp_ln21_85' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 2970 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2970 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2971 [1/1] (1.56ns)   --->   "%add_ln21_85 = add i2 %wc_0_28_1, 1" [conv/conv_1.cpp:21]   --->   Operation 2971 'add' 'add_ln21_85' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 2972 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_85, label %W_Row_Loop85, label %174" [conv/conv_1.cpp:21]   --->   Operation 2972 'br' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 2973 [1/1] (1.78ns)   --->   "%add_ln26_86 = add i5 %zext_ln21_85, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2973 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_85)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i5 %add_ln26_86 to i11" [conv/conv_1.cpp:26]   --->   Operation 2974 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln21_85)> <Delay = 0.00>
ST_372 : Operation 2975 [1/1] (1.63ns)   --->   "%add_ln26_183 = add i11 %sub_ln26_1, %zext_ln26_91" [conv/conv_1.cpp:26]   --->   Operation 2975 'add' 'add_ln26_183' <Predicate = (!icmp_ln21_85)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln26_85 = sext i11 %add_ln26_183 to i64" [conv/conv_1.cpp:26]   --->   Operation 2976 'sext' 'sext_ln26_85' <Predicate = (!icmp_ln21_85)> <Delay = 0.00>
ST_372 : Operation 2977 [1/1] (0.00ns)   --->   "%conv_input_addr_85 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_85" [conv/conv_1.cpp:26]   --->   Operation 2977 'getelementptr' 'conv_input_addr_85' <Predicate = (!icmp_ln21_85)> <Delay = 0.00>
ST_372 : Operation 2978 [2/2] (3.25ns)   --->   "%conv_input_load_85 = load float* %conv_input_addr_85, align 4" [conv/conv_1.cpp:26]   --->   Operation 2978 'load' 'conv_input_load_85' <Predicate = (!icmp_ln21_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_372 : Operation 2979 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_200) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2979 'specregionend' 'empty_175' <Predicate = (icmp_ln21_85)> <Delay = 0.00>
ST_372 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2980 'specregionbegin' 'tmp_202' <Predicate = (icmp_ln21_85)> <Delay = 0.00>
ST_372 : Operation 2981 [1/1] (1.76ns)   --->   "br label %175" [conv/conv_1.cpp:21]   --->   Operation 2981 'br' <Predicate = (icmp_ln21_85)> <Delay = 1.76>

State 373 <SV = 117> <Delay = 15.6>
ST_373 : Operation 2982 [1/1] (1.77ns)   --->   "%tmp_238 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA27A6160000000, float 0x3FA7E1DF60000000, float 0x3FAF4723C0000000, i2 %wc_0_28_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2982 'mux' 'tmp_238' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 2983 [1/2] (3.25ns)   --->   "%conv_input_load_85 = load float* %conv_input_addr_85, align 4" [conv/conv_1.cpp:26]   --->   Operation 2983 'load' 'conv_input_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_373 : Operation 2984 [2/2] (12.3ns)   --->   "%tmp_1_28_1 = fmul float %tmp_238, %conv_input_load_85" [conv/conv_1.cpp:26]   --->   Operation 2984 'fmul' 'tmp_1_28_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 118> <Delay = 34.9>
ST_374 : Operation 2985 [1/2] (12.3ns)   --->   "%tmp_1_28_1 = fmul float %tmp_238, %conv_input_load_85" [conv/conv_1.cpp:26]   --->   Operation 2985 'fmul' 'tmp_1_28_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 2986 [2/2] (22.5ns)   --->   "%w_sum_3_28_1 = fadd float %w_sum_1_28_1, %tmp_1_28_1" [conv/conv_1.cpp:26]   --->   Operation 2986 'fadd' 'w_sum_3_28_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 119> <Delay = 22.5>
ST_375 : Operation 2987 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 2987 'specloopname' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 2988 [1/2] (22.5ns)   --->   "%w_sum_3_28_1 = fadd float %w_sum_1_28_1, %tmp_1_28_1" [conv/conv_1.cpp:26]   --->   Operation 2988 'fadd' 'w_sum_3_28_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 2989 [1/1] (0.00ns)   --->   "br label %173" [conv/conv_1.cpp:21]   --->   Operation 2989 'br' <Predicate = true> <Delay = 0.00>

State 376 <SV = 117> <Delay = 22.5>
ST_376 : Operation 2990 [1/1] (0.00ns)   --->   "%w_sum_1_28_2 = phi float [ %w_sum_1_28_1, %W_Row_Loop85 ], [ %w_sum_3_28_2, %176 ]" [conv/conv_1.cpp:26]   --->   Operation 2990 'phi' 'w_sum_1_28_2' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2991 [1/1] (0.00ns)   --->   "%wc_0_28_2 = phi i2 [ 0, %W_Row_Loop85 ], [ %add_ln21_86, %176 ]" [conv/conv_1.cpp:21]   --->   Operation 2991 'phi' 'wc_0_28_2' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln21_86 = zext i2 %wc_0_28_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 2992 'zext' 'zext_ln21_86' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2993 [1/1] (0.95ns)   --->   "%icmp_ln21_86 = icmp eq i2 %wc_0_28_2, -1" [conv/conv_1.cpp:21]   --->   Operation 2993 'icmp' 'icmp_ln21_86' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2994 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2994 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2995 [1/1] (1.56ns)   --->   "%add_ln21_86 = add i2 %wc_0_28_2, 1" [conv/conv_1.cpp:21]   --->   Operation 2995 'add' 'add_ln21_86' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2996 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_86, label %W_Row_Loop86, label %176" [conv/conv_1.cpp:21]   --->   Operation 2996 'br' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 2997 [1/1] (1.78ns)   --->   "%add_ln26_87 = add i5 %zext_ln21_86, %c_0" [conv/conv_1.cpp:26]   --->   Operation 2997 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i5 %add_ln26_87 to i11" [conv/conv_1.cpp:26]   --->   Operation 2998 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln21_86)> <Delay = 0.00>
ST_376 : Operation 2999 [1/1] (1.63ns)   --->   "%add_ln26_184 = add i11 %sub_ln26_2, %zext_ln26_92" [conv/conv_1.cpp:26]   --->   Operation 2999 'add' 'add_ln26_184' <Predicate = (!icmp_ln21_86)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln26_86 = sext i11 %add_ln26_184 to i64" [conv/conv_1.cpp:26]   --->   Operation 3000 'sext' 'sext_ln26_86' <Predicate = (!icmp_ln21_86)> <Delay = 0.00>
ST_376 : Operation 3001 [1/1] (0.00ns)   --->   "%conv_input_addr_86 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_86" [conv/conv_1.cpp:26]   --->   Operation 3001 'getelementptr' 'conv_input_addr_86' <Predicate = (!icmp_ln21_86)> <Delay = 0.00>
ST_376 : Operation 3002 [2/2] (3.25ns)   --->   "%conv_input_load_86 = load float* %conv_input_addr_86, align 4" [conv/conv_1.cpp:26]   --->   Operation 3002 'load' 'conv_input_load_86' <Predicate = (!icmp_ln21_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_376 : Operation 3003 [2/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_1_28_2, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 3003 'fadd' 'w_sum_28' <Predicate = (icmp_ln21_86)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_204 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3004 'specregionbegin' 'tmp_204' <Predicate = (icmp_ln21_86)> <Delay = 0.00>

State 377 <SV = 118> <Delay = 15.6>
ST_377 : Operation 3005 [1/1] (1.77ns)   --->   "%tmp_241 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB9295700000000, float 0x3FC1DBB900000000, float 0xBF918756E0000000, i2 %wc_0_28_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3005 'mux' 'tmp_241' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3006 [1/2] (3.25ns)   --->   "%conv_input_load_86 = load float* %conv_input_addr_86, align 4" [conv/conv_1.cpp:26]   --->   Operation 3006 'load' 'conv_input_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_377 : Operation 3007 [2/2] (12.3ns)   --->   "%tmp_1_28_2 = fmul float %tmp_241, %conv_input_load_86" [conv/conv_1.cpp:26]   --->   Operation 3007 'fmul' 'tmp_1_28_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 119> <Delay = 34.9>
ST_378 : Operation 3008 [1/2] (12.3ns)   --->   "%tmp_1_28_2 = fmul float %tmp_241, %conv_input_load_86" [conv/conv_1.cpp:26]   --->   Operation 3008 'fmul' 'tmp_1_28_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3009 [2/2] (22.5ns)   --->   "%w_sum_3_28_2 = fadd float %w_sum_1_28_2, %tmp_1_28_2" [conv/conv_1.cpp:26]   --->   Operation 3009 'fadd' 'w_sum_3_28_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 120> <Delay = 22.5>
ST_379 : Operation 3010 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3010 'specloopname' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3011 [1/2] (22.5ns)   --->   "%w_sum_3_28_2 = fadd float %w_sum_1_28_2, %tmp_1_28_2" [conv/conv_1.cpp:26]   --->   Operation 3011 'fadd' 'w_sum_3_28_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 3012 [1/1] (0.00ns)   --->   "br label %175" [conv/conv_1.cpp:21]   --->   Operation 3012 'br' <Predicate = true> <Delay = 0.00>

State 380 <SV = 118> <Delay = 33.5>
ST_380 : Operation 3013 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_202) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3013 'specregionend' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3014 [1/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_1_28_2, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 3014 'fadd' 'w_sum_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3015 [1/1] (0.00ns)   --->   "%bitcast_ln34_28 = bitcast float %w_sum_28 to i32" [conv/conv_1.cpp:34]   --->   Operation 3015 'bitcast' 'bitcast_ln34_28' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_239 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_28, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 3016 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3017 [1/1] (0.00ns)   --->   "%trunc_ln34_28 = trunc i32 %bitcast_ln34_28 to i23" [conv/conv_1.cpp:34]   --->   Operation 3017 'trunc' 'trunc_ln34_28' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3018 [1/1] (1.55ns)   --->   "%icmp_ln34_56 = icmp ne i8 %tmp_239, -1" [conv/conv_1.cpp:34]   --->   Operation 3018 'icmp' 'icmp_ln34_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3019 [1/1] (2.44ns)   --->   "%icmp_ln34_57 = icmp eq i23 %trunc_ln34_28, 0" [conv/conv_1.cpp:34]   --->   Operation 3019 'icmp' 'icmp_ln34_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%or_ln34_28 = or i1 %icmp_ln34_57, %icmp_ln34_56" [conv/conv_1.cpp:34]   --->   Operation 3020 'or' 'or_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3021 [1/1] (6.78ns)   --->   "%tmp_240 = fcmp ogt float %w_sum_28, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3021 'fcmp' 'tmp_240' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%and_ln34_28 = and i1 %or_ln34_28, %tmp_240" [conv/conv_1.cpp:34]   --->   Operation 3022 'and' 'and_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3023 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_28 = select i1 %and_ln34_28, float %w_sum_28, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3023 'select' 'select_ln34_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_380 : Operation 3024 [1/1] (3.25ns)   --->   "store float %select_ln34_28, float* %conv_out_addr_28, align 4" [conv/conv_1.cpp:35]   --->   Operation 3024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_380 : Operation 3025 [1/1] (1.76ns)   --->   "br label %177" [conv/conv_1.cpp:21]   --->   Operation 3025 'br' <Predicate = true> <Delay = 1.76>

State 381 <SV = 119> <Delay = 6.67>
ST_381 : Operation 3026 [1/1] (0.00ns)   --->   "%w_sum_1_29_0 = phi float [ 0.000000e+00, %W_Row_Loop86 ], [ %w_sum_3_28, %178 ]" [conv/conv_1.cpp:26]   --->   Operation 3026 'phi' 'w_sum_1_29_0' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3027 [1/1] (0.00ns)   --->   "%wc_0_29_0 = phi i2 [ 0, %W_Row_Loop86 ], [ %add_ln21_87, %178 ]" [conv/conv_1.cpp:21]   --->   Operation 3027 'phi' 'wc_0_29_0' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln21_87 = zext i2 %wc_0_29_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 3028 'zext' 'zext_ln21_87' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3029 [1/1] (0.95ns)   --->   "%icmp_ln21_87 = icmp eq i2 %wc_0_29_0, -1" [conv/conv_1.cpp:21]   --->   Operation 3029 'icmp' 'icmp_ln21_87' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3030 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3030 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3031 [1/1] (1.56ns)   --->   "%add_ln21_87 = add i2 %wc_0_29_0, 1" [conv/conv_1.cpp:21]   --->   Operation 3031 'add' 'add_ln21_87' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3032 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_87, label %W_Row_Loop87, label %178" [conv/conv_1.cpp:21]   --->   Operation 3032 'br' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3033 [1/1] (1.78ns)   --->   "%add_ln26_88 = add i5 %zext_ln21_87, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3033 'add' 'add_ln26_88' <Predicate = (!icmp_ln21_87)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i5 %add_ln26_88 to i11" [conv/conv_1.cpp:26]   --->   Operation 3034 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln21_87)> <Delay = 0.00>
ST_381 : Operation 3035 [1/1] (1.63ns)   --->   "%add_ln26_185 = add i11 %sub_ln26, %zext_ln26_93" [conv/conv_1.cpp:26]   --->   Operation 3035 'add' 'add_ln26_185' <Predicate = (!icmp_ln21_87)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln26_87 = sext i11 %add_ln26_185 to i64" [conv/conv_1.cpp:26]   --->   Operation 3036 'sext' 'sext_ln26_87' <Predicate = (!icmp_ln21_87)> <Delay = 0.00>
ST_381 : Operation 3037 [1/1] (0.00ns)   --->   "%conv_input_addr_87 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_87" [conv/conv_1.cpp:26]   --->   Operation 3037 'getelementptr' 'conv_input_addr_87' <Predicate = (!icmp_ln21_87)> <Delay = 0.00>
ST_381 : Operation 3038 [2/2] (3.25ns)   --->   "%conv_input_load_87 = load float* %conv_input_addr_87, align 4" [conv/conv_1.cpp:26]   --->   Operation 3038 'load' 'conv_input_load_87' <Predicate = (!icmp_ln21_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_381 : Operation 3039 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_204) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3039 'specregionend' 'empty_179' <Predicate = (icmp_ln21_87)> <Delay = 0.00>
ST_381 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_206 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3040 'specregionbegin' 'tmp_206' <Predicate = (icmp_ln21_87)> <Delay = 0.00>
ST_381 : Operation 3041 [1/1] (1.76ns)   --->   "br label %179" [conv/conv_1.cpp:21]   --->   Operation 3041 'br' <Predicate = (icmp_ln21_87)> <Delay = 1.76>

State 382 <SV = 120> <Delay = 15.6>
ST_382 : Operation 3042 [1/1] (1.77ns)   --->   "%tmp_242 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC8BF49C0000000, float 0xBFA53FD6E0000000, float 0xBFCB4A1920000000, i2 %wc_0_29_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3042 'mux' 'tmp_242' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3043 [1/2] (3.25ns)   --->   "%conv_input_load_87 = load float* %conv_input_addr_87, align 4" [conv/conv_1.cpp:26]   --->   Operation 3043 'load' 'conv_input_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_382 : Operation 3044 [2/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %tmp_242, %conv_input_load_87" [conv/conv_1.cpp:26]   --->   Operation 3044 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 121> <Delay = 34.9>
ST_383 : Operation 3045 [1/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %tmp_242, %conv_input_load_87" [conv/conv_1.cpp:26]   --->   Operation 3045 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 3046 [2/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_1_29_0, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 3046 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 122> <Delay = 22.5>
ST_384 : Operation 3047 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3047 'specloopname' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3048 [1/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_1_29_0, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 3048 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 3049 [1/1] (0.00ns)   --->   "br label %177" [conv/conv_1.cpp:21]   --->   Operation 3049 'br' <Predicate = true> <Delay = 0.00>

State 385 <SV = 120> <Delay = 6.67>
ST_385 : Operation 3050 [1/1] (0.00ns)   --->   "%w_sum_1_29_1 = phi float [ %w_sum_1_29_0, %W_Row_Loop87 ], [ %w_sum_3_29_1, %180 ]" [conv/conv_1.cpp:26]   --->   Operation 3050 'phi' 'w_sum_1_29_1' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3051 [1/1] (0.00ns)   --->   "%wc_0_29_1 = phi i2 [ 0, %W_Row_Loop87 ], [ %add_ln21_88, %180 ]" [conv/conv_1.cpp:21]   --->   Operation 3051 'phi' 'wc_0_29_1' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln21_88 = zext i2 %wc_0_29_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 3052 'zext' 'zext_ln21_88' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3053 [1/1] (0.95ns)   --->   "%icmp_ln21_88 = icmp eq i2 %wc_0_29_1, -1" [conv/conv_1.cpp:21]   --->   Operation 3053 'icmp' 'icmp_ln21_88' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3054 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3054 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3055 [1/1] (1.56ns)   --->   "%add_ln21_88 = add i2 %wc_0_29_1, 1" [conv/conv_1.cpp:21]   --->   Operation 3055 'add' 'add_ln21_88' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3056 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_88, label %W_Row_Loop88, label %180" [conv/conv_1.cpp:21]   --->   Operation 3056 'br' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3057 [1/1] (1.78ns)   --->   "%add_ln26_89 = add i5 %zext_ln21_88, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3057 'add' 'add_ln26_89' <Predicate = (!icmp_ln21_88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i5 %add_ln26_89 to i11" [conv/conv_1.cpp:26]   --->   Operation 3058 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln21_88)> <Delay = 0.00>
ST_385 : Operation 3059 [1/1] (1.63ns)   --->   "%add_ln26_186 = add i11 %sub_ln26_1, %zext_ln26_94" [conv/conv_1.cpp:26]   --->   Operation 3059 'add' 'add_ln26_186' <Predicate = (!icmp_ln21_88)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln26_88 = sext i11 %add_ln26_186 to i64" [conv/conv_1.cpp:26]   --->   Operation 3060 'sext' 'sext_ln26_88' <Predicate = (!icmp_ln21_88)> <Delay = 0.00>
ST_385 : Operation 3061 [1/1] (0.00ns)   --->   "%conv_input_addr_88 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_88" [conv/conv_1.cpp:26]   --->   Operation 3061 'getelementptr' 'conv_input_addr_88' <Predicate = (!icmp_ln21_88)> <Delay = 0.00>
ST_385 : Operation 3062 [2/2] (3.25ns)   --->   "%conv_input_load_88 = load float* %conv_input_addr_88, align 4" [conv/conv_1.cpp:26]   --->   Operation 3062 'load' 'conv_input_load_88' <Predicate = (!icmp_ln21_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_385 : Operation 3063 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_206) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3063 'specregionend' 'empty_181' <Predicate = (icmp_ln21_88)> <Delay = 0.00>
ST_385 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3064 'specregionbegin' 'tmp_208' <Predicate = (icmp_ln21_88)> <Delay = 0.00>
ST_385 : Operation 3065 [1/1] (1.76ns)   --->   "br label %181" [conv/conv_1.cpp:21]   --->   Operation 3065 'br' <Predicate = (icmp_ln21_88)> <Delay = 1.76>

State 386 <SV = 121> <Delay = 15.6>
ST_386 : Operation 3066 [1/1] (1.77ns)   --->   "%tmp_243 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC2187C20000000, float 0xBFAD277860000000, float 0x3FBC34CE60000000, i2 %wc_0_29_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3066 'mux' 'tmp_243' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 3067 [1/2] (3.25ns)   --->   "%conv_input_load_88 = load float* %conv_input_addr_88, align 4" [conv/conv_1.cpp:26]   --->   Operation 3067 'load' 'conv_input_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_386 : Operation 3068 [2/2] (12.3ns)   --->   "%tmp_1_29_1 = fmul float %tmp_243, %conv_input_load_88" [conv/conv_1.cpp:26]   --->   Operation 3068 'fmul' 'tmp_1_29_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 122> <Delay = 34.9>
ST_387 : Operation 3069 [1/2] (12.3ns)   --->   "%tmp_1_29_1 = fmul float %tmp_243, %conv_input_load_88" [conv/conv_1.cpp:26]   --->   Operation 3069 'fmul' 'tmp_1_29_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 3070 [2/2] (22.5ns)   --->   "%w_sum_3_29_1 = fadd float %w_sum_1_29_1, %tmp_1_29_1" [conv/conv_1.cpp:26]   --->   Operation 3070 'fadd' 'w_sum_3_29_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 123> <Delay = 22.5>
ST_388 : Operation 3071 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3071 'specloopname' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3072 [1/2] (22.5ns)   --->   "%w_sum_3_29_1 = fadd float %w_sum_1_29_1, %tmp_1_29_1" [conv/conv_1.cpp:26]   --->   Operation 3072 'fadd' 'w_sum_3_29_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 3073 [1/1] (0.00ns)   --->   "br label %179" [conv/conv_1.cpp:21]   --->   Operation 3073 'br' <Predicate = true> <Delay = 0.00>

State 389 <SV = 121> <Delay = 22.5>
ST_389 : Operation 3074 [1/1] (0.00ns)   --->   "%w_sum_1_29_2 = phi float [ %w_sum_1_29_1, %W_Row_Loop88 ], [ %w_sum_3_29_2, %182 ]" [conv/conv_1.cpp:26]   --->   Operation 3074 'phi' 'w_sum_1_29_2' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3075 [1/1] (0.00ns)   --->   "%wc_0_29_2 = phi i2 [ 0, %W_Row_Loop88 ], [ %add_ln21_89, %182 ]" [conv/conv_1.cpp:21]   --->   Operation 3075 'phi' 'wc_0_29_2' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln21_89 = zext i2 %wc_0_29_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 3076 'zext' 'zext_ln21_89' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3077 [1/1] (0.95ns)   --->   "%icmp_ln21_89 = icmp eq i2 %wc_0_29_2, -1" [conv/conv_1.cpp:21]   --->   Operation 3077 'icmp' 'icmp_ln21_89' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3078 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3078 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3079 [1/1] (1.56ns)   --->   "%add_ln21_89 = add i2 %wc_0_29_2, 1" [conv/conv_1.cpp:21]   --->   Operation 3079 'add' 'add_ln21_89' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3080 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_89, label %W_Row_Loop89, label %182" [conv/conv_1.cpp:21]   --->   Operation 3080 'br' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3081 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i5 %zext_ln21_89, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3081 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_89)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i5 %add_ln26_90 to i11" [conv/conv_1.cpp:26]   --->   Operation 3082 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln21_89)> <Delay = 0.00>
ST_389 : Operation 3083 [1/1] (1.63ns)   --->   "%add_ln26_187 = add i11 %sub_ln26_2, %zext_ln26_95" [conv/conv_1.cpp:26]   --->   Operation 3083 'add' 'add_ln26_187' <Predicate = (!icmp_ln21_89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln26_89 = sext i11 %add_ln26_187 to i64" [conv/conv_1.cpp:26]   --->   Operation 3084 'sext' 'sext_ln26_89' <Predicate = (!icmp_ln21_89)> <Delay = 0.00>
ST_389 : Operation 3085 [1/1] (0.00ns)   --->   "%conv_input_addr_89 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_89" [conv/conv_1.cpp:26]   --->   Operation 3085 'getelementptr' 'conv_input_addr_89' <Predicate = (!icmp_ln21_89)> <Delay = 0.00>
ST_389 : Operation 3086 [2/2] (3.25ns)   --->   "%conv_input_load_89 = load float* %conv_input_addr_89, align 4" [conv/conv_1.cpp:26]   --->   Operation 3086 'load' 'conv_input_load_89' <Predicate = (!icmp_ln21_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_389 : Operation 3087 [2/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_1_29_2, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 3087 'fadd' 'w_sum_29' <Predicate = (icmp_ln21_89)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 3088 [1/1] (0.00ns)   --->   "%tmp_210 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3088 'specregionbegin' 'tmp_210' <Predicate = (icmp_ln21_89)> <Delay = 0.00>

State 390 <SV = 122> <Delay = 15.6>
ST_390 : Operation 3089 [1/1] (1.77ns)   --->   "%tmp_246 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAA923F40000000, float 0x3FCF388860000000, float 0xBFA4CCC600000000, i2 %wc_0_29_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3089 'mux' 'tmp_246' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3090 [1/2] (3.25ns)   --->   "%conv_input_load_89 = load float* %conv_input_addr_89, align 4" [conv/conv_1.cpp:26]   --->   Operation 3090 'load' 'conv_input_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_390 : Operation 3091 [2/2] (12.3ns)   --->   "%tmp_1_29_2 = fmul float %tmp_246, %conv_input_load_89" [conv/conv_1.cpp:26]   --->   Operation 3091 'fmul' 'tmp_1_29_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 123> <Delay = 34.9>
ST_391 : Operation 3092 [1/2] (12.3ns)   --->   "%tmp_1_29_2 = fmul float %tmp_246, %conv_input_load_89" [conv/conv_1.cpp:26]   --->   Operation 3092 'fmul' 'tmp_1_29_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3093 [2/2] (22.5ns)   --->   "%w_sum_3_29_2 = fadd float %w_sum_1_29_2, %tmp_1_29_2" [conv/conv_1.cpp:26]   --->   Operation 3093 'fadd' 'w_sum_3_29_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 124> <Delay = 22.5>
ST_392 : Operation 3094 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3094 'specloopname' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3095 [1/2] (22.5ns)   --->   "%w_sum_3_29_2 = fadd float %w_sum_1_29_2, %tmp_1_29_2" [conv/conv_1.cpp:26]   --->   Operation 3095 'fadd' 'w_sum_3_29_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 3096 [1/1] (0.00ns)   --->   "br label %181" [conv/conv_1.cpp:21]   --->   Operation 3096 'br' <Predicate = true> <Delay = 0.00>

State 393 <SV = 122> <Delay = 33.5>
ST_393 : Operation 3097 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_208) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3097 'specregionend' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3098 [1/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_1_29_2, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 3098 'fadd' 'w_sum_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3099 [1/1] (0.00ns)   --->   "%bitcast_ln34_29 = bitcast float %w_sum_29 to i32" [conv/conv_1.cpp:34]   --->   Operation 3099 'bitcast' 'bitcast_ln34_29' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_244 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_29, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 3100 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln34_29 = trunc i32 %bitcast_ln34_29 to i23" [conv/conv_1.cpp:34]   --->   Operation 3101 'trunc' 'trunc_ln34_29' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3102 [1/1] (1.55ns)   --->   "%icmp_ln34_58 = icmp ne i8 %tmp_244, -1" [conv/conv_1.cpp:34]   --->   Operation 3102 'icmp' 'icmp_ln34_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3103 [1/1] (2.44ns)   --->   "%icmp_ln34_59 = icmp eq i23 %trunc_ln34_29, 0" [conv/conv_1.cpp:34]   --->   Operation 3103 'icmp' 'icmp_ln34_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%or_ln34_29 = or i1 %icmp_ln34_59, %icmp_ln34_58" [conv/conv_1.cpp:34]   --->   Operation 3104 'or' 'or_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3105 [1/1] (6.78ns)   --->   "%tmp_245 = fcmp ogt float %w_sum_29, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3105 'fcmp' 'tmp_245' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%and_ln34_29 = and i1 %or_ln34_29, %tmp_245" [conv/conv_1.cpp:34]   --->   Operation 3106 'and' 'and_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 3107 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_29 = select i1 %and_ln34_29, float %w_sum_29, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3107 'select' 'select_ln34_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_393 : Operation 3108 [1/1] (3.25ns)   --->   "store float %select_ln34_29, float* %conv_out_addr_29, align 4" [conv/conv_1.cpp:35]   --->   Operation 3108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_393 : Operation 3109 [1/1] (1.76ns)   --->   "br label %183" [conv/conv_1.cpp:21]   --->   Operation 3109 'br' <Predicate = true> <Delay = 1.76>

State 394 <SV = 123> <Delay = 6.67>
ST_394 : Operation 3110 [1/1] (0.00ns)   --->   "%w_sum_1_30_0 = phi float [ 0.000000e+00, %W_Row_Loop89 ], [ %w_sum_3_29, %184 ]" [conv/conv_1.cpp:26]   --->   Operation 3110 'phi' 'w_sum_1_30_0' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3111 [1/1] (0.00ns)   --->   "%wc_0_30_0 = phi i2 [ 0, %W_Row_Loop89 ], [ %add_ln21_90, %184 ]" [conv/conv_1.cpp:21]   --->   Operation 3111 'phi' 'wc_0_30_0' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln21_90 = zext i2 %wc_0_30_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 3112 'zext' 'zext_ln21_90' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3113 [1/1] (0.95ns)   --->   "%icmp_ln21_90 = icmp eq i2 %wc_0_30_0, -1" [conv/conv_1.cpp:21]   --->   Operation 3113 'icmp' 'icmp_ln21_90' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3114 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3114 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3115 [1/1] (1.56ns)   --->   "%add_ln21_90 = add i2 %wc_0_30_0, 1" [conv/conv_1.cpp:21]   --->   Operation 3115 'add' 'add_ln21_90' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_90, label %W_Row_Loop90, label %184" [conv/conv_1.cpp:21]   --->   Operation 3116 'br' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3117 [1/1] (1.78ns)   --->   "%add_ln26_91 = add i5 %zext_ln21_90, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3117 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_90)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i5 %add_ln26_91 to i11" [conv/conv_1.cpp:26]   --->   Operation 3118 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln21_90)> <Delay = 0.00>
ST_394 : Operation 3119 [1/1] (1.63ns)   --->   "%add_ln26_188 = add i11 %sub_ln26, %zext_ln26_96" [conv/conv_1.cpp:26]   --->   Operation 3119 'add' 'add_ln26_188' <Predicate = (!icmp_ln21_90)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln26_90 = sext i11 %add_ln26_188 to i64" [conv/conv_1.cpp:26]   --->   Operation 3120 'sext' 'sext_ln26_90' <Predicate = (!icmp_ln21_90)> <Delay = 0.00>
ST_394 : Operation 3121 [1/1] (0.00ns)   --->   "%conv_input_addr_90 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_90" [conv/conv_1.cpp:26]   --->   Operation 3121 'getelementptr' 'conv_input_addr_90' <Predicate = (!icmp_ln21_90)> <Delay = 0.00>
ST_394 : Operation 3122 [2/2] (3.25ns)   --->   "%conv_input_load_90 = load float* %conv_input_addr_90, align 4" [conv/conv_1.cpp:26]   --->   Operation 3122 'load' 'conv_input_load_90' <Predicate = (!icmp_ln21_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_394 : Operation 3123 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_210) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3123 'specregionend' 'empty_185' <Predicate = (icmp_ln21_90)> <Delay = 0.00>
ST_394 : Operation 3124 [1/1] (0.00ns)   --->   "%tmp_212 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3124 'specregionbegin' 'tmp_212' <Predicate = (icmp_ln21_90)> <Delay = 0.00>
ST_394 : Operation 3125 [1/1] (1.76ns)   --->   "br label %185" [conv/conv_1.cpp:21]   --->   Operation 3125 'br' <Predicate = (icmp_ln21_90)> <Delay = 1.76>

State 395 <SV = 124> <Delay = 15.6>
ST_395 : Operation 3126 [1/1] (1.77ns)   --->   "%tmp_247 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCCF17560000000, float 0x3FC9434420000000, float 0x3FD6375AE0000000, i2 %wc_0_30_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3126 'mux' 'tmp_247' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 3127 [1/2] (3.25ns)   --->   "%conv_input_load_90 = load float* %conv_input_addr_90, align 4" [conv/conv_1.cpp:26]   --->   Operation 3127 'load' 'conv_input_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_395 : Operation 3128 [2/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %tmp_247, %conv_input_load_90" [conv/conv_1.cpp:26]   --->   Operation 3128 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 125> <Delay = 34.9>
ST_396 : Operation 3129 [1/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %tmp_247, %conv_input_load_90" [conv/conv_1.cpp:26]   --->   Operation 3129 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3130 [2/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_1_30_0, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 3130 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 126> <Delay = 22.5>
ST_397 : Operation 3131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3132 [1/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_1_30_0, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 3132 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3133 [1/1] (0.00ns)   --->   "br label %183" [conv/conv_1.cpp:21]   --->   Operation 3133 'br' <Predicate = true> <Delay = 0.00>

State 398 <SV = 124> <Delay = 6.67>
ST_398 : Operation 3134 [1/1] (0.00ns)   --->   "%w_sum_1_30_1 = phi float [ %w_sum_1_30_0, %W_Row_Loop90 ], [ %w_sum_3_30_1, %186 ]" [conv/conv_1.cpp:26]   --->   Operation 3134 'phi' 'w_sum_1_30_1' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3135 [1/1] (0.00ns)   --->   "%wc_0_30_1 = phi i2 [ 0, %W_Row_Loop90 ], [ %add_ln21_91, %186 ]" [conv/conv_1.cpp:21]   --->   Operation 3135 'phi' 'wc_0_30_1' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln21_91 = zext i2 %wc_0_30_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 3136 'zext' 'zext_ln21_91' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3137 [1/1] (0.95ns)   --->   "%icmp_ln21_91 = icmp eq i2 %wc_0_30_1, -1" [conv/conv_1.cpp:21]   --->   Operation 3137 'icmp' 'icmp_ln21_91' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3138 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3138 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3139 [1/1] (1.56ns)   --->   "%add_ln21_91 = add i2 %wc_0_30_1, 1" [conv/conv_1.cpp:21]   --->   Operation 3139 'add' 'add_ln21_91' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_91, label %W_Row_Loop91, label %186" [conv/conv_1.cpp:21]   --->   Operation 3140 'br' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3141 [1/1] (1.78ns)   --->   "%add_ln26_92 = add i5 %zext_ln21_91, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3141 'add' 'add_ln26_92' <Predicate = (!icmp_ln21_91)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i5 %add_ln26_92 to i11" [conv/conv_1.cpp:26]   --->   Operation 3142 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln21_91)> <Delay = 0.00>
ST_398 : Operation 3143 [1/1] (1.63ns)   --->   "%add_ln26_189 = add i11 %sub_ln26_1, %zext_ln26_97" [conv/conv_1.cpp:26]   --->   Operation 3143 'add' 'add_ln26_189' <Predicate = (!icmp_ln21_91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln26_91 = sext i11 %add_ln26_189 to i64" [conv/conv_1.cpp:26]   --->   Operation 3144 'sext' 'sext_ln26_91' <Predicate = (!icmp_ln21_91)> <Delay = 0.00>
ST_398 : Operation 3145 [1/1] (0.00ns)   --->   "%conv_input_addr_91 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_91" [conv/conv_1.cpp:26]   --->   Operation 3145 'getelementptr' 'conv_input_addr_91' <Predicate = (!icmp_ln21_91)> <Delay = 0.00>
ST_398 : Operation 3146 [2/2] (3.25ns)   --->   "%conv_input_load_91 = load float* %conv_input_addr_91, align 4" [conv/conv_1.cpp:26]   --->   Operation 3146 'load' 'conv_input_load_91' <Predicate = (!icmp_ln21_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_398 : Operation 3147 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_212) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3147 'specregionend' 'empty_187' <Predicate = (icmp_ln21_91)> <Delay = 0.00>
ST_398 : Operation 3148 [1/1] (0.00ns)   --->   "%tmp_214 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3148 'specregionbegin' 'tmp_214' <Predicate = (icmp_ln21_91)> <Delay = 0.00>
ST_398 : Operation 3149 [1/1] (1.76ns)   --->   "br label %187" [conv/conv_1.cpp:21]   --->   Operation 3149 'br' <Predicate = (icmp_ln21_91)> <Delay = 1.76>

State 399 <SV = 125> <Delay = 15.6>
ST_399 : Operation 3150 [1/1] (1.77ns)   --->   "%tmp_248 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDEB42C80000000, float 0xBFAD2D3880000000, float 0x3FD4D1D640000000, i2 %wc_0_30_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3150 'mux' 'tmp_248' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3151 [1/2] (3.25ns)   --->   "%conv_input_load_91 = load float* %conv_input_addr_91, align 4" [conv/conv_1.cpp:26]   --->   Operation 3151 'load' 'conv_input_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_399 : Operation 3152 [2/2] (12.3ns)   --->   "%tmp_1_30_1 = fmul float %tmp_248, %conv_input_load_91" [conv/conv_1.cpp:26]   --->   Operation 3152 'fmul' 'tmp_1_30_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 126> <Delay = 34.9>
ST_400 : Operation 3153 [1/2] (12.3ns)   --->   "%tmp_1_30_1 = fmul float %tmp_248, %conv_input_load_91" [conv/conv_1.cpp:26]   --->   Operation 3153 'fmul' 'tmp_1_30_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 3154 [2/2] (22.5ns)   --->   "%w_sum_3_30_1 = fadd float %w_sum_1_30_1, %tmp_1_30_1" [conv/conv_1.cpp:26]   --->   Operation 3154 'fadd' 'w_sum_3_30_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 127> <Delay = 22.5>
ST_401 : Operation 3155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3155 'specloopname' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 3156 [1/2] (22.5ns)   --->   "%w_sum_3_30_1 = fadd float %w_sum_1_30_1, %tmp_1_30_1" [conv/conv_1.cpp:26]   --->   Operation 3156 'fadd' 'w_sum_3_30_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 3157 [1/1] (0.00ns)   --->   "br label %185" [conv/conv_1.cpp:21]   --->   Operation 3157 'br' <Predicate = true> <Delay = 0.00>

State 402 <SV = 125> <Delay = 22.5>
ST_402 : Operation 3158 [1/1] (0.00ns)   --->   "%w_sum_1_30_2 = phi float [ %w_sum_1_30_1, %W_Row_Loop91 ], [ %w_sum_3_30_2, %188 ]" [conv/conv_1.cpp:26]   --->   Operation 3158 'phi' 'w_sum_1_30_2' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3159 [1/1] (0.00ns)   --->   "%wc_0_30_2 = phi i2 [ 0, %W_Row_Loop91 ], [ %add_ln21_92, %188 ]" [conv/conv_1.cpp:21]   --->   Operation 3159 'phi' 'wc_0_30_2' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln21_92 = zext i2 %wc_0_30_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 3160 'zext' 'zext_ln21_92' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3161 [1/1] (0.95ns)   --->   "%icmp_ln21_92 = icmp eq i2 %wc_0_30_2, -1" [conv/conv_1.cpp:21]   --->   Operation 3161 'icmp' 'icmp_ln21_92' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3162 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3162 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3163 [1/1] (1.56ns)   --->   "%add_ln21_92 = add i2 %wc_0_30_2, 1" [conv/conv_1.cpp:21]   --->   Operation 3163 'add' 'add_ln21_92' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_92, label %W_Row_Loop92, label %188" [conv/conv_1.cpp:21]   --->   Operation 3164 'br' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3165 [1/1] (1.78ns)   --->   "%add_ln26_93 = add i5 %zext_ln21_92, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3165 'add' 'add_ln26_93' <Predicate = (!icmp_ln21_92)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i5 %add_ln26_93 to i11" [conv/conv_1.cpp:26]   --->   Operation 3166 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln21_92)> <Delay = 0.00>
ST_402 : Operation 3167 [1/1] (1.63ns)   --->   "%add_ln26_190 = add i11 %sub_ln26_2, %zext_ln26_98" [conv/conv_1.cpp:26]   --->   Operation 3167 'add' 'add_ln26_190' <Predicate = (!icmp_ln21_92)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln26_92 = sext i11 %add_ln26_190 to i64" [conv/conv_1.cpp:26]   --->   Operation 3168 'sext' 'sext_ln26_92' <Predicate = (!icmp_ln21_92)> <Delay = 0.00>
ST_402 : Operation 3169 [1/1] (0.00ns)   --->   "%conv_input_addr_92 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_92" [conv/conv_1.cpp:26]   --->   Operation 3169 'getelementptr' 'conv_input_addr_92' <Predicate = (!icmp_ln21_92)> <Delay = 0.00>
ST_402 : Operation 3170 [2/2] (3.25ns)   --->   "%conv_input_load_92 = load float* %conv_input_addr_92, align 4" [conv/conv_1.cpp:26]   --->   Operation 3170 'load' 'conv_input_load_92' <Predicate = (!icmp_ln21_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_402 : Operation 3171 [2/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_1_30_2, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 3171 'fadd' 'w_sum_30' <Predicate = (icmp_ln21_92)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3172 [1/1] (0.00ns)   --->   "%tmp_216 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3172 'specregionbegin' 'tmp_216' <Predicate = (icmp_ln21_92)> <Delay = 0.00>

State 403 <SV = 126> <Delay = 15.6>
ST_403 : Operation 3173 [1/1] (1.77ns)   --->   "%tmp_251 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE0471140000000, float 0x3FA2AC2CA0000000, float 0x3FC1C04DA0000000, i2 %wc_0_30_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3173 'mux' 'tmp_251' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 3174 [1/2] (3.25ns)   --->   "%conv_input_load_92 = load float* %conv_input_addr_92, align 4" [conv/conv_1.cpp:26]   --->   Operation 3174 'load' 'conv_input_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_403 : Operation 3175 [2/2] (12.3ns)   --->   "%tmp_1_30_2 = fmul float %tmp_251, %conv_input_load_92" [conv/conv_1.cpp:26]   --->   Operation 3175 'fmul' 'tmp_1_30_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 127> <Delay = 34.9>
ST_404 : Operation 3176 [1/2] (12.3ns)   --->   "%tmp_1_30_2 = fmul float %tmp_251, %conv_input_load_92" [conv/conv_1.cpp:26]   --->   Operation 3176 'fmul' 'tmp_1_30_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 3177 [2/2] (22.5ns)   --->   "%w_sum_3_30_2 = fadd float %w_sum_1_30_2, %tmp_1_30_2" [conv/conv_1.cpp:26]   --->   Operation 3177 'fadd' 'w_sum_3_30_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 128> <Delay = 22.5>
ST_405 : Operation 3178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3178 'specloopname' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3179 [1/2] (22.5ns)   --->   "%w_sum_3_30_2 = fadd float %w_sum_1_30_2, %tmp_1_30_2" [conv/conv_1.cpp:26]   --->   Operation 3179 'fadd' 'w_sum_3_30_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 3180 [1/1] (0.00ns)   --->   "br label %187" [conv/conv_1.cpp:21]   --->   Operation 3180 'br' <Predicate = true> <Delay = 0.00>

State 406 <SV = 126> <Delay = 33.5>
ST_406 : Operation 3181 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_214) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3181 'specregionend' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3182 [1/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_1_30_2, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 3182 'fadd' 'w_sum_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3183 [1/1] (0.00ns)   --->   "%bitcast_ln34_30 = bitcast float %w_sum_30 to i32" [conv/conv_1.cpp:34]   --->   Operation 3183 'bitcast' 'bitcast_ln34_30' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3184 [1/1] (0.00ns)   --->   "%tmp_249 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_30, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 3184 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln34_30 = trunc i32 %bitcast_ln34_30 to i23" [conv/conv_1.cpp:34]   --->   Operation 3185 'trunc' 'trunc_ln34_30' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3186 [1/1] (1.55ns)   --->   "%icmp_ln34_60 = icmp ne i8 %tmp_249, -1" [conv/conv_1.cpp:34]   --->   Operation 3186 'icmp' 'icmp_ln34_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3187 [1/1] (2.44ns)   --->   "%icmp_ln34_61 = icmp eq i23 %trunc_ln34_30, 0" [conv/conv_1.cpp:34]   --->   Operation 3187 'icmp' 'icmp_ln34_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%or_ln34_30 = or i1 %icmp_ln34_61, %icmp_ln34_60" [conv/conv_1.cpp:34]   --->   Operation 3188 'or' 'or_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3189 [1/1] (6.78ns)   --->   "%tmp_250 = fcmp ogt float %w_sum_30, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3189 'fcmp' 'tmp_250' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%and_ln34_30 = and i1 %or_ln34_30, %tmp_250" [conv/conv_1.cpp:34]   --->   Operation 3190 'and' 'and_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3191 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_30 = select i1 %and_ln34_30, float %w_sum_30, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3191 'select' 'select_ln34_30' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_406 : Operation 3192 [1/1] (3.25ns)   --->   "store float %select_ln34_30, float* %conv_out_addr_30, align 4" [conv/conv_1.cpp:35]   --->   Operation 3192 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_406 : Operation 3193 [1/1] (1.76ns)   --->   "br label %189" [conv/conv_1.cpp:21]   --->   Operation 3193 'br' <Predicate = true> <Delay = 1.76>

State 407 <SV = 127> <Delay = 6.67>
ST_407 : Operation 3194 [1/1] (0.00ns)   --->   "%w_sum_1_31_0 = phi float [ 0.000000e+00, %W_Row_Loop92 ], [ %w_sum_3_30, %190 ]" [conv/conv_1.cpp:26]   --->   Operation 3194 'phi' 'w_sum_1_31_0' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3195 [1/1] (0.00ns)   --->   "%wc_0_31_0 = phi i2 [ 0, %W_Row_Loop92 ], [ %add_ln21_93, %190 ]" [conv/conv_1.cpp:21]   --->   Operation 3195 'phi' 'wc_0_31_0' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln21_93 = zext i2 %wc_0_31_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 3196 'zext' 'zext_ln21_93' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3197 [1/1] (0.95ns)   --->   "%icmp_ln21_93 = icmp eq i2 %wc_0_31_0, -1" [conv/conv_1.cpp:21]   --->   Operation 3197 'icmp' 'icmp_ln21_93' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 3198 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3198 'speclooptripcount' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3199 [1/1] (1.56ns)   --->   "%add_ln21_93 = add i2 %wc_0_31_0, 1" [conv/conv_1.cpp:21]   --->   Operation 3199 'add' 'add_ln21_93' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 3200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_93, label %W_Row_Loop93, label %190" [conv/conv_1.cpp:21]   --->   Operation 3200 'br' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3201 [1/1] (1.78ns)   --->   "%add_ln26_94 = add i5 %zext_ln21_93, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3201 'add' 'add_ln26_94' <Predicate = (!icmp_ln21_93)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i5 %add_ln26_94 to i11" [conv/conv_1.cpp:26]   --->   Operation 3202 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln21_93)> <Delay = 0.00>
ST_407 : Operation 3203 [1/1] (1.63ns)   --->   "%add_ln26_191 = add i11 %sub_ln26, %zext_ln26_99" [conv/conv_1.cpp:26]   --->   Operation 3203 'add' 'add_ln26_191' <Predicate = (!icmp_ln21_93)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln26_93 = sext i11 %add_ln26_191 to i64" [conv/conv_1.cpp:26]   --->   Operation 3204 'sext' 'sext_ln26_93' <Predicate = (!icmp_ln21_93)> <Delay = 0.00>
ST_407 : Operation 3205 [1/1] (0.00ns)   --->   "%conv_input_addr_93 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_93" [conv/conv_1.cpp:26]   --->   Operation 3205 'getelementptr' 'conv_input_addr_93' <Predicate = (!icmp_ln21_93)> <Delay = 0.00>
ST_407 : Operation 3206 [2/2] (3.25ns)   --->   "%conv_input_load_93 = load float* %conv_input_addr_93, align 4" [conv/conv_1.cpp:26]   --->   Operation 3206 'load' 'conv_input_load_93' <Predicate = (!icmp_ln21_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_407 : Operation 3207 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_216) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3207 'specregionend' 'empty_191' <Predicate = (icmp_ln21_93)> <Delay = 0.00>
ST_407 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_218 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3208 'specregionbegin' 'tmp_218' <Predicate = (icmp_ln21_93)> <Delay = 0.00>
ST_407 : Operation 3209 [1/1] (1.76ns)   --->   "br label %191" [conv/conv_1.cpp:21]   --->   Operation 3209 'br' <Predicate = (icmp_ln21_93)> <Delay = 1.76>

State 408 <SV = 128> <Delay = 15.6>
ST_408 : Operation 3210 [1/1] (1.77ns)   --->   "%tmp_252 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDE6E7E20000000, float 0xBFA27962C0000000, float 0x3FC6B20F40000000, i2 %wc_0_31_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3210 'mux' 'tmp_252' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 3211 [1/2] (3.25ns)   --->   "%conv_input_load_93 = load float* %conv_input_addr_93, align 4" [conv/conv_1.cpp:26]   --->   Operation 3211 'load' 'conv_input_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_408 : Operation 3212 [2/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %tmp_252, %conv_input_load_93" [conv/conv_1.cpp:26]   --->   Operation 3212 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 129> <Delay = 34.9>
ST_409 : Operation 3213 [1/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %tmp_252, %conv_input_load_93" [conv/conv_1.cpp:26]   --->   Operation 3213 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 3214 [2/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_1_31_0, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 3214 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 130> <Delay = 22.5>
ST_410 : Operation 3215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3215 'specloopname' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3216 [1/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_1_31_0, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 3216 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 3217 [1/1] (0.00ns)   --->   "br label %189" [conv/conv_1.cpp:21]   --->   Operation 3217 'br' <Predicate = true> <Delay = 0.00>

State 411 <SV = 128> <Delay = 6.67>
ST_411 : Operation 3218 [1/1] (0.00ns)   --->   "%w_sum_1_31_1 = phi float [ %w_sum_1_31_0, %W_Row_Loop93 ], [ %w_sum_3_31_1, %192 ]" [conv/conv_1.cpp:26]   --->   Operation 3218 'phi' 'w_sum_1_31_1' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3219 [1/1] (0.00ns)   --->   "%wc_0_31_1 = phi i2 [ 0, %W_Row_Loop93 ], [ %add_ln21_94, %192 ]" [conv/conv_1.cpp:21]   --->   Operation 3219 'phi' 'wc_0_31_1' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln21_94 = zext i2 %wc_0_31_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 3220 'zext' 'zext_ln21_94' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3221 [1/1] (0.95ns)   --->   "%icmp_ln21_94 = icmp eq i2 %wc_0_31_1, -1" [conv/conv_1.cpp:21]   --->   Operation 3221 'icmp' 'icmp_ln21_94' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 3222 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3222 'speclooptripcount' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3223 [1/1] (1.56ns)   --->   "%add_ln21_94 = add i2 %wc_0_31_1, 1" [conv/conv_1.cpp:21]   --->   Operation 3223 'add' 'add_ln21_94' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 3224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_94, label %W_Row_Loop94, label %192" [conv/conv_1.cpp:21]   --->   Operation 3224 'br' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3225 [1/1] (1.78ns)   --->   "%add_ln26_95 = add i5 %zext_ln21_94, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3225 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_94)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i5 %add_ln26_95 to i11" [conv/conv_1.cpp:26]   --->   Operation 3226 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln21_94)> <Delay = 0.00>
ST_411 : Operation 3227 [1/1] (1.63ns)   --->   "%add_ln26_192 = add i11 %sub_ln26_1, %zext_ln26_100" [conv/conv_1.cpp:26]   --->   Operation 3227 'add' 'add_ln26_192' <Predicate = (!icmp_ln21_94)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln26_94 = sext i11 %add_ln26_192 to i64" [conv/conv_1.cpp:26]   --->   Operation 3228 'sext' 'sext_ln26_94' <Predicate = (!icmp_ln21_94)> <Delay = 0.00>
ST_411 : Operation 3229 [1/1] (0.00ns)   --->   "%conv_input_addr_94 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_94" [conv/conv_1.cpp:26]   --->   Operation 3229 'getelementptr' 'conv_input_addr_94' <Predicate = (!icmp_ln21_94)> <Delay = 0.00>
ST_411 : Operation 3230 [2/2] (3.25ns)   --->   "%conv_input_load_94 = load float* %conv_input_addr_94, align 4" [conv/conv_1.cpp:26]   --->   Operation 3230 'load' 'conv_input_load_94' <Predicate = (!icmp_ln21_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_411 : Operation 3231 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_218) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3231 'specregionend' 'empty_193' <Predicate = (icmp_ln21_94)> <Delay = 0.00>
ST_411 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_220 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 3232 'specregionbegin' 'tmp_220' <Predicate = (icmp_ln21_94)> <Delay = 0.00>
ST_411 : Operation 3233 [1/1] (1.76ns)   --->   "br label %193" [conv/conv_1.cpp:21]   --->   Operation 3233 'br' <Predicate = (icmp_ln21_94)> <Delay = 1.76>

State 412 <SV = 129> <Delay = 15.6>
ST_412 : Operation 3234 [1/1] (1.77ns)   --->   "%tmp_253 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD3253660000000, float 0xBFB2B66B20000000, float 0x3FC5009720000000, i2 %wc_0_31_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3234 'mux' 'tmp_253' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 3235 [1/2] (3.25ns)   --->   "%conv_input_load_94 = load float* %conv_input_addr_94, align 4" [conv/conv_1.cpp:26]   --->   Operation 3235 'load' 'conv_input_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_412 : Operation 3236 [2/2] (12.3ns)   --->   "%tmp_1_31_1 = fmul float %tmp_253, %conv_input_load_94" [conv/conv_1.cpp:26]   --->   Operation 3236 'fmul' 'tmp_1_31_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 130> <Delay = 34.9>
ST_413 : Operation 3237 [1/2] (12.3ns)   --->   "%tmp_1_31_1 = fmul float %tmp_253, %conv_input_load_94" [conv/conv_1.cpp:26]   --->   Operation 3237 'fmul' 'tmp_1_31_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 3238 [2/2] (22.5ns)   --->   "%w_sum_3_31_1 = fadd float %w_sum_1_31_1, %tmp_1_31_1" [conv/conv_1.cpp:26]   --->   Operation 3238 'fadd' 'w_sum_3_31_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 131> <Delay = 22.5>
ST_414 : Operation 3239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3239 'specloopname' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3240 [1/2] (22.5ns)   --->   "%w_sum_3_31_1 = fadd float %w_sum_1_31_1, %tmp_1_31_1" [conv/conv_1.cpp:26]   --->   Operation 3240 'fadd' 'w_sum_3_31_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 3241 [1/1] (0.00ns)   --->   "br label %191" [conv/conv_1.cpp:21]   --->   Operation 3241 'br' <Predicate = true> <Delay = 0.00>

State 415 <SV = 129> <Delay = 22.5>
ST_415 : Operation 3242 [1/1] (0.00ns)   --->   "%w_sum_1_31_2 = phi float [ %w_sum_1_31_1, %W_Row_Loop94 ], [ %w_sum_3_31_2, %194 ]" [conv/conv_1.cpp:26]   --->   Operation 3242 'phi' 'w_sum_1_31_2' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3243 [1/1] (0.00ns)   --->   "%wc_0_31_2 = phi i2 [ 0, %W_Row_Loop94 ], [ %add_ln21_95, %194 ]" [conv/conv_1.cpp:21]   --->   Operation 3243 'phi' 'wc_0_31_2' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln21_95 = zext i2 %wc_0_31_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 3244 'zext' 'zext_ln21_95' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3245 [1/1] (0.95ns)   --->   "%icmp_ln21_95 = icmp eq i2 %wc_0_31_2, -1" [conv/conv_1.cpp:21]   --->   Operation 3245 'icmp' 'icmp_ln21_95' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3246 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3246 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3247 [1/1] (1.56ns)   --->   "%add_ln21_95 = add i2 %wc_0_31_2, 1" [conv/conv_1.cpp:21]   --->   Operation 3247 'add' 'add_ln21_95' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_95, label %W_Row_Loop_end, label %194" [conv/conv_1.cpp:21]   --->   Operation 3248 'br' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 3249 [1/1] (1.78ns)   --->   "%add_ln26_96 = add i5 %zext_ln21_95, %c_0" [conv/conv_1.cpp:26]   --->   Operation 3249 'add' 'add_ln26_96' <Predicate = (!icmp_ln21_95)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i5 %add_ln26_96 to i11" [conv/conv_1.cpp:26]   --->   Operation 3250 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln21_95)> <Delay = 0.00>
ST_415 : Operation 3251 [1/1] (1.63ns)   --->   "%add_ln26_193 = add i11 %sub_ln26_2, %zext_ln26_101" [conv/conv_1.cpp:26]   --->   Operation 3251 'add' 'add_ln26_193' <Predicate = (!icmp_ln21_95)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln26_95 = sext i11 %add_ln26_193 to i64" [conv/conv_1.cpp:26]   --->   Operation 3252 'sext' 'sext_ln26_95' <Predicate = (!icmp_ln21_95)> <Delay = 0.00>
ST_415 : Operation 3253 [1/1] (0.00ns)   --->   "%conv_input_addr_95 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_95" [conv/conv_1.cpp:26]   --->   Operation 3253 'getelementptr' 'conv_input_addr_95' <Predicate = (!icmp_ln21_95)> <Delay = 0.00>
ST_415 : Operation 3254 [2/2] (3.25ns)   --->   "%conv_input_load_95 = load float* %conv_input_addr_95, align 4" [conv/conv_1.cpp:26]   --->   Operation 3254 'load' 'conv_input_load_95' <Predicate = (!icmp_ln21_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_415 : Operation 3255 [2/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_1_31_2, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 3255 'fadd' 'w_sum_31' <Predicate = (icmp_ln21_95)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 130> <Delay = 15.6>
ST_416 : Operation 3256 [1/1] (1.77ns)   --->   "%tmp_256 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCA724BC0000000, float 0x3FBE560DA0000000, float 0x3FD3EFC540000000, i2 %wc_0_31_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 3256 'mux' 'tmp_256' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 3257 [1/2] (3.25ns)   --->   "%conv_input_load_95 = load float* %conv_input_addr_95, align 4" [conv/conv_1.cpp:26]   --->   Operation 3257 'load' 'conv_input_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_416 : Operation 3258 [2/2] (12.3ns)   --->   "%tmp_1_31_2 = fmul float %tmp_256, %conv_input_load_95" [conv/conv_1.cpp:26]   --->   Operation 3258 'fmul' 'tmp_1_31_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 131> <Delay = 34.9>
ST_417 : Operation 3259 [1/2] (12.3ns)   --->   "%tmp_1_31_2 = fmul float %tmp_256, %conv_input_load_95" [conv/conv_1.cpp:26]   --->   Operation 3259 'fmul' 'tmp_1_31_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 3260 [2/2] (22.5ns)   --->   "%w_sum_3_31_2 = fadd float %w_sum_1_31_2, %tmp_1_31_2" [conv/conv_1.cpp:26]   --->   Operation 3260 'fadd' 'w_sum_3_31_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 132> <Delay = 22.5>
ST_418 : Operation 3261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 3261 'specloopname' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 3262 [1/2] (22.5ns)   --->   "%w_sum_3_31_2 = fadd float %w_sum_1_31_2, %tmp_1_31_2" [conv/conv_1.cpp:26]   --->   Operation 3262 'fadd' 'w_sum_3_31_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 3263 [1/1] (0.00ns)   --->   "br label %193" [conv/conv_1.cpp:21]   --->   Operation 3263 'br' <Predicate = true> <Delay = 0.00>

State 419 <SV = 130> <Delay = 33.5>
ST_419 : Operation 3264 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_220) nounwind" [conv/conv_1.cpp:30]   --->   Operation 3264 'specregionend' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 3265 [1/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_1_31_2, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 3265 'fadd' 'w_sum_31' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3266 [1/1] (0.00ns)   --->   "%bitcast_ln34_31 = bitcast float %w_sum_31 to i32" [conv/conv_1.cpp:34]   --->   Operation 3266 'bitcast' 'bitcast_ln34_31' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 3267 [1/1] (0.00ns)   --->   "%tmp_254 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_31, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 3267 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 3268 [1/1] (0.00ns)   --->   "%trunc_ln34_31 = trunc i32 %bitcast_ln34_31 to i23" [conv/conv_1.cpp:34]   --->   Operation 3268 'trunc' 'trunc_ln34_31' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 3269 [1/1] (1.55ns)   --->   "%icmp_ln34_62 = icmp ne i8 %tmp_254, -1" [conv/conv_1.cpp:34]   --->   Operation 3269 'icmp' 'icmp_ln34_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3270 [1/1] (2.44ns)   --->   "%icmp_ln34_63 = icmp eq i23 %trunc_ln34_31, 0" [conv/conv_1.cpp:34]   --->   Operation 3270 'icmp' 'icmp_ln34_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%or_ln34_31 = or i1 %icmp_ln34_63, %icmp_ln34_62" [conv/conv_1.cpp:34]   --->   Operation 3271 'or' 'or_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3272 [1/1] (6.78ns)   --->   "%tmp_255 = fcmp ogt float %w_sum_31, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3272 'fcmp' 'tmp_255' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%and_ln34_31 = and i1 %or_ln34_31, %tmp_255" [conv/conv_1.cpp:34]   --->   Operation 3273 'and' 'and_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3274 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_31 = select i1 %and_ln34_31, float %w_sum_31, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 3274 'select' 'select_ln34_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_419 : Operation 3275 [1/1] (3.25ns)   --->   "store float %select_ln34_31, float* %conv_out_addr_31, align 4" [conv/conv_1.cpp:35]   --->   Operation 3275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_419 : Operation 3276 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 3276 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:26) [8]  (1.77 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv/conv_1.cpp:26) [8]  (0 ns)
	'add' operation ('r', conv/conv_1.cpp:26) [13]  (1.78 ns)
	'sub' operation ('sub_ln26_1', conv/conv_1.cpp:26) [27]  (1.73 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv_1.cpp:11) [36]  (0 ns)
	'add' operation ('c', conv/conv_1.cpp:11) [39]  (1.78 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_0_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21', conv/conv_1.cpp:21) [176]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv_1.cpp:26) [184]  (1.78 ns)
	'add' operation ('add_ln26_98', conv/conv_1.cpp:26) [186]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr', conv/conv_1.cpp:26) [188]  (0 ns)
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [190]  (3.25 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [190]  (3.25 ns)
	'fmul' operation ('tmp_11', conv/conv_1.cpp:26) [191]  (12.4 ns)

 <State 6>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', conv/conv_1.cpp:26) [191]  (12.4 ns)
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [192]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [192]  (22.6 ns)

 <State 8>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_0_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv/conv_1.cpp:21) [200]  (0 ns)
	'add' operation ('add_ln26', conv/conv_1.cpp:26) [208]  (1.78 ns)
	'add' operation ('add_ln26_99', conv/conv_1.cpp:26) [210]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_1', conv/conv_1.cpp:26) [212]  (0 ns)
	'load' operation ('conv_input_load_1', conv/conv_1.cpp:26) on array 'conv_input' [214]  (3.25 ns)

 <State 9>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_1', conv/conv_1.cpp:26) on array 'conv_input' [214]  (3.25 ns)
	'fmul' operation ('tmp_1_0_1', conv/conv_1.cpp:26) [215]  (12.4 ns)

 <State 10>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1', conv/conv_1.cpp:26) [215]  (12.4 ns)
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [216]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [216]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_0_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_32', conv/conv_1.cpp:26) ('w_sum_3_0_1', conv/conv_1.cpp:26) ('w_sum_3_0_2', conv/conv_1.cpp:26) [223]  (0 ns)
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [244]  (22.6 ns)

 <State 13>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_2', conv/conv_1.cpp:26) on array 'conv_input' [238]  (3.25 ns)
	'fmul' operation ('tmp_1_0_2', conv/conv_1.cpp:26) [239]  (12.4 ns)

 <State 14>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2', conv/conv_1.cpp:26) [239]  (12.4 ns)
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [240]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [240]  (22.6 ns)

 <State 16>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [244]  (22.6 ns)
	'fcmp' operation ('tmp_6', conv/conv_1.cpp:34) [251]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [252]  (0 ns)
	'select' operation ('select_ln34', conv/conv_1.cpp:34) [253]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34', conv/conv_1.cpp:34 on array 'conv_out' [254]  (3.25 ns)

 <State 17>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_1_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv/conv_1.cpp:21) [259]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv_1.cpp:26) [267]  (1.78 ns)
	'add' operation ('add_ln26_101', conv/conv_1.cpp:26) [269]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_3', conv/conv_1.cpp:26) [271]  (0 ns)
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [273]  (3.25 ns)

 <State 18>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [273]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [274]  (12.4 ns)

 <State 19>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [274]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [275]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [275]  (22.6 ns)

 <State 21>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_1_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv/conv_1.cpp:21) [283]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv_1.cpp:26) [291]  (1.78 ns)
	'add' operation ('add_ln26_102', conv/conv_1.cpp:26) [293]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_4', conv/conv_1.cpp:26) [295]  (0 ns)
	'load' operation ('conv_input_load_4', conv/conv_1.cpp:26) on array 'conv_input' [297]  (3.25 ns)

 <State 22>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_4', conv/conv_1.cpp:26) on array 'conv_input' [297]  (3.25 ns)
	'fmul' operation ('tmp_1_1_1', conv/conv_1.cpp:26) [298]  (12.4 ns)

 <State 23>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_1', conv/conv_1.cpp:26) [298]  (12.4 ns)
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [299]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [299]  (22.6 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_1_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_1', conv/conv_1.cpp:26) ('w_sum_3_1_1', conv/conv_1.cpp:26) ('w_sum_3_1_2', conv/conv_1.cpp:26) [306]  (0 ns)
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [327]  (22.6 ns)

 <State 26>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_5', conv/conv_1.cpp:26) on array 'conv_input' [321]  (3.25 ns)
	'fmul' operation ('tmp_1_1_2', conv/conv_1.cpp:26) [322]  (12.4 ns)

 <State 27>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_2', conv/conv_1.cpp:26) [322]  (12.4 ns)
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [323]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [323]  (22.6 ns)

 <State 29>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [327]  (22.6 ns)
	'fcmp' operation ('tmp_15', conv/conv_1.cpp:34) [334]  (6.79 ns)
	'and' operation ('and_ln34_1', conv/conv_1.cpp:34) [335]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv_1.cpp:34) [336]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_1', conv/conv_1.cpp:34 on array 'conv_out' [337]  (3.25 ns)

 <State 30>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_2_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv/conv_1.cpp:21) [342]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv_1.cpp:26) [350]  (1.78 ns)
	'add' operation ('add_ln26_104', conv/conv_1.cpp:26) [352]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_6', conv/conv_1.cpp:26) [354]  (0 ns)
	'load' operation ('conv_input_load_6', conv/conv_1.cpp:26) on array 'conv_input' [356]  (3.25 ns)

 <State 31>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_6', conv/conv_1.cpp:26) on array 'conv_input' [356]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [357]  (12.4 ns)

 <State 32>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [357]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [358]  (22.6 ns)

 <State 33>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [358]  (22.6 ns)

 <State 34>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_2_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv/conv_1.cpp:21) [366]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv_1.cpp:26) [374]  (1.78 ns)
	'add' operation ('add_ln26_105', conv/conv_1.cpp:26) [376]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_7', conv/conv_1.cpp:26) [378]  (0 ns)
	'load' operation ('conv_input_load_7', conv/conv_1.cpp:26) on array 'conv_input' [380]  (3.25 ns)

 <State 35>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_7', conv/conv_1.cpp:26) on array 'conv_input' [380]  (3.25 ns)
	'fmul' operation ('tmp_1_2_1', conv/conv_1.cpp:26) [381]  (12.4 ns)

 <State 36>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_1', conv/conv_1.cpp:26) [381]  (12.4 ns)
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [382]  (22.6 ns)

 <State 37>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [382]  (22.6 ns)

 <State 38>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_2_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_2', conv/conv_1.cpp:26) ('w_sum_3_2_1', conv/conv_1.cpp:26) ('w_sum_3_2_2', conv/conv_1.cpp:26) [389]  (0 ns)
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [410]  (22.6 ns)

 <State 39>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_8', conv/conv_1.cpp:26) on array 'conv_input' [404]  (3.25 ns)
	'fmul' operation ('tmp_1_2_2', conv/conv_1.cpp:26) [405]  (12.4 ns)

 <State 40>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_2', conv/conv_1.cpp:26) [405]  (12.4 ns)
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [406]  (22.6 ns)

 <State 41>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [406]  (22.6 ns)

 <State 42>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [410]  (22.6 ns)
	'fcmp' operation ('tmp_23', conv/conv_1.cpp:34) [417]  (6.79 ns)
	'and' operation ('and_ln34_2', conv/conv_1.cpp:34) [418]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv_1.cpp:34) [419]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_2', conv/conv_1.cpp:34 on array 'conv_out' [420]  (3.25 ns)

 <State 43>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_3_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv/conv_1.cpp:21) [425]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv_1.cpp:26) [433]  (1.78 ns)
	'add' operation ('add_ln26_107', conv/conv_1.cpp:26) [435]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_9', conv/conv_1.cpp:26) [437]  (0 ns)
	'load' operation ('conv_input_load_9', conv/conv_1.cpp:26) on array 'conv_input' [439]  (3.25 ns)

 <State 44>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_9', conv/conv_1.cpp:26) on array 'conv_input' [439]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [440]  (12.4 ns)

 <State 45>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [440]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [441]  (22.6 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [441]  (22.6 ns)

 <State 47>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_3_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv/conv_1.cpp:21) [449]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv_1.cpp:26) [457]  (1.78 ns)
	'add' operation ('add_ln26_108', conv/conv_1.cpp:26) [459]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_10', conv/conv_1.cpp:26) [461]  (0 ns)
	'load' operation ('conv_input_load_10', conv/conv_1.cpp:26) on array 'conv_input' [463]  (3.25 ns)

 <State 48>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_10', conv/conv_1.cpp:26) on array 'conv_input' [463]  (3.25 ns)
	'fmul' operation ('tmp_1_3_1', conv/conv_1.cpp:26) [464]  (12.4 ns)

 <State 49>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3_1', conv/conv_1.cpp:26) [464]  (12.4 ns)
	'fadd' operation ('w_sum_3_3_1', conv/conv_1.cpp:26) [465]  (22.6 ns)

 <State 50>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_1', conv/conv_1.cpp:26) [465]  (22.6 ns)

 <State 51>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_3_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_3', conv/conv_1.cpp:26) ('w_sum_3_3_1', conv/conv_1.cpp:26) ('w_sum_3_3_2', conv/conv_1.cpp:26) [472]  (0 ns)
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [493]  (22.6 ns)

 <State 52>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_11', conv/conv_1.cpp:26) on array 'conv_input' [487]  (3.25 ns)
	'fmul' operation ('tmp_1_3_2', conv/conv_1.cpp:26) [488]  (12.4 ns)

 <State 53>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3_2', conv/conv_1.cpp:26) [488]  (12.4 ns)
	'fadd' operation ('w_sum_3_3_2', conv/conv_1.cpp:26) [489]  (22.6 ns)

 <State 54>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_2', conv/conv_1.cpp:26) [489]  (22.6 ns)

 <State 55>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [493]  (22.6 ns)
	'fcmp' operation ('tmp_31', conv/conv_1.cpp:34) [500]  (6.79 ns)
	'and' operation ('and_ln34_3', conv/conv_1.cpp:34) [501]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv_1.cpp:34) [502]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_3', conv/conv_1.cpp:34 on array 'conv_out' [503]  (3.25 ns)

 <State 56>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_4_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv/conv_1.cpp:21) [508]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv_1.cpp:26) [516]  (1.78 ns)
	'add' operation ('add_ln26_110', conv/conv_1.cpp:26) [518]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_12', conv/conv_1.cpp:26) [520]  (0 ns)
	'load' operation ('conv_input_load_12', conv/conv_1.cpp:26) on array 'conv_input' [522]  (3.25 ns)

 <State 57>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_12', conv/conv_1.cpp:26) on array 'conv_input' [522]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [523]  (12.4 ns)

 <State 58>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [523]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [524]  (22.6 ns)

 <State 59>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [524]  (22.6 ns)

 <State 60>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_4_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv/conv_1.cpp:21) [532]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv_1.cpp:26) [540]  (1.78 ns)
	'add' operation ('add_ln26_111', conv/conv_1.cpp:26) [542]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_13', conv/conv_1.cpp:26) [544]  (0 ns)
	'load' operation ('conv_input_load_13', conv/conv_1.cpp:26) on array 'conv_input' [546]  (3.25 ns)

 <State 61>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_13', conv/conv_1.cpp:26) on array 'conv_input' [546]  (3.25 ns)
	'fmul' operation ('tmp_1_4_1', conv/conv_1.cpp:26) [547]  (12.4 ns)

 <State 62>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4_1', conv/conv_1.cpp:26) [547]  (12.4 ns)
	'fadd' operation ('w_sum_3_4_1', conv/conv_1.cpp:26) [548]  (22.6 ns)

 <State 63>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_1', conv/conv_1.cpp:26) [548]  (22.6 ns)

 <State 64>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_4_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_4', conv/conv_1.cpp:26) ('w_sum_3_4_1', conv/conv_1.cpp:26) ('w_sum_3_4_2', conv/conv_1.cpp:26) [555]  (0 ns)
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [576]  (22.6 ns)

 <State 65>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_14', conv/conv_1.cpp:26) on array 'conv_input' [570]  (3.25 ns)
	'fmul' operation ('tmp_1_4_2', conv/conv_1.cpp:26) [571]  (12.4 ns)

 <State 66>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4_2', conv/conv_1.cpp:26) [571]  (12.4 ns)
	'fadd' operation ('w_sum_3_4_2', conv/conv_1.cpp:26) [572]  (22.6 ns)

 <State 67>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_2', conv/conv_1.cpp:26) [572]  (22.6 ns)

 <State 68>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [576]  (22.6 ns)
	'fcmp' operation ('tmp_39', conv/conv_1.cpp:34) [583]  (6.79 ns)
	'and' operation ('and_ln34_4', conv/conv_1.cpp:34) [584]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv_1.cpp:34) [585]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_4', conv/conv_1.cpp:34 on array 'conv_out' [586]  (3.25 ns)

 <State 69>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_5_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv/conv_1.cpp:21) [591]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv_1.cpp:26) [599]  (1.78 ns)
	'add' operation ('add_ln26_113', conv/conv_1.cpp:26) [601]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_15', conv/conv_1.cpp:26) [603]  (0 ns)
	'load' operation ('conv_input_load_15', conv/conv_1.cpp:26) on array 'conv_input' [605]  (3.25 ns)

 <State 70>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_15', conv/conv_1.cpp:26) on array 'conv_input' [605]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [606]  (12.4 ns)

 <State 71>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [606]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [607]  (22.6 ns)

 <State 72>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [607]  (22.6 ns)

 <State 73>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_5_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv/conv_1.cpp:21) [615]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv_1.cpp:26) [623]  (1.78 ns)
	'add' operation ('add_ln26_114', conv/conv_1.cpp:26) [625]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_16', conv/conv_1.cpp:26) [627]  (0 ns)
	'load' operation ('conv_input_load_16', conv/conv_1.cpp:26) on array 'conv_input' [629]  (3.25 ns)

 <State 74>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_16', conv/conv_1.cpp:26) on array 'conv_input' [629]  (3.25 ns)
	'fmul' operation ('tmp_1_5_1', conv/conv_1.cpp:26) [630]  (12.4 ns)

 <State 75>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5_1', conv/conv_1.cpp:26) [630]  (12.4 ns)
	'fadd' operation ('w_sum_3_5_1', conv/conv_1.cpp:26) [631]  (22.6 ns)

 <State 76>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_1', conv/conv_1.cpp:26) [631]  (22.6 ns)

 <State 77>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_5_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_5', conv/conv_1.cpp:26) ('w_sum_3_5_1', conv/conv_1.cpp:26) ('w_sum_3_5_2', conv/conv_1.cpp:26) [638]  (0 ns)
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [659]  (22.6 ns)

 <State 78>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_17', conv/conv_1.cpp:26) on array 'conv_input' [653]  (3.25 ns)
	'fmul' operation ('tmp_1_5_2', conv/conv_1.cpp:26) [654]  (12.4 ns)

 <State 79>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5_2', conv/conv_1.cpp:26) [654]  (12.4 ns)
	'fadd' operation ('w_sum_3_5_2', conv/conv_1.cpp:26) [655]  (22.6 ns)

 <State 80>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_2', conv/conv_1.cpp:26) [655]  (22.6 ns)

 <State 81>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [659]  (22.6 ns)
	'fcmp' operation ('tmp_47', conv/conv_1.cpp:34) [666]  (6.79 ns)
	'and' operation ('and_ln34_5', conv/conv_1.cpp:34) [667]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv_1.cpp:34) [668]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_5', conv/conv_1.cpp:34 on array 'conv_out' [669]  (3.25 ns)

 <State 82>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_6_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv/conv_1.cpp:21) [674]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv_1.cpp:26) [682]  (1.78 ns)
	'add' operation ('add_ln26_116', conv/conv_1.cpp:26) [684]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_18', conv/conv_1.cpp:26) [686]  (0 ns)
	'load' operation ('conv_input_load_18', conv/conv_1.cpp:26) on array 'conv_input' [688]  (3.25 ns)

 <State 83>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_18', conv/conv_1.cpp:26) on array 'conv_input' [688]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [689]  (12.4 ns)

 <State 84>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [689]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [690]  (22.6 ns)

 <State 85>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [690]  (22.6 ns)

 <State 86>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_6_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv/conv_1.cpp:21) [698]  (0 ns)
	'add' operation ('add_ln26_20', conv/conv_1.cpp:26) [706]  (1.78 ns)
	'add' operation ('add_ln26_117', conv/conv_1.cpp:26) [708]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_19', conv/conv_1.cpp:26) [710]  (0 ns)
	'load' operation ('conv_input_load_19', conv/conv_1.cpp:26) on array 'conv_input' [712]  (3.25 ns)

 <State 87>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_19', conv/conv_1.cpp:26) on array 'conv_input' [712]  (3.25 ns)
	'fmul' operation ('tmp_1_6_1', conv/conv_1.cpp:26) [713]  (12.4 ns)

 <State 88>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6_1', conv/conv_1.cpp:26) [713]  (12.4 ns)
	'fadd' operation ('w_sum_3_6_1', conv/conv_1.cpp:26) [714]  (22.6 ns)

 <State 89>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_1', conv/conv_1.cpp:26) [714]  (22.6 ns)

 <State 90>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_6_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_6', conv/conv_1.cpp:26) ('w_sum_3_6_1', conv/conv_1.cpp:26) ('w_sum_3_6_2', conv/conv_1.cpp:26) [721]  (0 ns)
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [742]  (22.6 ns)

 <State 91>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_20', conv/conv_1.cpp:26) on array 'conv_input' [736]  (3.25 ns)
	'fmul' operation ('tmp_1_6_2', conv/conv_1.cpp:26) [737]  (12.4 ns)

 <State 92>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6_2', conv/conv_1.cpp:26) [737]  (12.4 ns)
	'fadd' operation ('w_sum_3_6_2', conv/conv_1.cpp:26) [738]  (22.6 ns)

 <State 93>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_2', conv/conv_1.cpp:26) [738]  (22.6 ns)

 <State 94>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [742]  (22.6 ns)
	'fcmp' operation ('tmp_55', conv/conv_1.cpp:34) [749]  (6.79 ns)
	'and' operation ('and_ln34_6', conv/conv_1.cpp:34) [750]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv_1.cpp:34) [751]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_6', conv/conv_1.cpp:34 on array 'conv_out' [752]  (3.25 ns)

 <State 95>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_7_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv/conv_1.cpp:21) [757]  (0 ns)
	'add' operation ('add_ln26_22', conv/conv_1.cpp:26) [765]  (1.78 ns)
	'add' operation ('add_ln26_119', conv/conv_1.cpp:26) [767]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_21', conv/conv_1.cpp:26) [769]  (0 ns)
	'load' operation ('conv_input_load_21', conv/conv_1.cpp:26) on array 'conv_input' [771]  (3.25 ns)

 <State 96>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_21', conv/conv_1.cpp:26) on array 'conv_input' [771]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [772]  (12.4 ns)

 <State 97>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [772]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [773]  (22.6 ns)

 <State 98>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [773]  (22.6 ns)

 <State 99>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_7_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv/conv_1.cpp:21) [781]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv_1.cpp:26) [789]  (1.78 ns)
	'add' operation ('add_ln26_120', conv/conv_1.cpp:26) [791]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_22', conv/conv_1.cpp:26) [793]  (0 ns)
	'load' operation ('conv_input_load_22', conv/conv_1.cpp:26) on array 'conv_input' [795]  (3.25 ns)

 <State 100>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_22', conv/conv_1.cpp:26) on array 'conv_input' [795]  (3.25 ns)
	'fmul' operation ('tmp_1_7_1', conv/conv_1.cpp:26) [796]  (12.4 ns)

 <State 101>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7_1', conv/conv_1.cpp:26) [796]  (12.4 ns)
	'fadd' operation ('w_sum_3_7_1', conv/conv_1.cpp:26) [797]  (22.6 ns)

 <State 102>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_1', conv/conv_1.cpp:26) [797]  (22.6 ns)

 <State 103>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_7_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_7', conv/conv_1.cpp:26) ('w_sum_3_7_1', conv/conv_1.cpp:26) ('w_sum_3_7_2', conv/conv_1.cpp:26) [804]  (0 ns)
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [825]  (22.6 ns)

 <State 104>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_23', conv/conv_1.cpp:26) on array 'conv_input' [819]  (3.25 ns)
	'fmul' operation ('tmp_1_7_2', conv/conv_1.cpp:26) [820]  (12.4 ns)

 <State 105>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7_2', conv/conv_1.cpp:26) [820]  (12.4 ns)
	'fadd' operation ('w_sum_3_7_2', conv/conv_1.cpp:26) [821]  (22.6 ns)

 <State 106>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_2', conv/conv_1.cpp:26) [821]  (22.6 ns)

 <State 107>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [825]  (22.6 ns)
	'fcmp' operation ('tmp_63', conv/conv_1.cpp:34) [832]  (6.79 ns)
	'and' operation ('and_ln34_7', conv/conv_1.cpp:34) [833]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv_1.cpp:34) [834]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_7', conv/conv_1.cpp:34 on array 'conv_out' [835]  (3.25 ns)

 <State 108>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_8_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv/conv_1.cpp:21) [840]  (0 ns)
	'add' operation ('add_ln26_25', conv/conv_1.cpp:26) [848]  (1.78 ns)
	'add' operation ('add_ln26_122', conv/conv_1.cpp:26) [850]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_24', conv/conv_1.cpp:26) [852]  (0 ns)
	'load' operation ('conv_input_load_24', conv/conv_1.cpp:26) on array 'conv_input' [854]  (3.25 ns)

 <State 109>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_24', conv/conv_1.cpp:26) on array 'conv_input' [854]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [855]  (12.4 ns)

 <State 110>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [855]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [856]  (22.6 ns)

 <State 111>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [856]  (22.6 ns)

 <State 112>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_8_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_25', conv/conv_1.cpp:21) [864]  (0 ns)
	'add' operation ('add_ln26_26', conv/conv_1.cpp:26) [872]  (1.78 ns)
	'add' operation ('add_ln26_123', conv/conv_1.cpp:26) [874]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_25', conv/conv_1.cpp:26) [876]  (0 ns)
	'load' operation ('conv_input_load_25', conv/conv_1.cpp:26) on array 'conv_input' [878]  (3.25 ns)

 <State 113>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_25', conv/conv_1.cpp:26) on array 'conv_input' [878]  (3.25 ns)
	'fmul' operation ('tmp_1_8_1', conv/conv_1.cpp:26) [879]  (12.4 ns)

 <State 114>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8_1', conv/conv_1.cpp:26) [879]  (12.4 ns)
	'fadd' operation ('w_sum_3_8_1', conv/conv_1.cpp:26) [880]  (22.6 ns)

 <State 115>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_1', conv/conv_1.cpp:26) [880]  (22.6 ns)

 <State 116>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_8_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_8', conv/conv_1.cpp:26) ('w_sum_3_8_1', conv/conv_1.cpp:26) ('w_sum_3_8_2', conv/conv_1.cpp:26) [887]  (0 ns)
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [908]  (22.6 ns)

 <State 117>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_26', conv/conv_1.cpp:26) on array 'conv_input' [902]  (3.25 ns)
	'fmul' operation ('tmp_1_8_2', conv/conv_1.cpp:26) [903]  (12.4 ns)

 <State 118>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8_2', conv/conv_1.cpp:26) [903]  (12.4 ns)
	'fadd' operation ('w_sum_3_8_2', conv/conv_1.cpp:26) [904]  (22.6 ns)

 <State 119>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_2', conv/conv_1.cpp:26) [904]  (22.6 ns)

 <State 120>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [908]  (22.6 ns)
	'fcmp' operation ('tmp_71', conv/conv_1.cpp:34) [915]  (6.79 ns)
	'and' operation ('and_ln34_8', conv/conv_1.cpp:34) [916]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv_1.cpp:34) [917]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_8', conv/conv_1.cpp:34 on array 'conv_out' [918]  (3.25 ns)

 <State 121>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_9_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_27', conv/conv_1.cpp:21) [923]  (0 ns)
	'add' operation ('add_ln26_28', conv/conv_1.cpp:26) [931]  (1.78 ns)
	'add' operation ('add_ln26_125', conv/conv_1.cpp:26) [933]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_27', conv/conv_1.cpp:26) [935]  (0 ns)
	'load' operation ('conv_input_load_27', conv/conv_1.cpp:26) on array 'conv_input' [937]  (3.25 ns)

 <State 122>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_27', conv/conv_1.cpp:26) on array 'conv_input' [937]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [938]  (12.4 ns)

 <State 123>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [938]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [939]  (22.6 ns)

 <State 124>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [939]  (22.6 ns)

 <State 125>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_9_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_28', conv/conv_1.cpp:21) [947]  (0 ns)
	'add' operation ('add_ln26_29', conv/conv_1.cpp:26) [955]  (1.78 ns)
	'add' operation ('add_ln26_126', conv/conv_1.cpp:26) [957]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_28', conv/conv_1.cpp:26) [959]  (0 ns)
	'load' operation ('conv_input_load_28', conv/conv_1.cpp:26) on array 'conv_input' [961]  (3.25 ns)

 <State 126>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_28', conv/conv_1.cpp:26) on array 'conv_input' [961]  (3.25 ns)
	'fmul' operation ('tmp_1_9_1', conv/conv_1.cpp:26) [962]  (12.4 ns)

 <State 127>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9_1', conv/conv_1.cpp:26) [962]  (12.4 ns)
	'fadd' operation ('w_sum_3_9_1', conv/conv_1.cpp:26) [963]  (22.6 ns)

 <State 128>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_1', conv/conv_1.cpp:26) [963]  (22.6 ns)

 <State 129>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_9_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_9', conv/conv_1.cpp:26) ('w_sum_3_9_1', conv/conv_1.cpp:26) ('w_sum_3_9_2', conv/conv_1.cpp:26) [970]  (0 ns)
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [991]  (22.6 ns)

 <State 130>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_29', conv/conv_1.cpp:26) on array 'conv_input' [985]  (3.25 ns)
	'fmul' operation ('tmp_1_9_2', conv/conv_1.cpp:26) [986]  (12.4 ns)

 <State 131>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9_2', conv/conv_1.cpp:26) [986]  (12.4 ns)
	'fadd' operation ('w_sum_3_9_2', conv/conv_1.cpp:26) [987]  (22.6 ns)

 <State 132>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_2', conv/conv_1.cpp:26) [987]  (22.6 ns)

 <State 133>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [991]  (22.6 ns)
	'fcmp' operation ('tmp_79', conv/conv_1.cpp:34) [998]  (6.79 ns)
	'and' operation ('and_ln34_9', conv/conv_1.cpp:34) [999]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv_1.cpp:34) [1000]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_9', conv/conv_1.cpp:34 on array 'conv_out' [1001]  (3.25 ns)

 <State 134>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_10_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_30', conv/conv_1.cpp:21) [1006]  (0 ns)
	'add' operation ('add_ln26_31', conv/conv_1.cpp:26) [1014]  (1.78 ns)
	'add' operation ('add_ln26_128', conv/conv_1.cpp:26) [1016]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_30', conv/conv_1.cpp:26) [1018]  (0 ns)
	'load' operation ('conv_input_load_30', conv/conv_1.cpp:26) on array 'conv_input' [1020]  (3.25 ns)

 <State 135>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_30', conv/conv_1.cpp:26) on array 'conv_input' [1020]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [1021]  (12.4 ns)

 <State 136>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [1021]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [1022]  (22.6 ns)

 <State 137>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [1022]  (22.6 ns)

 <State 138>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_10_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_31', conv/conv_1.cpp:21) [1030]  (0 ns)
	'add' operation ('add_ln26_32', conv/conv_1.cpp:26) [1038]  (1.78 ns)
	'add' operation ('add_ln26_129', conv/conv_1.cpp:26) [1040]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_31', conv/conv_1.cpp:26) [1042]  (0 ns)
	'load' operation ('conv_input_load_31', conv/conv_1.cpp:26) on array 'conv_input' [1044]  (3.25 ns)

 <State 139>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_31', conv/conv_1.cpp:26) on array 'conv_input' [1044]  (3.25 ns)
	'fmul' operation ('tmp_1_10_1', conv/conv_1.cpp:26) [1045]  (12.4 ns)

 <State 140>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10_1', conv/conv_1.cpp:26) [1045]  (12.4 ns)
	'fadd' operation ('w_sum_3_10_1', conv/conv_1.cpp:26) [1046]  (22.6 ns)

 <State 141>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_1', conv/conv_1.cpp:26) [1046]  (22.6 ns)

 <State 142>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_10_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_s', conv/conv_1.cpp:26) ('w_sum_3_10_1', conv/conv_1.cpp:26) ('w_sum_3_10_2', conv/conv_1.cpp:26) [1053]  (0 ns)
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [1074]  (22.6 ns)

 <State 143>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_32', conv/conv_1.cpp:26) on array 'conv_input' [1068]  (3.25 ns)
	'fmul' operation ('tmp_1_10_2', conv/conv_1.cpp:26) [1069]  (12.4 ns)

 <State 144>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10_2', conv/conv_1.cpp:26) [1069]  (12.4 ns)
	'fadd' operation ('w_sum_3_10_2', conv/conv_1.cpp:26) [1070]  (22.6 ns)

 <State 145>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_2', conv/conv_1.cpp:26) [1070]  (22.6 ns)

 <State 146>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [1074]  (22.6 ns)
	'fcmp' operation ('tmp_87', conv/conv_1.cpp:34) [1081]  (6.79 ns)
	'and' operation ('and_ln34_10', conv/conv_1.cpp:34) [1082]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv_1.cpp:34) [1083]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_10', conv/conv_1.cpp:34 on array 'conv_out' [1084]  (3.25 ns)

 <State 147>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_11_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_33', conv/conv_1.cpp:21) [1089]  (0 ns)
	'add' operation ('add_ln26_34', conv/conv_1.cpp:26) [1097]  (1.78 ns)
	'add' operation ('add_ln26_131', conv/conv_1.cpp:26) [1099]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_33', conv/conv_1.cpp:26) [1101]  (0 ns)
	'load' operation ('conv_input_load_33', conv/conv_1.cpp:26) on array 'conv_input' [1103]  (3.25 ns)

 <State 148>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_33', conv/conv_1.cpp:26) on array 'conv_input' [1103]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1104]  (12.4 ns)

 <State 149>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [1104]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1105]  (22.6 ns)

 <State 150>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [1105]  (22.6 ns)

 <State 151>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_11_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_34', conv/conv_1.cpp:21) [1113]  (0 ns)
	'add' operation ('add_ln26_35', conv/conv_1.cpp:26) [1121]  (1.78 ns)
	'add' operation ('add_ln26_132', conv/conv_1.cpp:26) [1123]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_34', conv/conv_1.cpp:26) [1125]  (0 ns)
	'load' operation ('conv_input_load_34', conv/conv_1.cpp:26) on array 'conv_input' [1127]  (3.25 ns)

 <State 152>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_34', conv/conv_1.cpp:26) on array 'conv_input' [1127]  (3.25 ns)
	'fmul' operation ('tmp_1_11_1', conv/conv_1.cpp:26) [1128]  (12.4 ns)

 <State 153>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11_1', conv/conv_1.cpp:26) [1128]  (12.4 ns)
	'fadd' operation ('w_sum_3_11_1', conv/conv_1.cpp:26) [1129]  (22.6 ns)

 <State 154>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_1', conv/conv_1.cpp:26) [1129]  (22.6 ns)

 <State 155>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_11_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_10', conv/conv_1.cpp:26) ('w_sum_3_11_1', conv/conv_1.cpp:26) ('w_sum_3_11_2', conv/conv_1.cpp:26) [1136]  (0 ns)
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1157]  (22.6 ns)

 <State 156>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_35', conv/conv_1.cpp:26) on array 'conv_input' [1151]  (3.25 ns)
	'fmul' operation ('tmp_1_11_2', conv/conv_1.cpp:26) [1152]  (12.4 ns)

 <State 157>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11_2', conv/conv_1.cpp:26) [1152]  (12.4 ns)
	'fadd' operation ('w_sum_3_11_2', conv/conv_1.cpp:26) [1153]  (22.6 ns)

 <State 158>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_2', conv/conv_1.cpp:26) [1153]  (22.6 ns)

 <State 159>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [1157]  (22.6 ns)
	'fcmp' operation ('tmp_95', conv/conv_1.cpp:34) [1164]  (6.79 ns)
	'and' operation ('and_ln34_11', conv/conv_1.cpp:34) [1165]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv_1.cpp:34) [1166]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_11', conv/conv_1.cpp:34 on array 'conv_out' [1167]  (3.25 ns)

 <State 160>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_12_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_36', conv/conv_1.cpp:21) [1172]  (0 ns)
	'add' operation ('add_ln26_37', conv/conv_1.cpp:26) [1180]  (1.78 ns)
	'add' operation ('add_ln26_134', conv/conv_1.cpp:26) [1182]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_36', conv/conv_1.cpp:26) [1184]  (0 ns)
	'load' operation ('conv_input_load_36', conv/conv_1.cpp:26) on array 'conv_input' [1186]  (3.25 ns)

 <State 161>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_36', conv/conv_1.cpp:26) on array 'conv_input' [1186]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1187]  (12.4 ns)

 <State 162>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [1187]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1188]  (22.6 ns)

 <State 163>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [1188]  (22.6 ns)

 <State 164>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_12_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_37', conv/conv_1.cpp:21) [1196]  (0 ns)
	'add' operation ('add_ln26_38', conv/conv_1.cpp:26) [1204]  (1.78 ns)
	'add' operation ('add_ln26_135', conv/conv_1.cpp:26) [1206]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_37', conv/conv_1.cpp:26) [1208]  (0 ns)
	'load' operation ('conv_input_load_37', conv/conv_1.cpp:26) on array 'conv_input' [1210]  (3.25 ns)

 <State 165>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_37', conv/conv_1.cpp:26) on array 'conv_input' [1210]  (3.25 ns)
	'fmul' operation ('tmp_1_12_1', conv/conv_1.cpp:26) [1211]  (12.4 ns)

 <State 166>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12_1', conv/conv_1.cpp:26) [1211]  (12.4 ns)
	'fadd' operation ('w_sum_3_12_1', conv/conv_1.cpp:26) [1212]  (22.6 ns)

 <State 167>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_1', conv/conv_1.cpp:26) [1212]  (22.6 ns)

 <State 168>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_12_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_11', conv/conv_1.cpp:26) ('w_sum_3_12_1', conv/conv_1.cpp:26) ('w_sum_3_12_2', conv/conv_1.cpp:26) [1219]  (0 ns)
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1240]  (22.6 ns)

 <State 169>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_38', conv/conv_1.cpp:26) on array 'conv_input' [1234]  (3.25 ns)
	'fmul' operation ('tmp_1_12_2', conv/conv_1.cpp:26) [1235]  (12.4 ns)

 <State 170>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12_2', conv/conv_1.cpp:26) [1235]  (12.4 ns)
	'fadd' operation ('w_sum_3_12_2', conv/conv_1.cpp:26) [1236]  (22.6 ns)

 <State 171>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_2', conv/conv_1.cpp:26) [1236]  (22.6 ns)

 <State 172>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [1240]  (22.6 ns)
	'fcmp' operation ('tmp_103', conv/conv_1.cpp:34) [1247]  (6.79 ns)
	'and' operation ('and_ln34_12', conv/conv_1.cpp:34) [1248]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv_1.cpp:34) [1249]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_12', conv/conv_1.cpp:34 on array 'conv_out' [1250]  (3.25 ns)

 <State 173>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_13_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_39', conv/conv_1.cpp:21) [1255]  (0 ns)
	'add' operation ('add_ln26_40', conv/conv_1.cpp:26) [1263]  (1.78 ns)
	'add' operation ('add_ln26_137', conv/conv_1.cpp:26) [1265]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_39', conv/conv_1.cpp:26) [1267]  (0 ns)
	'load' operation ('conv_input_load_39', conv/conv_1.cpp:26) on array 'conv_input' [1269]  (3.25 ns)

 <State 174>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_39', conv/conv_1.cpp:26) on array 'conv_input' [1269]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1270]  (12.4 ns)

 <State 175>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [1270]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1271]  (22.6 ns)

 <State 176>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [1271]  (22.6 ns)

 <State 177>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_13_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_40', conv/conv_1.cpp:21) [1279]  (0 ns)
	'add' operation ('add_ln26_41', conv/conv_1.cpp:26) [1287]  (1.78 ns)
	'add' operation ('add_ln26_138', conv/conv_1.cpp:26) [1289]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_40', conv/conv_1.cpp:26) [1291]  (0 ns)
	'load' operation ('conv_input_load_40', conv/conv_1.cpp:26) on array 'conv_input' [1293]  (3.25 ns)

 <State 178>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_40', conv/conv_1.cpp:26) on array 'conv_input' [1293]  (3.25 ns)
	'fmul' operation ('tmp_1_13_1', conv/conv_1.cpp:26) [1294]  (12.4 ns)

 <State 179>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13_1', conv/conv_1.cpp:26) [1294]  (12.4 ns)
	'fadd' operation ('w_sum_3_13_1', conv/conv_1.cpp:26) [1295]  (22.6 ns)

 <State 180>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_1', conv/conv_1.cpp:26) [1295]  (22.6 ns)

 <State 181>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_13_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_12', conv/conv_1.cpp:26) ('w_sum_3_13_1', conv/conv_1.cpp:26) ('w_sum_3_13_2', conv/conv_1.cpp:26) [1302]  (0 ns)
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1323]  (22.6 ns)

 <State 182>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_41', conv/conv_1.cpp:26) on array 'conv_input' [1317]  (3.25 ns)
	'fmul' operation ('tmp_1_13_2', conv/conv_1.cpp:26) [1318]  (12.4 ns)

 <State 183>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13_2', conv/conv_1.cpp:26) [1318]  (12.4 ns)
	'fadd' operation ('w_sum_3_13_2', conv/conv_1.cpp:26) [1319]  (22.6 ns)

 <State 184>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_2', conv/conv_1.cpp:26) [1319]  (22.6 ns)

 <State 185>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [1323]  (22.6 ns)
	'fcmp' operation ('tmp_111', conv/conv_1.cpp:34) [1330]  (6.79 ns)
	'and' operation ('and_ln34_13', conv/conv_1.cpp:34) [1331]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv_1.cpp:34) [1332]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_13', conv/conv_1.cpp:34 on array 'conv_out' [1333]  (3.25 ns)

 <State 186>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_14_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_42', conv/conv_1.cpp:21) [1338]  (0 ns)
	'add' operation ('add_ln26_43', conv/conv_1.cpp:26) [1346]  (1.78 ns)
	'add' operation ('add_ln26_140', conv/conv_1.cpp:26) [1348]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_42', conv/conv_1.cpp:26) [1350]  (0 ns)
	'load' operation ('conv_input_load_42', conv/conv_1.cpp:26) on array 'conv_input' [1352]  (3.25 ns)

 <State 187>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_42', conv/conv_1.cpp:26) on array 'conv_input' [1352]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1353]  (12.4 ns)

 <State 188>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [1353]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1354]  (22.6 ns)

 <State 189>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [1354]  (22.6 ns)

 <State 190>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_14_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_43', conv/conv_1.cpp:21) [1362]  (0 ns)
	'add' operation ('add_ln26_44', conv/conv_1.cpp:26) [1370]  (1.78 ns)
	'add' operation ('add_ln26_141', conv/conv_1.cpp:26) [1372]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_43', conv/conv_1.cpp:26) [1374]  (0 ns)
	'load' operation ('conv_input_load_43', conv/conv_1.cpp:26) on array 'conv_input' [1376]  (3.25 ns)

 <State 191>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_43', conv/conv_1.cpp:26) on array 'conv_input' [1376]  (3.25 ns)
	'fmul' operation ('tmp_1_14_1', conv/conv_1.cpp:26) [1377]  (12.4 ns)

 <State 192>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14_1', conv/conv_1.cpp:26) [1377]  (12.4 ns)
	'fadd' operation ('w_sum_3_14_1', conv/conv_1.cpp:26) [1378]  (22.6 ns)

 <State 193>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_1', conv/conv_1.cpp:26) [1378]  (22.6 ns)

 <State 194>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_14_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_13', conv/conv_1.cpp:26) ('w_sum_3_14_1', conv/conv_1.cpp:26) ('w_sum_3_14_2', conv/conv_1.cpp:26) [1385]  (0 ns)
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1406]  (22.6 ns)

 <State 195>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_44', conv/conv_1.cpp:26) on array 'conv_input' [1400]  (3.25 ns)
	'fmul' operation ('tmp_1_14_2', conv/conv_1.cpp:26) [1401]  (12.4 ns)

 <State 196>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14_2', conv/conv_1.cpp:26) [1401]  (12.4 ns)
	'fadd' operation ('w_sum_3_14_2', conv/conv_1.cpp:26) [1402]  (22.6 ns)

 <State 197>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_2', conv/conv_1.cpp:26) [1402]  (22.6 ns)

 <State 198>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [1406]  (22.6 ns)
	'fcmp' operation ('tmp_119', conv/conv_1.cpp:34) [1413]  (6.79 ns)
	'and' operation ('and_ln34_14', conv/conv_1.cpp:34) [1414]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv_1.cpp:34) [1415]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_14', conv/conv_1.cpp:34 on array 'conv_out' [1416]  (3.25 ns)

 <State 199>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_15_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_45', conv/conv_1.cpp:21) [1421]  (0 ns)
	'add' operation ('add_ln26_46', conv/conv_1.cpp:26) [1429]  (1.78 ns)
	'add' operation ('add_ln26_143', conv/conv_1.cpp:26) [1431]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_45', conv/conv_1.cpp:26) [1433]  (0 ns)
	'load' operation ('conv_input_load_45', conv/conv_1.cpp:26) on array 'conv_input' [1435]  (3.25 ns)

 <State 200>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_45', conv/conv_1.cpp:26) on array 'conv_input' [1435]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1436]  (12.4 ns)

 <State 201>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1436]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1437]  (22.6 ns)

 <State 202>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1437]  (22.6 ns)

 <State 203>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_15_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_46', conv/conv_1.cpp:21) [1445]  (0 ns)
	'add' operation ('add_ln26_47', conv/conv_1.cpp:26) [1453]  (1.78 ns)
	'add' operation ('add_ln26_144', conv/conv_1.cpp:26) [1455]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_46', conv/conv_1.cpp:26) [1457]  (0 ns)
	'load' operation ('conv_input_load_46', conv/conv_1.cpp:26) on array 'conv_input' [1459]  (3.25 ns)

 <State 204>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_46', conv/conv_1.cpp:26) on array 'conv_input' [1459]  (3.25 ns)
	'fmul' operation ('tmp_1_15_1', conv/conv_1.cpp:26) [1460]  (12.4 ns)

 <State 205>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15_1', conv/conv_1.cpp:26) [1460]  (12.4 ns)
	'fadd' operation ('w_sum_3_15_1', conv/conv_1.cpp:26) [1461]  (22.6 ns)

 <State 206>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_1', conv/conv_1.cpp:26) [1461]  (22.6 ns)

 <State 207>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_15_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_14', conv/conv_1.cpp:26) ('w_sum_3_15_1', conv/conv_1.cpp:26) ('w_sum_3_15_2', conv/conv_1.cpp:26) [1468]  (0 ns)
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1489]  (22.6 ns)

 <State 208>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_47', conv/conv_1.cpp:26) on array 'conv_input' [1483]  (3.25 ns)
	'fmul' operation ('tmp_1_15_2', conv/conv_1.cpp:26) [1484]  (12.4 ns)

 <State 209>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15_2', conv/conv_1.cpp:26) [1484]  (12.4 ns)
	'fadd' operation ('w_sum_3_15_2', conv/conv_1.cpp:26) [1485]  (22.6 ns)

 <State 210>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_2', conv/conv_1.cpp:26) [1485]  (22.6 ns)

 <State 211>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1489]  (22.6 ns)
	'fcmp' operation ('tmp_129', conv/conv_1.cpp:34) [1496]  (6.79 ns)
	'and' operation ('and_ln34_15', conv/conv_1.cpp:34) [1497]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv_1.cpp:34) [1498]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_15', conv/conv_1.cpp:34 on array 'conv_out' [1499]  (3.25 ns)

 <State 212>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_16_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_48', conv/conv_1.cpp:21) [1504]  (0 ns)
	'add' operation ('add_ln26_49', conv/conv_1.cpp:26) [1512]  (1.78 ns)
	'add' operation ('add_ln26_146', conv/conv_1.cpp:26) [1514]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_48', conv/conv_1.cpp:26) [1516]  (0 ns)
	'load' operation ('conv_input_load_48', conv/conv_1.cpp:26) on array 'conv_input' [1518]  (3.25 ns)

 <State 213>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_48', conv/conv_1.cpp:26) on array 'conv_input' [1518]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1519]  (12.4 ns)

 <State 214>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1519]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1520]  (22.6 ns)

 <State 215>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1520]  (22.6 ns)

 <State 216>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_16_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_49', conv/conv_1.cpp:21) [1528]  (0 ns)
	'add' operation ('add_ln26_50', conv/conv_1.cpp:26) [1536]  (1.78 ns)
	'add' operation ('add_ln26_147', conv/conv_1.cpp:26) [1538]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_49', conv/conv_1.cpp:26) [1540]  (0 ns)
	'load' operation ('conv_input_load_49', conv/conv_1.cpp:26) on array 'conv_input' [1542]  (3.25 ns)

 <State 217>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_49', conv/conv_1.cpp:26) on array 'conv_input' [1542]  (3.25 ns)
	'fmul' operation ('tmp_1_16_1', conv/conv_1.cpp:26) [1543]  (12.4 ns)

 <State 218>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16_1', conv/conv_1.cpp:26) [1543]  (12.4 ns)
	'fadd' operation ('w_sum_3_16_1', conv/conv_1.cpp:26) [1544]  (22.6 ns)

 <State 219>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_1', conv/conv_1.cpp:26) [1544]  (22.6 ns)

 <State 220>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_16_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_15', conv/conv_1.cpp:26) ('w_sum_3_16_1', conv/conv_1.cpp:26) ('w_sum_3_16_2', conv/conv_1.cpp:26) [1551]  (0 ns)
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1572]  (22.6 ns)

 <State 221>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_50', conv/conv_1.cpp:26) on array 'conv_input' [1566]  (3.25 ns)
	'fmul' operation ('tmp_1_16_2', conv/conv_1.cpp:26) [1567]  (12.4 ns)

 <State 222>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16_2', conv/conv_1.cpp:26) [1567]  (12.4 ns)
	'fadd' operation ('w_sum_3_16_2', conv/conv_1.cpp:26) [1568]  (22.6 ns)

 <State 223>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_2', conv/conv_1.cpp:26) [1568]  (22.6 ns)

 <State 224>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1572]  (22.6 ns)
	'fcmp' operation ('tmp_139', conv/conv_1.cpp:34) [1579]  (6.79 ns)
	'and' operation ('and_ln34_16', conv/conv_1.cpp:34) [1580]  (0 ns)
	'select' operation ('select_ln34_16', conv/conv_1.cpp:34) [1581]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_16', conv/conv_1.cpp:34 on array 'conv_out' [1582]  (3.25 ns)

 <State 225>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_17_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_51', conv/conv_1.cpp:21) [1587]  (0 ns)
	'add' operation ('add_ln26_52', conv/conv_1.cpp:26) [1595]  (1.78 ns)
	'add' operation ('add_ln26_149', conv/conv_1.cpp:26) [1597]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_51', conv/conv_1.cpp:26) [1599]  (0 ns)
	'load' operation ('conv_input_load_51', conv/conv_1.cpp:26) on array 'conv_input' [1601]  (3.25 ns)

 <State 226>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_51', conv/conv_1.cpp:26) on array 'conv_input' [1601]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1602]  (12.4 ns)

 <State 227>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1602]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1603]  (22.6 ns)

 <State 228>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1603]  (22.6 ns)

 <State 229>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_17_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_52', conv/conv_1.cpp:21) [1611]  (0 ns)
	'add' operation ('add_ln26_53', conv/conv_1.cpp:26) [1619]  (1.78 ns)
	'add' operation ('add_ln26_150', conv/conv_1.cpp:26) [1621]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_52', conv/conv_1.cpp:26) [1623]  (0 ns)
	'load' operation ('conv_input_load_52', conv/conv_1.cpp:26) on array 'conv_input' [1625]  (3.25 ns)

 <State 230>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_52', conv/conv_1.cpp:26) on array 'conv_input' [1625]  (3.25 ns)
	'fmul' operation ('tmp_1_17_1', conv/conv_1.cpp:26) [1626]  (12.4 ns)

 <State 231>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17_1', conv/conv_1.cpp:26) [1626]  (12.4 ns)
	'fadd' operation ('w_sum_3_17_1', conv/conv_1.cpp:26) [1627]  (22.6 ns)

 <State 232>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_1', conv/conv_1.cpp:26) [1627]  (22.6 ns)

 <State 233>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_17_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_16', conv/conv_1.cpp:26) ('w_sum_3_17_1', conv/conv_1.cpp:26) ('w_sum_3_17_2', conv/conv_1.cpp:26) [1634]  (0 ns)
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1655]  (22.6 ns)

 <State 234>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_53', conv/conv_1.cpp:26) on array 'conv_input' [1649]  (3.25 ns)
	'fmul' operation ('tmp_1_17_2', conv/conv_1.cpp:26) [1650]  (12.4 ns)

 <State 235>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17_2', conv/conv_1.cpp:26) [1650]  (12.4 ns)
	'fadd' operation ('w_sum_3_17_2', conv/conv_1.cpp:26) [1651]  (22.6 ns)

 <State 236>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_2', conv/conv_1.cpp:26) [1651]  (22.6 ns)

 <State 237>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1655]  (22.6 ns)
	'fcmp' operation ('tmp_149', conv/conv_1.cpp:34) [1662]  (6.79 ns)
	'and' operation ('and_ln34_17', conv/conv_1.cpp:34) [1663]  (0 ns)
	'select' operation ('select_ln34_17', conv/conv_1.cpp:34) [1664]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_17', conv/conv_1.cpp:34 on array 'conv_out' [1665]  (3.25 ns)

 <State 238>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_18_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_54', conv/conv_1.cpp:21) [1670]  (0 ns)
	'add' operation ('add_ln26_55', conv/conv_1.cpp:26) [1678]  (1.78 ns)
	'add' operation ('add_ln26_152', conv/conv_1.cpp:26) [1680]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_54', conv/conv_1.cpp:26) [1682]  (0 ns)
	'load' operation ('conv_input_load_54', conv/conv_1.cpp:26) on array 'conv_input' [1684]  (3.25 ns)

 <State 239>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_54', conv/conv_1.cpp:26) on array 'conv_input' [1684]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1685]  (12.4 ns)

 <State 240>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1685]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1686]  (22.6 ns)

 <State 241>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1686]  (22.6 ns)

 <State 242>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_18_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_55', conv/conv_1.cpp:21) [1694]  (0 ns)
	'add' operation ('add_ln26_56', conv/conv_1.cpp:26) [1702]  (1.78 ns)
	'add' operation ('add_ln26_153', conv/conv_1.cpp:26) [1704]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_55', conv/conv_1.cpp:26) [1706]  (0 ns)
	'load' operation ('conv_input_load_55', conv/conv_1.cpp:26) on array 'conv_input' [1708]  (3.25 ns)

 <State 243>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_55', conv/conv_1.cpp:26) on array 'conv_input' [1708]  (3.25 ns)
	'fmul' operation ('tmp_1_18_1', conv/conv_1.cpp:26) [1709]  (12.4 ns)

 <State 244>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18_1', conv/conv_1.cpp:26) [1709]  (12.4 ns)
	'fadd' operation ('w_sum_3_18_1', conv/conv_1.cpp:26) [1710]  (22.6 ns)

 <State 245>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_1', conv/conv_1.cpp:26) [1710]  (22.6 ns)

 <State 246>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_18_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_17', conv/conv_1.cpp:26) ('w_sum_3_18_1', conv/conv_1.cpp:26) ('w_sum_3_18_2', conv/conv_1.cpp:26) [1717]  (0 ns)
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1738]  (22.6 ns)

 <State 247>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_56', conv/conv_1.cpp:26) on array 'conv_input' [1732]  (3.25 ns)
	'fmul' operation ('tmp_1_18_2', conv/conv_1.cpp:26) [1733]  (12.4 ns)

 <State 248>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18_2', conv/conv_1.cpp:26) [1733]  (12.4 ns)
	'fadd' operation ('w_sum_3_18_2', conv/conv_1.cpp:26) [1734]  (22.6 ns)

 <State 249>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_2', conv/conv_1.cpp:26) [1734]  (22.6 ns)

 <State 250>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1738]  (22.6 ns)
	'fcmp' operation ('tmp_159', conv/conv_1.cpp:34) [1745]  (6.79 ns)
	'and' operation ('and_ln34_18', conv/conv_1.cpp:34) [1746]  (0 ns)
	'select' operation ('select_ln34_18', conv/conv_1.cpp:34) [1747]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_18', conv/conv_1.cpp:34 on array 'conv_out' [1748]  (3.25 ns)

 <State 251>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_19_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_57', conv/conv_1.cpp:21) [1753]  (0 ns)
	'add' operation ('add_ln26_58', conv/conv_1.cpp:26) [1761]  (1.78 ns)
	'add' operation ('add_ln26_155', conv/conv_1.cpp:26) [1763]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_57', conv/conv_1.cpp:26) [1765]  (0 ns)
	'load' operation ('conv_input_load_57', conv/conv_1.cpp:26) on array 'conv_input' [1767]  (3.25 ns)

 <State 252>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_57', conv/conv_1.cpp:26) on array 'conv_input' [1767]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1768]  (12.4 ns)

 <State 253>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1768]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1769]  (22.6 ns)

 <State 254>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1769]  (22.6 ns)

 <State 255>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_19_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_58', conv/conv_1.cpp:21) [1777]  (0 ns)
	'add' operation ('add_ln26_59', conv/conv_1.cpp:26) [1785]  (1.78 ns)
	'add' operation ('add_ln26_156', conv/conv_1.cpp:26) [1787]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_58', conv/conv_1.cpp:26) [1789]  (0 ns)
	'load' operation ('conv_input_load_58', conv/conv_1.cpp:26) on array 'conv_input' [1791]  (3.25 ns)

 <State 256>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_58', conv/conv_1.cpp:26) on array 'conv_input' [1791]  (3.25 ns)
	'fmul' operation ('tmp_1_19_1', conv/conv_1.cpp:26) [1792]  (12.4 ns)

 <State 257>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19_1', conv/conv_1.cpp:26) [1792]  (12.4 ns)
	'fadd' operation ('w_sum_3_19_1', conv/conv_1.cpp:26) [1793]  (22.6 ns)

 <State 258>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_1', conv/conv_1.cpp:26) [1793]  (22.6 ns)

 <State 259>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_19_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_18', conv/conv_1.cpp:26) ('w_sum_3_19_1', conv/conv_1.cpp:26) ('w_sum_3_19_2', conv/conv_1.cpp:26) [1800]  (0 ns)
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1821]  (22.6 ns)

 <State 260>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_59', conv/conv_1.cpp:26) on array 'conv_input' [1815]  (3.25 ns)
	'fmul' operation ('tmp_1_19_2', conv/conv_1.cpp:26) [1816]  (12.4 ns)

 <State 261>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19_2', conv/conv_1.cpp:26) [1816]  (12.4 ns)
	'fadd' operation ('w_sum_3_19_2', conv/conv_1.cpp:26) [1817]  (22.6 ns)

 <State 262>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_2', conv/conv_1.cpp:26) [1817]  (22.6 ns)

 <State 263>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1821]  (22.6 ns)
	'fcmp' operation ('tmp_169', conv/conv_1.cpp:34) [1828]  (6.79 ns)
	'and' operation ('and_ln34_19', conv/conv_1.cpp:34) [1829]  (0 ns)
	'select' operation ('select_ln34_19', conv/conv_1.cpp:34) [1830]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_19', conv/conv_1.cpp:34 on array 'conv_out' [1831]  (3.25 ns)

 <State 264>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_20_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_60', conv/conv_1.cpp:21) [1836]  (0 ns)
	'add' operation ('add_ln26_61', conv/conv_1.cpp:26) [1844]  (1.78 ns)
	'add' operation ('add_ln26_158', conv/conv_1.cpp:26) [1846]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_60', conv/conv_1.cpp:26) [1848]  (0 ns)
	'load' operation ('conv_input_load_60', conv/conv_1.cpp:26) on array 'conv_input' [1850]  (3.25 ns)

 <State 265>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_60', conv/conv_1.cpp:26) on array 'conv_input' [1850]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1851]  (12.4 ns)

 <State 266>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1851]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1852]  (22.6 ns)

 <State 267>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1852]  (22.6 ns)

 <State 268>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_20_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_61', conv/conv_1.cpp:21) [1860]  (0 ns)
	'add' operation ('add_ln26_62', conv/conv_1.cpp:26) [1868]  (1.78 ns)
	'add' operation ('add_ln26_159', conv/conv_1.cpp:26) [1870]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_61', conv/conv_1.cpp:26) [1872]  (0 ns)
	'load' operation ('conv_input_load_61', conv/conv_1.cpp:26) on array 'conv_input' [1874]  (3.25 ns)

 <State 269>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_61', conv/conv_1.cpp:26) on array 'conv_input' [1874]  (3.25 ns)
	'fmul' operation ('tmp_1_20_1', conv/conv_1.cpp:26) [1875]  (12.4 ns)

 <State 270>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20_1', conv/conv_1.cpp:26) [1875]  (12.4 ns)
	'fadd' operation ('w_sum_3_20_1', conv/conv_1.cpp:26) [1876]  (22.6 ns)

 <State 271>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_1', conv/conv_1.cpp:26) [1876]  (22.6 ns)

 <State 272>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_20_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_19', conv/conv_1.cpp:26) ('w_sum_3_20_1', conv/conv_1.cpp:26) ('w_sum_3_20_2', conv/conv_1.cpp:26) [1883]  (0 ns)
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1904]  (22.6 ns)

 <State 273>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_62', conv/conv_1.cpp:26) on array 'conv_input' [1898]  (3.25 ns)
	'fmul' operation ('tmp_1_20_2', conv/conv_1.cpp:26) [1899]  (12.4 ns)

 <State 274>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20_2', conv/conv_1.cpp:26) [1899]  (12.4 ns)
	'fadd' operation ('w_sum_3_20_2', conv/conv_1.cpp:26) [1900]  (22.6 ns)

 <State 275>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_2', conv/conv_1.cpp:26) [1900]  (22.6 ns)

 <State 276>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1904]  (22.6 ns)
	'fcmp' operation ('tmp_179', conv/conv_1.cpp:34) [1911]  (6.79 ns)
	'and' operation ('and_ln34_20', conv/conv_1.cpp:34) [1912]  (0 ns)
	'select' operation ('select_ln34_20', conv/conv_1.cpp:34) [1913]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_20', conv/conv_1.cpp:34 on array 'conv_out' [1914]  (3.25 ns)

 <State 277>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_21_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_63', conv/conv_1.cpp:21) [1919]  (0 ns)
	'add' operation ('add_ln26_64', conv/conv_1.cpp:26) [1927]  (1.78 ns)
	'add' operation ('add_ln26_161', conv/conv_1.cpp:26) [1929]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_63', conv/conv_1.cpp:26) [1931]  (0 ns)
	'load' operation ('conv_input_load_63', conv/conv_1.cpp:26) on array 'conv_input' [1933]  (3.25 ns)

 <State 278>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_63', conv/conv_1.cpp:26) on array 'conv_input' [1933]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1934]  (12.4 ns)

 <State 279>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1934]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1935]  (22.6 ns)

 <State 280>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1935]  (22.6 ns)

 <State 281>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_21_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_64', conv/conv_1.cpp:21) [1943]  (0 ns)
	'add' operation ('add_ln26_65', conv/conv_1.cpp:26) [1951]  (1.78 ns)
	'add' operation ('add_ln26_162', conv/conv_1.cpp:26) [1953]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_64', conv/conv_1.cpp:26) [1955]  (0 ns)
	'load' operation ('conv_input_load_64', conv/conv_1.cpp:26) on array 'conv_input' [1957]  (3.25 ns)

 <State 282>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_64', conv/conv_1.cpp:26) on array 'conv_input' [1957]  (3.25 ns)
	'fmul' operation ('tmp_1_21_1', conv/conv_1.cpp:26) [1958]  (12.4 ns)

 <State 283>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21_1', conv/conv_1.cpp:26) [1958]  (12.4 ns)
	'fadd' operation ('w_sum_3_21_1', conv/conv_1.cpp:26) [1959]  (22.6 ns)

 <State 284>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_1', conv/conv_1.cpp:26) [1959]  (22.6 ns)

 <State 285>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_21_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_20', conv/conv_1.cpp:26) ('w_sum_3_21_1', conv/conv_1.cpp:26) ('w_sum_3_21_2', conv/conv_1.cpp:26) [1966]  (0 ns)
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1987]  (22.6 ns)

 <State 286>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_65', conv/conv_1.cpp:26) on array 'conv_input' [1981]  (3.25 ns)
	'fmul' operation ('tmp_1_21_2', conv/conv_1.cpp:26) [1982]  (12.4 ns)

 <State 287>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21_2', conv/conv_1.cpp:26) [1982]  (12.4 ns)
	'fadd' operation ('w_sum_3_21_2', conv/conv_1.cpp:26) [1983]  (22.6 ns)

 <State 288>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_2', conv/conv_1.cpp:26) [1983]  (22.6 ns)

 <State 289>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1987]  (22.6 ns)
	'fcmp' operation ('tmp_189', conv/conv_1.cpp:34) [1994]  (6.79 ns)
	'and' operation ('and_ln34_21', conv/conv_1.cpp:34) [1995]  (0 ns)
	'select' operation ('select_ln34_21', conv/conv_1.cpp:34) [1996]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_21', conv/conv_1.cpp:34 on array 'conv_out' [1997]  (3.25 ns)

 <State 290>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_22_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_66', conv/conv_1.cpp:21) [2002]  (0 ns)
	'add' operation ('add_ln26_67', conv/conv_1.cpp:26) [2010]  (1.78 ns)
	'add' operation ('add_ln26_164', conv/conv_1.cpp:26) [2012]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_66', conv/conv_1.cpp:26) [2014]  (0 ns)
	'load' operation ('conv_input_load_66', conv/conv_1.cpp:26) on array 'conv_input' [2016]  (3.25 ns)

 <State 291>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_66', conv/conv_1.cpp:26) on array 'conv_input' [2016]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [2017]  (12.4 ns)

 <State 292>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [2017]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [2018]  (22.6 ns)

 <State 293>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [2018]  (22.6 ns)

 <State 294>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_22_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_67', conv/conv_1.cpp:21) [2026]  (0 ns)
	'add' operation ('add_ln26_68', conv/conv_1.cpp:26) [2034]  (1.78 ns)
	'add' operation ('add_ln26_165', conv/conv_1.cpp:26) [2036]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_67', conv/conv_1.cpp:26) [2038]  (0 ns)
	'load' operation ('conv_input_load_67', conv/conv_1.cpp:26) on array 'conv_input' [2040]  (3.25 ns)

 <State 295>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_67', conv/conv_1.cpp:26) on array 'conv_input' [2040]  (3.25 ns)
	'fmul' operation ('tmp_1_22_1', conv/conv_1.cpp:26) [2041]  (12.4 ns)

 <State 296>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22_1', conv/conv_1.cpp:26) [2041]  (12.4 ns)
	'fadd' operation ('w_sum_3_22_1', conv/conv_1.cpp:26) [2042]  (22.6 ns)

 <State 297>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_1', conv/conv_1.cpp:26) [2042]  (22.6 ns)

 <State 298>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_22_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_21', conv/conv_1.cpp:26) ('w_sum_3_22_1', conv/conv_1.cpp:26) ('w_sum_3_22_2', conv/conv_1.cpp:26) [2049]  (0 ns)
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2070]  (22.6 ns)

 <State 299>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_68', conv/conv_1.cpp:26) on array 'conv_input' [2064]  (3.25 ns)
	'fmul' operation ('tmp_1_22_2', conv/conv_1.cpp:26) [2065]  (12.4 ns)

 <State 300>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22_2', conv/conv_1.cpp:26) [2065]  (12.4 ns)
	'fadd' operation ('w_sum_3_22_2', conv/conv_1.cpp:26) [2066]  (22.6 ns)

 <State 301>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_2', conv/conv_1.cpp:26) [2066]  (22.6 ns)

 <State 302>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [2070]  (22.6 ns)
	'fcmp' operation ('tmp_199', conv/conv_1.cpp:34) [2077]  (6.79 ns)
	'and' operation ('and_ln34_22', conv/conv_1.cpp:34) [2078]  (0 ns)
	'select' operation ('select_ln34_22', conv/conv_1.cpp:34) [2079]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_22', conv/conv_1.cpp:34 on array 'conv_out' [2080]  (3.25 ns)

 <State 303>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_23_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_69', conv/conv_1.cpp:21) [2085]  (0 ns)
	'add' operation ('add_ln26_70', conv/conv_1.cpp:26) [2093]  (1.78 ns)
	'add' operation ('add_ln26_167', conv/conv_1.cpp:26) [2095]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_69', conv/conv_1.cpp:26) [2097]  (0 ns)
	'load' operation ('conv_input_load_69', conv/conv_1.cpp:26) on array 'conv_input' [2099]  (3.25 ns)

 <State 304>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_69', conv/conv_1.cpp:26) on array 'conv_input' [2099]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2100]  (12.4 ns)

 <State 305>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [2100]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2101]  (22.6 ns)

 <State 306>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [2101]  (22.6 ns)

 <State 307>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_23_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_70', conv/conv_1.cpp:21) [2109]  (0 ns)
	'add' operation ('add_ln26_71', conv/conv_1.cpp:26) [2117]  (1.78 ns)
	'add' operation ('add_ln26_168', conv/conv_1.cpp:26) [2119]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_70', conv/conv_1.cpp:26) [2121]  (0 ns)
	'load' operation ('conv_input_load_70', conv/conv_1.cpp:26) on array 'conv_input' [2123]  (3.25 ns)

 <State 308>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_70', conv/conv_1.cpp:26) on array 'conv_input' [2123]  (3.25 ns)
	'fmul' operation ('tmp_1_23_1', conv/conv_1.cpp:26) [2124]  (12.4 ns)

 <State 309>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23_1', conv/conv_1.cpp:26) [2124]  (12.4 ns)
	'fadd' operation ('w_sum_3_23_1', conv/conv_1.cpp:26) [2125]  (22.6 ns)

 <State 310>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_1', conv/conv_1.cpp:26) [2125]  (22.6 ns)

 <State 311>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_23_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_22', conv/conv_1.cpp:26) ('w_sum_3_23_1', conv/conv_1.cpp:26) ('w_sum_3_23_2', conv/conv_1.cpp:26) [2132]  (0 ns)
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2153]  (22.6 ns)

 <State 312>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_71', conv/conv_1.cpp:26) on array 'conv_input' [2147]  (3.25 ns)
	'fmul' operation ('tmp_1_23_2', conv/conv_1.cpp:26) [2148]  (12.4 ns)

 <State 313>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23_2', conv/conv_1.cpp:26) [2148]  (12.4 ns)
	'fadd' operation ('w_sum_3_23_2', conv/conv_1.cpp:26) [2149]  (22.6 ns)

 <State 314>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_2', conv/conv_1.cpp:26) [2149]  (22.6 ns)

 <State 315>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [2153]  (22.6 ns)
	'fcmp' operation ('tmp_209', conv/conv_1.cpp:34) [2160]  (6.79 ns)
	'and' operation ('and_ln34_23', conv/conv_1.cpp:34) [2161]  (0 ns)
	'select' operation ('select_ln34_23', conv/conv_1.cpp:34) [2162]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_23', conv/conv_1.cpp:34 on array 'conv_out' [2163]  (3.25 ns)

 <State 316>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_24_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_72', conv/conv_1.cpp:21) [2168]  (0 ns)
	'add' operation ('add_ln26_73', conv/conv_1.cpp:26) [2176]  (1.78 ns)
	'add' operation ('add_ln26_170', conv/conv_1.cpp:26) [2178]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_72', conv/conv_1.cpp:26) [2180]  (0 ns)
	'load' operation ('conv_input_load_72', conv/conv_1.cpp:26) on array 'conv_input' [2182]  (3.25 ns)

 <State 317>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_72', conv/conv_1.cpp:26) on array 'conv_input' [2182]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2183]  (12.4 ns)

 <State 318>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [2183]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2184]  (22.6 ns)

 <State 319>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [2184]  (22.6 ns)

 <State 320>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_24_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_73', conv/conv_1.cpp:21) [2192]  (0 ns)
	'add' operation ('add_ln26_74', conv/conv_1.cpp:26) [2200]  (1.78 ns)
	'add' operation ('add_ln26_171', conv/conv_1.cpp:26) [2202]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_73', conv/conv_1.cpp:26) [2204]  (0 ns)
	'load' operation ('conv_input_load_73', conv/conv_1.cpp:26) on array 'conv_input' [2206]  (3.25 ns)

 <State 321>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_73', conv/conv_1.cpp:26) on array 'conv_input' [2206]  (3.25 ns)
	'fmul' operation ('tmp_1_24_1', conv/conv_1.cpp:26) [2207]  (12.4 ns)

 <State 322>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24_1', conv/conv_1.cpp:26) [2207]  (12.4 ns)
	'fadd' operation ('w_sum_3_24_1', conv/conv_1.cpp:26) [2208]  (22.6 ns)

 <State 323>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_1', conv/conv_1.cpp:26) [2208]  (22.6 ns)

 <State 324>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_24_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_23', conv/conv_1.cpp:26) ('w_sum_3_24_1', conv/conv_1.cpp:26) ('w_sum_3_24_2', conv/conv_1.cpp:26) [2215]  (0 ns)
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2236]  (22.6 ns)

 <State 325>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_74', conv/conv_1.cpp:26) on array 'conv_input' [2230]  (3.25 ns)
	'fmul' operation ('tmp_1_24_2', conv/conv_1.cpp:26) [2231]  (12.4 ns)

 <State 326>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24_2', conv/conv_1.cpp:26) [2231]  (12.4 ns)
	'fadd' operation ('w_sum_3_24_2', conv/conv_1.cpp:26) [2232]  (22.6 ns)

 <State 327>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_2', conv/conv_1.cpp:26) [2232]  (22.6 ns)

 <State 328>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [2236]  (22.6 ns)
	'fcmp' operation ('tmp_219', conv/conv_1.cpp:34) [2243]  (6.79 ns)
	'and' operation ('and_ln34_24', conv/conv_1.cpp:34) [2244]  (0 ns)
	'select' operation ('select_ln34_24', conv/conv_1.cpp:34) [2245]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_24', conv/conv_1.cpp:34 on array 'conv_out' [2246]  (3.25 ns)

 <State 329>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_25_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_75', conv/conv_1.cpp:21) [2251]  (0 ns)
	'add' operation ('add_ln26_76', conv/conv_1.cpp:26) [2259]  (1.78 ns)
	'add' operation ('add_ln26_173', conv/conv_1.cpp:26) [2261]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_75', conv/conv_1.cpp:26) [2263]  (0 ns)
	'load' operation ('conv_input_load_75', conv/conv_1.cpp:26) on array 'conv_input' [2265]  (3.25 ns)

 <State 330>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_75', conv/conv_1.cpp:26) on array 'conv_input' [2265]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2266]  (12.4 ns)

 <State 331>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [2266]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2267]  (22.6 ns)

 <State 332>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [2267]  (22.6 ns)

 <State 333>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_25_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_76', conv/conv_1.cpp:21) [2275]  (0 ns)
	'add' operation ('add_ln26_77', conv/conv_1.cpp:26) [2283]  (1.78 ns)
	'add' operation ('add_ln26_174', conv/conv_1.cpp:26) [2285]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_76', conv/conv_1.cpp:26) [2287]  (0 ns)
	'load' operation ('conv_input_load_76', conv/conv_1.cpp:26) on array 'conv_input' [2289]  (3.25 ns)

 <State 334>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_76', conv/conv_1.cpp:26) on array 'conv_input' [2289]  (3.25 ns)
	'fmul' operation ('tmp_1_25_1', conv/conv_1.cpp:26) [2290]  (12.4 ns)

 <State 335>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25_1', conv/conv_1.cpp:26) [2290]  (12.4 ns)
	'fadd' operation ('w_sum_3_25_1', conv/conv_1.cpp:26) [2291]  (22.6 ns)

 <State 336>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_1', conv/conv_1.cpp:26) [2291]  (22.6 ns)

 <State 337>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_25_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_24', conv/conv_1.cpp:26) ('w_sum_3_25_1', conv/conv_1.cpp:26) ('w_sum_3_25_2', conv/conv_1.cpp:26) [2298]  (0 ns)
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2319]  (22.6 ns)

 <State 338>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_77', conv/conv_1.cpp:26) on array 'conv_input' [2313]  (3.25 ns)
	'fmul' operation ('tmp_1_25_2', conv/conv_1.cpp:26) [2314]  (12.4 ns)

 <State 339>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25_2', conv/conv_1.cpp:26) [2314]  (12.4 ns)
	'fadd' operation ('w_sum_3_25_2', conv/conv_1.cpp:26) [2315]  (22.6 ns)

 <State 340>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_2', conv/conv_1.cpp:26) [2315]  (22.6 ns)

 <State 341>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [2319]  (22.6 ns)
	'fcmp' operation ('tmp_225', conv/conv_1.cpp:34) [2326]  (6.79 ns)
	'and' operation ('and_ln34_25', conv/conv_1.cpp:34) [2327]  (0 ns)
	'select' operation ('select_ln34_25', conv/conv_1.cpp:34) [2328]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_25', conv/conv_1.cpp:34 on array 'conv_out' [2329]  (3.25 ns)

 <State 342>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_26_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_78', conv/conv_1.cpp:21) [2334]  (0 ns)
	'add' operation ('add_ln26_79', conv/conv_1.cpp:26) [2342]  (1.78 ns)
	'add' operation ('add_ln26_176', conv/conv_1.cpp:26) [2344]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_78', conv/conv_1.cpp:26) [2346]  (0 ns)
	'load' operation ('conv_input_load_78', conv/conv_1.cpp:26) on array 'conv_input' [2348]  (3.25 ns)

 <State 343>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_78', conv/conv_1.cpp:26) on array 'conv_input' [2348]  (3.25 ns)
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [2349]  (12.4 ns)

 <State 344>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [2349]  (12.4 ns)
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [2350]  (22.6 ns)

 <State 345>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [2350]  (22.6 ns)

 <State 346>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_26_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_79', conv/conv_1.cpp:21) [2358]  (0 ns)
	'add' operation ('add_ln26_80', conv/conv_1.cpp:26) [2366]  (1.78 ns)
	'add' operation ('add_ln26_177', conv/conv_1.cpp:26) [2368]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_79', conv/conv_1.cpp:26) [2370]  (0 ns)
	'load' operation ('conv_input_load_79', conv/conv_1.cpp:26) on array 'conv_input' [2372]  (3.25 ns)

 <State 347>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_79', conv/conv_1.cpp:26) on array 'conv_input' [2372]  (3.25 ns)
	'fmul' operation ('tmp_1_26_1', conv/conv_1.cpp:26) [2373]  (12.4 ns)

 <State 348>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26_1', conv/conv_1.cpp:26) [2373]  (12.4 ns)
	'fadd' operation ('w_sum_3_26_1', conv/conv_1.cpp:26) [2374]  (22.6 ns)

 <State 349>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_1', conv/conv_1.cpp:26) [2374]  (22.6 ns)

 <State 350>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_26_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_25', conv/conv_1.cpp:26) ('w_sum_3_26_1', conv/conv_1.cpp:26) ('w_sum_3_26_2', conv/conv_1.cpp:26) [2381]  (0 ns)
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [2402]  (22.6 ns)

 <State 351>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_80', conv/conv_1.cpp:26) on array 'conv_input' [2396]  (3.25 ns)
	'fmul' operation ('tmp_1_26_2', conv/conv_1.cpp:26) [2397]  (12.4 ns)

 <State 352>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26_2', conv/conv_1.cpp:26) [2397]  (12.4 ns)
	'fadd' operation ('w_sum_3_26_2', conv/conv_1.cpp:26) [2398]  (22.6 ns)

 <State 353>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_2', conv/conv_1.cpp:26) [2398]  (22.6 ns)

 <State 354>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [2402]  (22.6 ns)
	'fcmp' operation ('tmp_230', conv/conv_1.cpp:34) [2409]  (6.79 ns)
	'and' operation ('and_ln34_26', conv/conv_1.cpp:34) [2410]  (0 ns)
	'select' operation ('select_ln34_26', conv/conv_1.cpp:34) [2411]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_26', conv/conv_1.cpp:34 on array 'conv_out' [2412]  (3.25 ns)

 <State 355>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_27_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_81', conv/conv_1.cpp:21) [2417]  (0 ns)
	'add' operation ('add_ln26_82', conv/conv_1.cpp:26) [2425]  (1.78 ns)
	'add' operation ('add_ln26_179', conv/conv_1.cpp:26) [2427]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_81', conv/conv_1.cpp:26) [2429]  (0 ns)
	'load' operation ('conv_input_load_81', conv/conv_1.cpp:26) on array 'conv_input' [2431]  (3.25 ns)

 <State 356>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_81', conv/conv_1.cpp:26) on array 'conv_input' [2431]  (3.25 ns)
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [2432]  (12.4 ns)

 <State 357>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [2432]  (12.4 ns)
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [2433]  (22.6 ns)

 <State 358>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [2433]  (22.6 ns)

 <State 359>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_27_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_82', conv/conv_1.cpp:21) [2441]  (0 ns)
	'add' operation ('add_ln26_83', conv/conv_1.cpp:26) [2449]  (1.78 ns)
	'add' operation ('add_ln26_180', conv/conv_1.cpp:26) [2451]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_82', conv/conv_1.cpp:26) [2453]  (0 ns)
	'load' operation ('conv_input_load_82', conv/conv_1.cpp:26) on array 'conv_input' [2455]  (3.25 ns)

 <State 360>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_82', conv/conv_1.cpp:26) on array 'conv_input' [2455]  (3.25 ns)
	'fmul' operation ('tmp_1_27_1', conv/conv_1.cpp:26) [2456]  (12.4 ns)

 <State 361>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27_1', conv/conv_1.cpp:26) [2456]  (12.4 ns)
	'fadd' operation ('w_sum_3_27_1', conv/conv_1.cpp:26) [2457]  (22.6 ns)

 <State 362>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_1', conv/conv_1.cpp:26) [2457]  (22.6 ns)

 <State 363>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_27_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_26', conv/conv_1.cpp:26) ('w_sum_3_27_1', conv/conv_1.cpp:26) ('w_sum_3_27_2', conv/conv_1.cpp:26) [2464]  (0 ns)
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [2485]  (22.6 ns)

 <State 364>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_83', conv/conv_1.cpp:26) on array 'conv_input' [2479]  (3.25 ns)
	'fmul' operation ('tmp_1_27_2', conv/conv_1.cpp:26) [2480]  (12.4 ns)

 <State 365>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27_2', conv/conv_1.cpp:26) [2480]  (12.4 ns)
	'fadd' operation ('w_sum_3_27_2', conv/conv_1.cpp:26) [2481]  (22.6 ns)

 <State 366>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_2', conv/conv_1.cpp:26) [2481]  (22.6 ns)

 <State 367>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [2485]  (22.6 ns)
	'fcmp' operation ('tmp_235', conv/conv_1.cpp:34) [2492]  (6.79 ns)
	'and' operation ('and_ln34_27', conv/conv_1.cpp:34) [2493]  (0 ns)
	'select' operation ('select_ln34_27', conv/conv_1.cpp:34) [2494]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_27', conv/conv_1.cpp:34 on array 'conv_out' [2495]  (3.25 ns)

 <State 368>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_28_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_84', conv/conv_1.cpp:21) [2500]  (0 ns)
	'add' operation ('add_ln26_85', conv/conv_1.cpp:26) [2508]  (1.78 ns)
	'add' operation ('add_ln26_182', conv/conv_1.cpp:26) [2510]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_84', conv/conv_1.cpp:26) [2512]  (0 ns)
	'load' operation ('conv_input_load_84', conv/conv_1.cpp:26) on array 'conv_input' [2514]  (3.25 ns)

 <State 369>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_84', conv/conv_1.cpp:26) on array 'conv_input' [2514]  (3.25 ns)
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [2515]  (12.4 ns)

 <State 370>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [2515]  (12.4 ns)
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [2516]  (22.6 ns)

 <State 371>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [2516]  (22.6 ns)

 <State 372>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_28_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_85', conv/conv_1.cpp:21) [2524]  (0 ns)
	'add' operation ('add_ln26_86', conv/conv_1.cpp:26) [2532]  (1.78 ns)
	'add' operation ('add_ln26_183', conv/conv_1.cpp:26) [2534]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_85', conv/conv_1.cpp:26) [2536]  (0 ns)
	'load' operation ('conv_input_load_85', conv/conv_1.cpp:26) on array 'conv_input' [2538]  (3.25 ns)

 <State 373>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_85', conv/conv_1.cpp:26) on array 'conv_input' [2538]  (3.25 ns)
	'fmul' operation ('tmp_1_28_1', conv/conv_1.cpp:26) [2539]  (12.4 ns)

 <State 374>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28_1', conv/conv_1.cpp:26) [2539]  (12.4 ns)
	'fadd' operation ('w_sum_3_28_1', conv/conv_1.cpp:26) [2540]  (22.6 ns)

 <State 375>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_1', conv/conv_1.cpp:26) [2540]  (22.6 ns)

 <State 376>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_28_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_27', conv/conv_1.cpp:26) ('w_sum_3_28_1', conv/conv_1.cpp:26) ('w_sum_3_28_2', conv/conv_1.cpp:26) [2547]  (0 ns)
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [2568]  (22.6 ns)

 <State 377>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_86', conv/conv_1.cpp:26) on array 'conv_input' [2562]  (3.25 ns)
	'fmul' operation ('tmp_1_28_2', conv/conv_1.cpp:26) [2563]  (12.4 ns)

 <State 378>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28_2', conv/conv_1.cpp:26) [2563]  (12.4 ns)
	'fadd' operation ('w_sum_3_28_2', conv/conv_1.cpp:26) [2564]  (22.6 ns)

 <State 379>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_2', conv/conv_1.cpp:26) [2564]  (22.6 ns)

 <State 380>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [2568]  (22.6 ns)
	'fcmp' operation ('tmp_240', conv/conv_1.cpp:34) [2575]  (6.79 ns)
	'and' operation ('and_ln34_28', conv/conv_1.cpp:34) [2576]  (0 ns)
	'select' operation ('select_ln34_28', conv/conv_1.cpp:34) [2577]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_28', conv/conv_1.cpp:34 on array 'conv_out' [2578]  (3.25 ns)

 <State 381>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_29_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_87', conv/conv_1.cpp:21) [2583]  (0 ns)
	'add' operation ('add_ln26_88', conv/conv_1.cpp:26) [2591]  (1.78 ns)
	'add' operation ('add_ln26_185', conv/conv_1.cpp:26) [2593]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_87', conv/conv_1.cpp:26) [2595]  (0 ns)
	'load' operation ('conv_input_load_87', conv/conv_1.cpp:26) on array 'conv_input' [2597]  (3.25 ns)

 <State 382>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_87', conv/conv_1.cpp:26) on array 'conv_input' [2597]  (3.25 ns)
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [2598]  (12.4 ns)

 <State 383>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [2598]  (12.4 ns)
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [2599]  (22.6 ns)

 <State 384>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [2599]  (22.6 ns)

 <State 385>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_29_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_88', conv/conv_1.cpp:21) [2607]  (0 ns)
	'add' operation ('add_ln26_89', conv/conv_1.cpp:26) [2615]  (1.78 ns)
	'add' operation ('add_ln26_186', conv/conv_1.cpp:26) [2617]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_88', conv/conv_1.cpp:26) [2619]  (0 ns)
	'load' operation ('conv_input_load_88', conv/conv_1.cpp:26) on array 'conv_input' [2621]  (3.25 ns)

 <State 386>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_88', conv/conv_1.cpp:26) on array 'conv_input' [2621]  (3.25 ns)
	'fmul' operation ('tmp_1_29_1', conv/conv_1.cpp:26) [2622]  (12.4 ns)

 <State 387>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29_1', conv/conv_1.cpp:26) [2622]  (12.4 ns)
	'fadd' operation ('w_sum_3_29_1', conv/conv_1.cpp:26) [2623]  (22.6 ns)

 <State 388>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_1', conv/conv_1.cpp:26) [2623]  (22.6 ns)

 <State 389>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_29_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_28', conv/conv_1.cpp:26) ('w_sum_3_29_1', conv/conv_1.cpp:26) ('w_sum_3_29_2', conv/conv_1.cpp:26) [2630]  (0 ns)
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [2651]  (22.6 ns)

 <State 390>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_89', conv/conv_1.cpp:26) on array 'conv_input' [2645]  (3.25 ns)
	'fmul' operation ('tmp_1_29_2', conv/conv_1.cpp:26) [2646]  (12.4 ns)

 <State 391>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29_2', conv/conv_1.cpp:26) [2646]  (12.4 ns)
	'fadd' operation ('w_sum_3_29_2', conv/conv_1.cpp:26) [2647]  (22.6 ns)

 <State 392>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_2', conv/conv_1.cpp:26) [2647]  (22.6 ns)

 <State 393>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [2651]  (22.6 ns)
	'fcmp' operation ('tmp_245', conv/conv_1.cpp:34) [2658]  (6.79 ns)
	'and' operation ('and_ln34_29', conv/conv_1.cpp:34) [2659]  (0 ns)
	'select' operation ('select_ln34_29', conv/conv_1.cpp:34) [2660]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_29', conv/conv_1.cpp:34 on array 'conv_out' [2661]  (3.25 ns)

 <State 394>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_30_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_90', conv/conv_1.cpp:21) [2666]  (0 ns)
	'add' operation ('add_ln26_91', conv/conv_1.cpp:26) [2674]  (1.78 ns)
	'add' operation ('add_ln26_188', conv/conv_1.cpp:26) [2676]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_90', conv/conv_1.cpp:26) [2678]  (0 ns)
	'load' operation ('conv_input_load_90', conv/conv_1.cpp:26) on array 'conv_input' [2680]  (3.25 ns)

 <State 395>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_90', conv/conv_1.cpp:26) on array 'conv_input' [2680]  (3.25 ns)
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [2681]  (12.4 ns)

 <State 396>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [2681]  (12.4 ns)
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [2682]  (22.6 ns)

 <State 397>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [2682]  (22.6 ns)

 <State 398>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_30_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_91', conv/conv_1.cpp:21) [2690]  (0 ns)
	'add' operation ('add_ln26_92', conv/conv_1.cpp:26) [2698]  (1.78 ns)
	'add' operation ('add_ln26_189', conv/conv_1.cpp:26) [2700]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_91', conv/conv_1.cpp:26) [2702]  (0 ns)
	'load' operation ('conv_input_load_91', conv/conv_1.cpp:26) on array 'conv_input' [2704]  (3.25 ns)

 <State 399>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_91', conv/conv_1.cpp:26) on array 'conv_input' [2704]  (3.25 ns)
	'fmul' operation ('tmp_1_30_1', conv/conv_1.cpp:26) [2705]  (12.4 ns)

 <State 400>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30_1', conv/conv_1.cpp:26) [2705]  (12.4 ns)
	'fadd' operation ('w_sum_3_30_1', conv/conv_1.cpp:26) [2706]  (22.6 ns)

 <State 401>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_1', conv/conv_1.cpp:26) [2706]  (22.6 ns)

 <State 402>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_30_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_29', conv/conv_1.cpp:26) ('w_sum_3_30_1', conv/conv_1.cpp:26) ('w_sum_3_30_2', conv/conv_1.cpp:26) [2713]  (0 ns)
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [2734]  (22.6 ns)

 <State 403>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_92', conv/conv_1.cpp:26) on array 'conv_input' [2728]  (3.25 ns)
	'fmul' operation ('tmp_1_30_2', conv/conv_1.cpp:26) [2729]  (12.4 ns)

 <State 404>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30_2', conv/conv_1.cpp:26) [2729]  (12.4 ns)
	'fadd' operation ('w_sum_3_30_2', conv/conv_1.cpp:26) [2730]  (22.6 ns)

 <State 405>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_2', conv/conv_1.cpp:26) [2730]  (22.6 ns)

 <State 406>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [2734]  (22.6 ns)
	'fcmp' operation ('tmp_250', conv/conv_1.cpp:34) [2741]  (6.79 ns)
	'and' operation ('and_ln34_30', conv/conv_1.cpp:34) [2742]  (0 ns)
	'select' operation ('select_ln34_30', conv/conv_1.cpp:34) [2743]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_30', conv/conv_1.cpp:34 on array 'conv_out' [2744]  (3.25 ns)

 <State 407>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_31_0', conv/conv_1.cpp:21) with incoming values : ('add_ln21_93', conv/conv_1.cpp:21) [2749]  (0 ns)
	'add' operation ('add_ln26_94', conv/conv_1.cpp:26) [2757]  (1.78 ns)
	'add' operation ('add_ln26_191', conv/conv_1.cpp:26) [2759]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_93', conv/conv_1.cpp:26) [2761]  (0 ns)
	'load' operation ('conv_input_load_93', conv/conv_1.cpp:26) on array 'conv_input' [2763]  (3.25 ns)

 <State 408>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_93', conv/conv_1.cpp:26) on array 'conv_input' [2763]  (3.25 ns)
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [2764]  (12.4 ns)

 <State 409>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [2764]  (12.4 ns)
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [2765]  (22.6 ns)

 <State 410>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [2765]  (22.6 ns)

 <State 411>: 6.67ns
The critical path consists of the following:
	'phi' operation ('wc_0_31_1', conv/conv_1.cpp:21) with incoming values : ('add_ln21_94', conv/conv_1.cpp:21) [2773]  (0 ns)
	'add' operation ('add_ln26_95', conv/conv_1.cpp:26) [2781]  (1.78 ns)
	'add' operation ('add_ln26_192', conv/conv_1.cpp:26) [2783]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_94', conv/conv_1.cpp:26) [2785]  (0 ns)
	'load' operation ('conv_input_load_94', conv/conv_1.cpp:26) on array 'conv_input' [2787]  (3.25 ns)

 <State 412>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_94', conv/conv_1.cpp:26) on array 'conv_input' [2787]  (3.25 ns)
	'fmul' operation ('tmp_1_31_1', conv/conv_1.cpp:26) [2788]  (12.4 ns)

 <State 413>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_31_1', conv/conv_1.cpp:26) [2788]  (12.4 ns)
	'fadd' operation ('w_sum_3_31_1', conv/conv_1.cpp:26) [2789]  (22.6 ns)

 <State 414>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_1', conv/conv_1.cpp:26) [2789]  (22.6 ns)

 <State 415>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_1_31_2', conv/conv_1.cpp:26) with incoming values : ('w_sum_3_30', conv/conv_1.cpp:26) ('w_sum_3_31_1', conv/conv_1.cpp:26) ('w_sum_3_31_2', conv/conv_1.cpp:26) [2796]  (0 ns)
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [2817]  (22.6 ns)

 <State 416>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_95', conv/conv_1.cpp:26) on array 'conv_input' [2811]  (3.25 ns)
	'fmul' operation ('tmp_1_31_2', conv/conv_1.cpp:26) [2812]  (12.4 ns)

 <State 417>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_31_2', conv/conv_1.cpp:26) [2812]  (12.4 ns)
	'fadd' operation ('w_sum_3_31_2', conv/conv_1.cpp:26) [2813]  (22.6 ns)

 <State 418>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_2', conv/conv_1.cpp:26) [2813]  (22.6 ns)

 <State 419>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [2817]  (22.6 ns)
	'fcmp' operation ('tmp_255', conv/conv_1.cpp:34) [2824]  (6.79 ns)
	'and' operation ('and_ln34_31', conv/conv_1.cpp:34) [2825]  (0 ns)
	'select' operation ('select_ln34_31', conv/conv_1.cpp:34) [2826]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_31', conv/conv_1.cpp:34 on array 'conv_out' [2827]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
