#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Jan 20 14:27:13 2018
# Process ID: 10680
# Current directory: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log ublaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper.vdi
# Journal file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ublaze_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 976.977 ; gain = 485.668
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.srcs/constrs_1/imports/Desktop/Basys3_Master-1.xdc]
Finished Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.srcs/constrs_1/imports/Desktop/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ublaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 977.172 ; gain = 772.734
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 977.172 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 24425d631
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253fe8a60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.819 . Memory (MB): peak = 977.172 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 331 cells.
Phase 2 Constant Propagation | Checksum: 2298280f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 977.172 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Ready.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 3460 unconnected nets.
INFO: [Opt 31-11] Eliminated 2066 unconnected cells.
Phase 3 Sweep | Checksum: 1280eee99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 977.172 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 977.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1280eee99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 977.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 977.172 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 977.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 977.172 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9a0767d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 977.172 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9a0767d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9a0767d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9be4e5dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eeaf72bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1687d58ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 1.2.1 Place Init Design | Checksum: 1e57dda99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 1.2 Build Placer Netlist Model | Checksum: 1e57dda99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1e57dda99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e57dda99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 1 Placer Initialization | Checksum: 1e57dda99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1704d7dae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1704d7dae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9598813

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4eaeea9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c4eaeea9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 231136b69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 231136b69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 3.7 Small Shape Detail Placement | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 176c094aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 3 Detail Placement | Checksum: 176c094aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.679. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4.1.3 Post Placement Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4.1 Post Commit Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4.4 Placer Reporting | Checksum: 172ac67ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 13f11c6af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13f11c6af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Ending Placer Task | Checksum: 11c604ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 986.180 ; gain = 9.008
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 986.180 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 986.180 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 986.180 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 986.180 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 60aba5ac ConstDB: 0 ShapeSum: bbb4a91d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b9cd260

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1079.156 ; gain = 92.977

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5b9cd260

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1080.797 ; gain = 94.617

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5b9cd260

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1087.906 ; gain = 101.727
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1849054a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.297 ; gain = 110.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.957 | TNS=0.000  | WHS=-0.219 | THS=-92.840|

Phase 2 Router Initialization | Checksum: 107103e22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23462e22c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 75af9df0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19af22bf5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 83a720b1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cf4afdc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305
Phase 4 Rip-up And Reroute | Checksum: cf4afdc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cf4afdc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cf4afdc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305
Phase 5 Delay and Skew Optimization | Checksum: cf4afdc8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 40f71788

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: e9146aa8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.841904 %
  Global Horizontal Routing Utilization  = 1.08446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11c73fa0b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11c73fa0b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1215d1336

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.688  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1215d1336

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.484 ; gain = 111.305
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1097.484 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Jan 20 14:28:18 2018...
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Jan 20 15:14:48 2018
# Process ID: 9104
# Current directory: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log ublaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper.vdi
# Journal file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ublaze_wrapper.tcl -notrace
Command: open_checkpoint ublaze_wrapper_routed.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/.Xil/Vivado-9104-/dcp/ublaze_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 961.090 ; gain = 478.039
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/.Xil/Vivado-9104-/dcp/ublaze_wrapper_early.xdc]
Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/.Xil/Vivado-9104-/dcp/ublaze_wrapper.xdc]
Finished Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/.Xil/Vivado-9104-/dcp/ublaze_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 964.508 ; gain = 3.230
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 964.508 ; gain = 3.230
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 965.418 ; gain = 778.121
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ublaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan 20 15:15:25 2018. For additional details about this file, please refer to the WebTalk help file at C:/Software/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1312.461 ; gain = 347.043
INFO: [Common 17-206] Exiting Vivado at Sat Jan 20 15:15:26 2018...
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jan 26 16:39:07 2018
# Process ID: 9000
# Current directory: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log ublaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper.vdi
# Journal file: C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ublaze_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Software/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 976.879 ; gain = 485.727
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.srcs/constrs_1/imports/Desktop/Basys3_Master-1.xdc]
Finished Parsing XDC File [C:/Users/labuser/Desktop/project_1/project_1.srcs/constrs_1/imports/Desktop/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ublaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/labuser/Desktop/project_1/project_1.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 977.043 ; gain = 772.609
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 977.043 ; gain = 0.000

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 24425d631
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253fe8a60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.752 . Memory (MB): peak = 977.043 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 331 cells.
Phase 2 Constant Propagation | Checksum: 2298280f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 977.043 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Ready.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 3460 unconnected nets.
INFO: [Opt 31-11] Eliminated 2066 unconnected cells.
Phase 3 Sweep | Checksum: 1280eee99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 977.043 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 977.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1280eee99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 977.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 977.043 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 977.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 977.043 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9a0767d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 977.043 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9a0767d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9a0767d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9be4e5dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.990 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eeaf72bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.991 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1687d58ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 1.2.1 Place Init Design | Checksum: 1e57dda99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 1.2 Build Placer Netlist Model | Checksum: 1e57dda99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1e57dda99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e57dda99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 1 Placer Initialization | Checksum: 1e57dda99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1704d7dae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1704d7dae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f9598813

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c4eaeea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c4eaeea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 231136b69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 231136b69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 3.7 Small Shape Detail Placement | Checksum: 172db7965

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 176c094aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 3 Detail Placement | Checksum: 176c094aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1721eadd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 15dbc3387

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.679. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4.1.3 Post Placement Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4.1 Post Commit Optimization | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4.4 Placer Reporting | Checksum: 172ac67ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 13f11c6af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13f11c6af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
Ending Placer Task | Checksum: 11c604ec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 984.453 ; gain = 7.410
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 984.453 ; gain = 7.410
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 984.453 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 984.453 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 984.453 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 984.453 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 60aba5ac ConstDB: 0 ShapeSum: bbb4a91d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5b9cd260

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1077.801 ; gain = 93.348

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5b9cd260

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1080.418 ; gain = 95.965

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5b9cd260

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1087.531 ; gain = 103.078
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1849054a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.008 ; gain = 112.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.957 | TNS=0.000  | WHS=-0.219 | THS=-92.840|

Phase 2 Router Initialization | Checksum: 107103e22

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.559 ; gain = 113.105

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23462e22c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 75af9df0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.824 ; gain = 113.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19af22bf5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 83a720b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cf4afdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371
Phase 4 Rip-up And Reroute | Checksum: cf4afdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cf4afdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cf4afdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371
Phase 5 Delay and Skew Optimization | Checksum: cf4afdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 40f71788

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.688  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: e9146aa8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.841904 %
  Global Horizontal Routing Utilization  = 1.08446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11c73fa0b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11c73fa0b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1215d1336

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.688  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1215d1336

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1097.824 ; gain = 113.371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1097.824 ; gain = 113.371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1097.824 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/labuser/Desktop/project_1/project_1.runs/impl_1/ublaze_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 16:40:09 2018...
