{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:15 2019 " "Info: Processing started: Fri May 10 14:07:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file transform_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transform_clk-transform " "Info: Found design unit 1: transform_clk-transform" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transform_clk " "Info: Found entity 1: transform_clk" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_bev " "Info: Found design unit 1: counter-counter_bev" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_dec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_dec-counter_dec_bev " "Info: Found design unit 1: counter_dec-counter_dec_bev" {  } { { "counter_dec.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_dec " "Info: Found entity 1: counter_dec" {  } { { "counter_dec.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-d_ff_bev " "Info: Found design unit 1: d_ff-d_ff_bev" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Info: Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Info: Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform_clk transform_clk:timer " "Info: Elaborating entity \"transform_clk\" for hierarchy \"transform_clk:timer\"" {  } { { "counter.vhd" "timer" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dec counter_dec:dec_0 " "Info: Elaborating entity \"counter_dec\" for hierarchy \"counter_dec:dec_0\"" {  } { { "counter.vhd" "dec_0" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff counter_dec:dec_0\|d_ff:bit_0_ff " "Info: Elaborating entity \"d_ff\" for hierarchy \"counter_dec:dec_0\|d_ff:bit_0_ff\"" {  } { { "counter_dec.vhd" "bit_0_ff" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_dec_0 " "Warning: Found clock multiplexer clk_dec_0" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Info: Implemented 102 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:17 2019 " "Info: Processing ended: Fri May 10 14:07:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:17 2019 " "Info: Processing started: Fri May 10 14:07:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_1m Global clock " "Info: Automatically promoted signal \"clk_1m\" to use Global clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk_1m " "Info: Pin \"clk_1m\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { clk_1m } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1m" } } } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_dec_0 Global clock " "Info: Automatically promoted some destinations of signal \"clk_dec_0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_dec_1 " "Info: Destination \"clk_dec_1\" may be non-global or may not use global clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_dec_1 Global clock " "Info: Automatically promoted signal \"clk_dec_1\" to use Global clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "counter_dec:dec_0\|rst_in Global clock " "Info: Automatically promoted signal \"counter_dec:dec_0\|rst_in\" to use Global clock" {  } { { "counter_dec.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 22 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp pin dig_1\[5\] -23.568 ns " "Info: Slack time is -23.568 ns between source register \"counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp\" and destination pin \"dig_1\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-17.640 ns + Largest register pin " "Info: + Largest register to pin requirement is -17.640 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.335 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 9.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.740 ns) 2.926 ns clk_dec_0 2 COMB Unassigned 6 " "Info: 2: + IC(1.054 ns) + CELL(0.740 ns) = 2.926 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.914 ns) 5.192 ns clk_dec_1 3 COMB Unassigned 5 " "Info: 3: + IC(1.352 ns) + CELL(0.914 ns) = 5.192 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.918 ns) 9.335 ns counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp 4 REG Unassigned 8 " "Info: 4: + IC(3.225 ns) + CELL(0.918 ns) = 9.335 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.704 ns ( 39.68 % ) " "Info: Total cell delay = 3.704 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.631 ns ( 60.32 % ) " "Info: Total interconnect delay = 5.631 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 18.264 ns   Longest register " "Info:   Longest clock path from clock \"clk_1m\" to source register is 18.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK Unassigned 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.419 ns) + CELL(1.294 ns) 5.845 ns transform_clk:timer\|clk 2 REG Unassigned 2 " "Info: 2: + IC(3.419 ns) + CELL(1.294 ns) = 5.845 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.914 ns) 8.889 ns clk_dec_0 3 COMB Unassigned 6 " "Info: 3: + IC(2.130 ns) + CELL(0.914 ns) = 8.889 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.044 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(1.294 ns) 12.364 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 4 REG Unassigned 2 " "Info: 4: + IC(2.181 ns) + CELL(1.294 ns) = 12.364 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.475 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.740 ns) 14.121 ns clk_dec_1 5 COMB Unassigned 5 " "Info: 5: + IC(1.017 ns) + CELL(0.740 ns) = 14.121 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.225 ns) + CELL(0.918 ns) 18.264 ns counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp 6 REG Unassigned 8 " "Info: 6: + IC(3.225 ns) + CELL(0.918 ns) = 18.264 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.292 ns ( 34.45 % ) " "Info: Total cell delay = 6.292 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.972 ns ( 65.55 % ) " "Info: Total interconnect delay = 11.972 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.928 ns - Longest register pin " "Info: - Longest register to pin delay is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp 1 REG Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns Mux8~0 2 COMB Unassigned 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp Mux8~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(2.322 ns) 5.928 ns dig_1\[5\] 3 PIN Unassigned 0 " "Info: 3: + IC(2.250 ns) + CELL(2.322 ns) = 5.928 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'dig_1\[5\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.572 ns" { Mux8~0 dig_1[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 42.54 % ) " "Info: Total cell delay = 2.522 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.406 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.406 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.928 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp 1 REG LAB_X5_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y4; Fanout = 8; REG Node = 'counter_dec:dec_1\|d_ff:bit_3_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns Mux8~0 2 COMB LAB_X5_Y4 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = LAB_X5_Y4; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp Mux8~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(2.322 ns) 5.928 ns dig_1\[5\] 3 PIN PIN_6 0 " "Info: 3: + IC(2.250 ns) + CELL(2.322 ns) = 5.928 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'dig_1\[5\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.572 ns" { Mux8~0 dig_1[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 42.54 % ) " "Info: Total cell delay = 2.522 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.406 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.406 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { counter_dec:dec_1|d_ff:bit_3_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workplace/EDA_lab/counter/counter.fit.smsg " "Info: Generated suppressed messages file D:/Workplace/EDA_lab/counter/counter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:18 2019 " "Info: Processing ended: Fri May 10 14:07:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:19 2019 " "Info: Processing started: Fri May 10 14:07:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:20 2019 " "Info: Processing ended: Fri May 10 14:07:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:21 2019 " "Info: Processing started: Fri May 10 14:07:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1m " "Info: Assuming node \"clk_1m\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "mode " "Info: Assuming node \"mode\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_dec_1 " "Info: Detected gated clock \"clk_dec_1\" as buffer" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dec_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp " "Info: Detected ripple clock \"counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp\" as buffer" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "transform_clk:timer\|clk " "Info: Detected ripple clock \"transform_clk:timer\|clk\" as buffer" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "transform_clk:timer\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_dec_0 " "Info: Detected gated clock \"clk_dec_0\" as buffer" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dec_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1m register transform_clk:timer\|\\main:counter\[3\] register transform_clk:timer\|clk 72.75 MHz 13.746 ns Internal " "Info: Clock \"clk_1m\" has Internal fmax of 72.75 MHz between source register \"transform_clk:timer\|\\main:counter\[3\]\" and destination register \"transform_clk:timer\|clk\" (period= 13.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.037 ns + Longest register register " "Info: + Longest register to register delay is 13.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transform_clk:timer\|\\main:counter\[3\] 1 REG LC_X2_Y2_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer\|\\main:counter\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transform_clk:timer|\main:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.747 ns) 2.657 ns transform_clk:timer\|Add0~100 2 COMB LC_X2_Y1_N7 2 " "Info: 2: + IC(1.910 ns) + CELL(0.747 ns) = 2.657 ns; Loc. = LC_X2_Y1_N7; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~100'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.780 ns transform_clk:timer\|Add0~104 3 COMB LC_X2_Y1_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.780 ns; Loc. = LC_X2_Y1_N8; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~104'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.179 ns transform_clk:timer\|Add0~102 4 COMB LC_X2_Y1_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.179 ns; Loc. = LC_X2_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~102'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.425 ns transform_clk:timer\|Add0~114 5 COMB LC_X3_Y1_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 3.425 ns; Loc. = LC_X3_Y1_N4; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~114'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.774 ns transform_clk:timer\|Add0~120 6 COMB LC_X3_Y1_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 3.774 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~120'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.008 ns transform_clk:timer\|Add0~133 7 COMB LC_X4_Y1_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.008 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~133'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.914 ns) 8.273 ns transform_clk:timer\|Equal0~6 8 COMB LC_X6_Y2_N2 1 " "Info: 8: + IC(2.351 ns) + CELL(0.914 ns) = 8.273 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = 'transform_clk:timer\|Equal0~6'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.200 ns) 10.139 ns transform_clk:timer\|Equal0~9 9 COMB LC_X5_Y1_N9 8 " "Info: 9: + IC(1.666 ns) + CELL(0.200 ns) = 10.139 ns; Loc. = LC_X5_Y1_N9; Fanout = 8; COMB Node = 'transform_clk:timer\|Equal0~9'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.591 ns) 13.037 ns transform_clk:timer\|clk 10 REG LC_X7_Y2_N7 2 " "Info: 10: + IC(2.307 ns) + CELL(0.591 ns) = 13.037 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.803 ns ( 36.84 % ) " "Info: Total cell delay = 4.803 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.234 ns ( 63.16 % ) " "Info: Total interconnect delay = 8.234 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { transform_clk:timer|\main:counter[3] {} transform_clk:timer|Add0~100 {} transform_clk:timer|Add0~104 {} transform_clk:timer|Add0~102 {} transform_clk:timer|Add0~114 {} transform_clk:timer|Add0~120 {} transform_clk:timer|Add0~133 {} transform_clk:timer|Equal0~6 {} transform_clk:timer|Equal0~9 {} transform_clk:timer|clk {} } { 0.000ns 1.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.351ns 1.666ns 2.307ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m destination 4.728 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1m\" to destination register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.918 ns) 4.728 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.36 % ) " "Info: Total cell delay = 2.050 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 56.64 % ) " "Info: Total interconnect delay = 2.678 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 4.728 ns - Longest register " "Info: - Longest clock path from clock \"clk_1m\" to source register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.918 ns) 4.728 ns transform_clk:timer\|\\main:counter\[3\] 2 REG LC_X2_Y2_N2 3 " "Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer\|\\main:counter\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.36 % ) " "Info: Total cell delay = 2.050 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 56.64 % ) " "Info: Total interconnect delay = 2.678 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { transform_clk:timer|\main:counter[3] {} transform_clk:timer|Add0~100 {} transform_clk:timer|Add0~104 {} transform_clk:timer|Add0~102 {} transform_clk:timer|Add0~114 {} transform_clk:timer|Add0~120 {} transform_clk:timer|Add0~133 {} transform_clk:timer|Equal0~6 {} transform_clk:timer|Equal0~9 {} transform_clk:timer|clk {} } { 0.000ns 1.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.351ns 1.666ns 2.307ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mode register counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp register counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 156.69 MHz 6.382 ns Internal " "Info: Clock \"mode\" has Internal fmax of 156.69 MHz between source register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" and destination register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" (period= 6.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns + Longest register register " "Info: + Longest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(1.061 ns) 2.543 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 41.72 % ) " "Info: Total cell delay = 1.061 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.482 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.130 ns - Smallest " "Info: - Smallest clock skew is -3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode destination 10.544 ns + Shortest register " "Info: + Shortest clock path from clock \"mode\" to destination register is 10.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 6.504 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 10.544 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 4 REG LC_X5_Y4_N1 1 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 29.14 % ) " "Info: Total cell delay = 3.072 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 70.86 % ) " "Info: Total interconnect delay = 7.472 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode source 13.674 ns - Longest register " "Info: - Longest clock path from clock \"mode\" to source register is 13.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 8.135 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 9.634 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 13.674 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 5 REG LC_X5_Y4_N4 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 29.65 % ) " "Info: Total cell delay = 4.055 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 70.35 % ) " "Info: Total interconnect delay = 9.619 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp register counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 156.69 MHz 6.382 ns Internal " "Info: Clock \"clk\" has Internal fmax of 156.69 MHz between source register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" and destination register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" (period= 6.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns + Longest register register " "Info: + Longest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(1.061 ns) 2.543 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 41.72 % ) " "Info: Total cell delay = 1.061 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.482 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.130 ns - Smallest " "Info: - Smallest clock skew is -3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.376 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 5.336 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 9.376 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 4 REG LC_X5_Y4_N1 1 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 35.54 % ) " "Info: Total cell delay = 3.332 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 64.46 % ) " "Info: Total interconnect delay = 6.044 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.506 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 6.967 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 8.466 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 12.506 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 5 REG LC_X5_Y4_N4 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 34.50 % ) " "Info: Total cell delay = 4.315 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 65.50 % ) " "Info: Total interconnect delay = 8.191 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1m 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk_1m\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp clk_1m 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"clk_1m\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m destination 17.174 ns + Longest register " "Info: + Longest clock path from clock \"clk_1m\" to destination register is 17.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 11.635 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 4 REG LC_X4_Y3_N4 2 " "Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 13.134 ns clk_dec_1 5 COMB LC_X5_Y3_N9 5 " "Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 17.174 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 6 REG LC_X5_Y4_N1 1 " "Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.038 ns ( 29.34 % ) " "Info: Total cell delay = 5.038 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.136 ns ( 70.66 % ) " "Info: Total interconnect delay = 12.136 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 14.044 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1m\" to source register is 14.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 10.004 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.715 ns) + CELL(0.511 ns) = 10.004 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 14.044 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 5 REG LC_X5_Y4_N2 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 14.044 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 28.87 % ) " "Info: Total cell delay = 4.055 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.989 ns ( 71.13 % ) " "Info: Total interconnect delay = 9.989 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mode 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"mode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp mode 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"mode\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode destination 13.674 ns + Longest register " "Info: + Longest clock path from clock \"mode\" to destination register is 13.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 8.135 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 9.634 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 13.674 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 5 REG LC_X5_Y4_N1 1 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 29.65 % ) " "Info: Total cell delay = 4.055 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 70.35 % ) " "Info: Total interconnect delay = 9.619 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode source 10.544 ns - Shortest register " "Info: - Shortest clock path from clock \"mode\" to source register is 10.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 6.504 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 10.544 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 4 REG LC_X5_Y4_N2 10 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 29.14 % ) " "Info: Total cell delay = 3.072 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 70.86 % ) " "Info: Total interconnect delay = 7.472 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp clk 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"clk\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.506 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 6.967 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 8.466 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 12.506 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 5 REG LC_X5_Y4_N1 1 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 34.50 % ) " "Info: Total cell delay = 4.315 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 65.50 % ) " "Info: Total interconnect delay = 8.191 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.376 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 5.336 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 9.376 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 4 REG LC_X5_Y4_N2 10 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 35.54 % ) " "Info: Total cell delay = 3.332 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 64.46 % ) " "Info: Total interconnect delay = 6.044 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1m dig_1\[5\] counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 24.739 ns register " "Info: tco from clock \"clk_1m\" to destination pin \"dig_1\[5\]\" through register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" is 24.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 17.174 ns + Longest register " "Info: + Longest clock path from clock \"clk_1m\" to source register is 17.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 11.635 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 4 REG LC_X4_Y3_N4 2 " "Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 13.134 ns clk_dec_1 5 COMB LC_X5_Y3_N9 5 " "Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 17.174 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 6 REG LC_X5_Y4_N4 10 " "Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.038 ns ( 29.34 % ) " "Info: Total cell delay = 5.038 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.136 ns ( 70.66 % ) " "Info: Total interconnect delay = 12.136 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.189 ns + Longest register pin " "Info: + Longest register to pin delay is 7.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.740 ns) 2.226 ns Mux8~0 2 COMB LC_X5_Y4_N8 1 " "Info: 2: + IC(1.486 ns) + CELL(0.740 ns) = 2.226 ns; Loc. = LC_X5_Y4_N8; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(2.322 ns) 7.189 ns dig_1\[5\] 3 PIN PIN_6 0 " "Info: 3: + IC(2.641 ns) + CELL(2.322 ns) = 7.189 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'dig_1\[5\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { Mux8~0 dig_1[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 42.59 % ) " "Info: Total cell delay = 3.062 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.127 ns ( 57.41 % ) " "Info: Total interconnect delay = 4.127 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} Mux8~0 {} dig_1[5] {} } { 0.000ns 1.486ns 2.641ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} Mux8~0 {} dig_1[5] {} } { 0.000ns 1.486ns 2.641ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:21 2019 " "Info: Processing ended: Fri May 10 14:07:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:22 2019 " "Info: Processing started: Fri May 10 14:07:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "counter.vho counter_vhd.sdo D:/Workplace/EDA_lab/counter/simulation/modelsim/ simulation " "Info: Generated files \"counter.vho\" and \"counter_vhd.sdo\" in directory \"D:/Workplace/EDA_lab/counter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:22 2019 " "Info: Processing ended: Fri May 10 14:07:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
