

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Thu Jul 10 17:06:25 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   232089|   232089| 2.321 ms | 2.321 ms |  232089|  232089|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3136|     3136|         2|          -|          -|  1568|    no    |
        |- Loop 2  |   228944|   228944|        90|         73|          1|  3136|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 73, depth = 90


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 1
  Pipeline-0 : II = 73, D = 90, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 100 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 10 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/conv.cpp:59]   --->   Operation 101 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i32 %input_V_offset_read to i64" [cnn/src/conv.cpp:59]   --->   Operation 102 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i8* %input_V, i64 %sext_ln59" [cnn/src/conv.cpp:59]   --->   Operation 103 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_V = alloca [1568 x i8], align 1" [cnn/src/conv.cpp:63]   --->   Operation 104 'alloca' 'temp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_1 : Operation 105 [7/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 105 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 106 [6/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 106 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 107 [5/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 107 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 108 [4/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 108 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 109 [3/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 109 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 110 [2/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 110 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)" [cnn/src/conv.cpp:59]   --->   Operation 111 'read' 'bias_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)" [cnn/src/conv.cpp:59]   --->   Operation 112 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)" [cnn/src/conv.cpp:59]   --->   Operation 113 'read' 'outputConv_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 3136, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 1152, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 1568, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 1568)" [cnn/src/conv.cpp:65]   --->   Operation 118 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [1/1] (1.76ns)   --->   "br label %.preheader178" [cnn/src/conv.cpp:64]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %0 ], [ 0, %.preheader178.preheader ]"   --->   Operation 120 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.88ns)   --->   "%icmp_ln64 = icmp eq i11 %i_0, -480" [cnn/src/conv.cpp:64]   --->   Operation 121 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [cnn/src/conv.cpp:64]   --->   Operation 123 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %1, label %0" [cnn/src/conv.cpp:64]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (8.75ns)   --->   "%input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)" [cnn/src/conv.cpp:65]   --->   Operation 125 'read' 'input_V_addr_read' <Predicate = (!icmp_ln64)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1568 x i8]* %temp_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [cnn/src/conv.cpp:67]   --->   Operation 126 'specmemcore' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1117_183 = sext i32 %bias_V_offset_read to i33" [cnn/src/conv.cpp:97]   --->   Operation 127 'sext' 'sext_ln1117_183' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i32 %weight_V_offset_read to i33" [cnn/src/conv.cpp:104]   --->   Operation 128 'sext' 'sext_ln203' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i32 %outputConv_V_offset_s to i34" [cnn/src/conv.cpp:73]   --->   Operation 129 'sext' 'sext_ln73' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.76ns)   --->   "br label %.preheader176" [cnn/src/conv.cpp:73]   --->   Operation 130 'br' <Predicate = (icmp_ln64)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %i_0 to i64" [cnn/src/conv.cpp:65]   --->   Operation 131 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln65" [cnn/src/conv.cpp:65]   --->   Operation 132 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_V_addr, align 1" [cnn/src/conv.cpp:65]   --->   Operation 133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader178" [cnn/src/conv.cpp:64]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 6.60>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten202 = phi i12 [ 0, %1 ], [ %add_ln73, %hls_label_2_end ]" [cnn/src/conv.cpp:73]   --->   Operation 135 'phi' 'indvar_flatten202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%co_0 = phi i5 [ 0, %1 ], [ %select_ln103_1, %hls_label_2_end ]" [cnn/src/conv.cpp:103]   --->   Operation 136 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %1 ], [ %select_ln75_28, %hls_label_2_end ]" [cnn/src/conv.cpp:75]   --->   Operation 137 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %1 ], [ %select_ln75_27, %hls_label_2_end ]" [cnn/src/conv.cpp:75]   --->   Operation 138 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 0, %1 ], [ %w, %hls_label_2_end ]"   --->   Operation 139 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i5 %co_0 to i4" [cnn/src/conv.cpp:93]   --->   Operation 140 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93, i6 0)" [cnn/src/conv.cpp:93]   --->   Operation 141 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %shl_ln to i11" [cnn/src/conv.cpp:93]   --->   Operation 142 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln93_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93, i3 0)" [cnn/src/conv.cpp:93]   --->   Operation 143 'bitconcatenate' 'shl_ln93_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i7 %shl_ln93_1 to i11" [cnn/src/conv.cpp:93]   --->   Operation 144 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (1.73ns)   --->   "%out1 = add i11 %zext_ln93, %zext_ln93_1" [cnn/src/conv.cpp:93]   --->   Operation 145 'add' 'out1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %h_0 to i5" [cnn/src/conv.cpp:75]   --->   Operation 146 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h_0, i4 0)" [cnn/src/conv.cpp:103]   --->   Operation 147 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %shl_ln1 to i9" [cnn/src/conv.cpp:103]   --->   Operation 148 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln103_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [cnn/src/conv.cpp:103]   --->   Operation 149 'bitconcatenate' 'shl_ln103_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i5 %shl_ln103_1 to i9" [cnn/src/conv.cpp:103]   --->   Operation 150 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.91ns)   --->   "%sub_ln103 = sub i9 %zext_ln103, %zext_ln103_1" [cnn/src/conv.cpp:103]   --->   Operation 151 'sub' 'sub_ln103' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i9 %sub_ln103 to i11" [cnn/src/conv.cpp:103]   --->   Operation 152 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln103_1 = sext i9 %sub_ln103 to i10" [cnn/src/conv.cpp:103]   --->   Operation 153 'sext' 'sext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln88 = add i5 -1, %zext_ln75" [cnn/src/conv.cpp:88]   --->   Operation 154 'add' 'add_ln88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp ne i4 %h_0, 0" [cnn/src/conv.cpp:91]   --->   Operation 155 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88, i4 0)" [cnn/src/conv.cpp:92]   --->   Operation 156 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln92_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88, i1 false)" [cnn/src/conv.cpp:92]   --->   Operation 157 'bitconcatenate' 'shl_ln92_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i6 %shl_ln92_1 to i9" [cnn/src/conv.cpp:92]   --->   Operation 158 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.82ns)   --->   "%sub_ln92 = sub i9 %shl_ln2, %sext_ln92" [cnn/src/conv.cpp:92]   --->   Operation 159 'sub' 'sub_ln92' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i9 %sub_ln92 to i11" [cnn/src/conv.cpp:92]   --->   Operation 160 'sext' 'sext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i9 %sub_ln92 to i10" [cnn/src/conv.cpp:92]   --->   Operation 161 'sext' 'sext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.73ns)   --->   "%h = add i4 1, %h_0" [cnn/src/conv.cpp:88]   --->   Operation 162 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.30ns)   --->   "%icmp_ln91_3 = icmp ult i4 %h, -2" [cnn/src/conv.cpp:91]   --->   Operation 163 'icmp' 'icmp_ln91_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln92_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h, i4 0)" [cnn/src/conv.cpp:92]   --->   Operation 164 'bitconcatenate' 'shl_ln92_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %shl_ln92_2 to i9" [cnn/src/conv.cpp:92]   --->   Operation 165 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln92_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)" [cnn/src/conv.cpp:92]   --->   Operation 166 'bitconcatenate' 'shl_ln92_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %shl_ln92_3 to i9" [cnn/src/conv.cpp:92]   --->   Operation 167 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.91ns)   --->   "%sub_ln92_1 = sub i9 %zext_ln92, %zext_ln92_1" [cnn/src/conv.cpp:92]   --->   Operation 168 'sub' 'sub_ln92_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln92_3 = sext i9 %sub_ln92_1 to i11" [cnn/src/conv.cpp:92]   --->   Operation 169 'sext' 'sext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln92_4 = sext i9 %sub_ln92_1 to i10" [cnn/src/conv.cpp:92]   --->   Operation 170 'sext' 'sext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.82ns)   --->   "%add_ln92_9 = add i9 196, %sub_ln92" [cnn/src/conv.cpp:92]   --->   Operation 171 'add' 'add_ln92_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.82ns)   --->   "%add_ln92_11 = add i9 196, %sub_ln103" [cnn/src/conv.cpp:92]   --->   Operation 172 'add' 'add_ln92_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln92_13 = add i9 196, %sub_ln92_1" [cnn/src/conv.cpp:92]   --->   Operation 173 'add' 'add_ln92_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln92_15 = add i10 392, %sext_ln92_2" [cnn/src/conv.cpp:92]   --->   Operation 174 'add' 'add_ln92_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln92_17 = add i10 392, %sext_ln103_1" [cnn/src/conv.cpp:92]   --->   Operation 175 'add' 'add_ln92_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.73ns)   --->   "%add_ln92_20 = add i10 392, %sext_ln92_4" [cnn/src/conv.cpp:92]   --->   Operation 176 'add' 'add_ln92_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.73ns)   --->   "%add_ln92_22 = add i10 -436, %sext_ln92_2" [cnn/src/conv.cpp:92]   --->   Operation 177 'add' 'add_ln92_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (1.73ns)   --->   "%add_ln92_24 = add i10 -436, %sext_ln103_1" [cnn/src/conv.cpp:92]   --->   Operation 178 'add' 'add_ln92_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (1.73ns)   --->   "%add_ln92_26 = add i10 -436, %sext_ln92_4" [cnn/src/conv.cpp:92]   --->   Operation 179 'add' 'add_ln92_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (1.82ns)   --->   "%add_ln92_28 = add i10 -240, %sext_ln92_2" [cnn/src/conv.cpp:92]   --->   Operation 180 'add' 'add_ln92_28' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (1.82ns)   --->   "%add_ln92_30 = add i10 -240, %sext_ln103_1" [cnn/src/conv.cpp:92]   --->   Operation 181 'add' 'add_ln92_30' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln92_32 = add i10 -240, %sext_ln92_4" [cnn/src/conv.cpp:92]   --->   Operation 182 'add' 'add_ln92_32' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (1.63ns)   --->   "%add_ln92_34 = add i11 980, %sext_ln92_1" [cnn/src/conv.cpp:92]   --->   Operation 183 'add' 'add_ln92_34' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (1.63ns)   --->   "%add_ln92_37 = add i11 980, %sext_ln103" [cnn/src/conv.cpp:92]   --->   Operation 184 'add' 'add_ln92_37' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (1.63ns)   --->   "%add_ln92_39 = add i11 980, %sext_ln92_3" [cnn/src/conv.cpp:92]   --->   Operation 185 'add' 'add_ln92_39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (1.63ns)   --->   "%add_ln92_41 = add i11 -872, %sext_ln92_1" [cnn/src/conv.cpp:92]   --->   Operation 186 'add' 'add_ln92_41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (1.63ns)   --->   "%add_ln92_43 = add i11 -872, %sext_ln103" [cnn/src/conv.cpp:92]   --->   Operation 187 'add' 'add_ln92_43' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.63ns)   --->   "%add_ln92_45 = add i11 -872, %sext_ln92_3" [cnn/src/conv.cpp:92]   --->   Operation 188 'add' 'add_ln92_45' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (1.63ns)   --->   "%add_ln92_47 = add i11 -676, %sext_ln92_1" [cnn/src/conv.cpp:92]   --->   Operation 189 'add' 'add_ln92_47' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (1.63ns)   --->   "%add_ln92_49 = add i11 -676, %sext_ln103" [cnn/src/conv.cpp:92]   --->   Operation 190 'add' 'add_ln92_49' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.63ns)   --->   "%add_ln92_51 = add i11 -676, %sext_ln92_3" [cnn/src/conv.cpp:92]   --->   Operation 191 'add' 'add_ln92_51' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (1.99ns)   --->   "%icmp_ln73 = icmp eq i12 %indvar_flatten202, -960" [cnn/src/conv.cpp:73]   --->   Operation 192 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (1.54ns)   --->   "%add_ln73 = add i12 1, %indvar_flatten202" [cnn/src/conv.cpp:73]   --->   Operation 193 'add' 'add_ln73' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %2, label %hls_label_2_begin" [cnn/src/conv.cpp:73]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.55ns)   --->   "%icmp_ln75 = icmp eq i8 %indvar_flatten, -60" [cnn/src/conv.cpp:75]   --->   Operation 195 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln73)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (1.02ns)   --->   "%select_ln103 = select i1 %icmp_ln75, i4 0, i4 %h_0" [cnn/src/conv.cpp:103]   --->   Operation 196 'select' 'select_ln103' <Predicate = (!icmp_ln73)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln73_1 = add i5 1, %co_0" [cnn/src/conv.cpp:73]   --->   Operation 197 'add' 'add_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (1.21ns)   --->   "%select_ln103_1 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0" [cnn/src/conv.cpp:103]   --->   Operation 198 'select' 'select_ln103_1' <Predicate = (!icmp_ln73)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i5 %select_ln103_1 to i33" [cnn/src/conv.cpp:93]   --->   Operation 199 'zext' 'zext_ln93_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i5 %add_ln73_1 to i4" [cnn/src/conv.cpp:93]   --->   Operation 200 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln93_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln93_1, i6 0)" [cnn/src/conv.cpp:93]   --->   Operation 201 'bitconcatenate' 'shl_ln93_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i10 %shl_ln93_mid1 to i11" [cnn/src/conv.cpp:93]   --->   Operation 202 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln93_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln93_1, i3 0)" [cnn/src/conv.cpp:93]   --->   Operation 203 'bitconcatenate' 'shl_ln93_1_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i7 %shl_ln93_1_mid1 to i11" [cnn/src/conv.cpp:93]   --->   Operation 204 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.73ns)   --->   "%add_ln93_1 = add i11 %zext_ln93_3, %zext_ln93_2" [cnn/src/conv.cpp:93]   --->   Operation 205 'add' 'add_ln93_1' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (1.21ns)   --->   "%select_ln103_4 = select i1 %icmp_ln75, i5 %add_ln73_1, i5 %co_0" [cnn/src/conv.cpp:103]   --->   Operation 206 'select' 'select_ln103_4' <Predicate = (!icmp_ln73)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln103_3 = select i1 %icmp_ln75, i11 %add_ln93_1, i11 %out1" [cnn/src/conv.cpp:103]   --->   Operation 207 'select' 'select_ln103_3' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.97ns)   --->   "%xor_ln103 = xor i1 %icmp_ln75, true" [cnn/src/conv.cpp:103]   --->   Operation 208 'xor' 'xor_ln103' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_2)   --->   "%and_ln103 = and i1 %icmp_ln91, %xor_ln103" [cnn/src/conv.cpp:103]   --->   Operation 209 'and' 'and_ln103' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.30ns)   --->   "%icmp_ln77 = icmp eq i4 %w_0, -2" [cnn/src/conv.cpp:77]   --->   Operation 210 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.97ns)   --->   "%and_ln103_1 = and i1 %icmp_ln77, %xor_ln103" [cnn/src/conv.cpp:103]   --->   Operation 211 'and' 'and_ln103_1' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.73ns)   --->   "%add_ln88_2 = add i4 1, %select_ln103" [cnn/src/conv.cpp:88]   --->   Operation 212 'add' 'add_ln88_2' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %add_ln88_2 to i5" [cnn/src/conv.cpp:88]   --->   Operation 213 'zext' 'zext_ln88' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%or_ln75 = or i1 %and_ln103_1, %icmp_ln75" [cnn/src/conv.cpp:75]   --->   Operation 214 'or' 'or_ln75' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %or_ln75, i4 0, i4 %w_0" [cnn/src/conv.cpp:75]   --->   Operation 215 'select' 'select_ln75' <Predicate = (!icmp_ln73)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (1.73ns)   --->   "%add_ln88_3 = add i5 -1, %zext_ln88" [cnn/src/conv.cpp:88]   --->   Operation 216 'add' 'add_ln88_3' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (1.30ns)   --->   "%icmp_ln91_4 = icmp ne i4 %add_ln88_2, 0" [cnn/src/conv.cpp:91]   --->   Operation 217 'icmp' 'icmp_ln91_4' <Predicate = (!icmp_ln73)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln75_2 = select i1 %and_ln103_1, i1 %icmp_ln91_4, i1 %and_ln103" [cnn/src/conv.cpp:75]   --->   Operation 218 'select' 'select_ln75_2' <Predicate = (!icmp_ln73)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [cnn/src/conv.cpp:77]   --->   Operation 219 'specregionbegin' 'tmp' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (2.55ns)   --->   "%add_ln79 = add i33 %sext_ln1117_183, %zext_ln93_4" [cnn/src/conv.cpp:79]   --->   Operation 220 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i33 %add_ln79 to i64" [cnn/src/conv.cpp:79]   --->   Operation 221 'sext' 'sext_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln79" [cnn/src/conv.cpp:79]   --->   Operation 222 'getelementptr' 'bias_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (1.91ns)   --->   "%add_ln75 = add i8 1, %indvar_flatten" [cnn/src/conv.cpp:75]   --->   Operation 223 'add' 'add_ln75' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (1.24ns)   --->   "%select_ln75_28 = select i1 %icmp_ln75, i8 1, i8 %add_ln75" [cnn/src/conv.cpp:75]   --->   Operation 224 'select' 'select_ln75_28' <Predicate = (!icmp_ln73)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i11 %select_ln103_3 to i33" [cnn/src/conv.cpp:103]   --->   Operation 225 'zext' 'zext_ln103_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_1)   --->   "%select_ln103_5 = select i1 %icmp_ln75, i9 0, i9 %sub_ln103" [cnn/src/conv.cpp:103]   --->   Operation 226 'select' 'select_ln103_5' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_3)   --->   "%select_ln103_6 = select i1 %icmp_ln75, i9 -14, i9 %sub_ln92" [cnn/src/conv.cpp:103]   --->   Operation 227 'select' 'select_ln103_6' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_4)   --->   "%or_ln103_5 = or i1 %icmp_ln75, %icmp_ln91_3" [cnn/src/conv.cpp:103]   --->   Operation 228 'or' 'or_ln103_5' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_5)   --->   "%select_ln103_7 = select i1 %icmp_ln75, i9 14, i9 %sub_ln92_1" [cnn/src/conv.cpp:103]   --->   Operation 229 'select' 'select_ln103_7' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_6)   --->   "%select_ln103_8 = select i1 %icmp_ln75, i9 182, i9 %add_ln92_9" [cnn/src/conv.cpp:103]   --->   Operation 230 'select' 'select_ln103_8' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_7)   --->   "%select_ln103_9 = select i1 %icmp_ln75, i9 196, i9 %add_ln92_11" [cnn/src/conv.cpp:103]   --->   Operation 231 'select' 'select_ln103_9' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_8)   --->   "%select_ln103_10 = select i1 %icmp_ln75, i9 210, i9 %add_ln92_13" [cnn/src/conv.cpp:103]   --->   Operation 232 'select' 'select_ln103_10' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_9)   --->   "%select_ln103_11 = select i1 %icmp_ln75, i10 378, i10 %add_ln92_15" [cnn/src/conv.cpp:103]   --->   Operation 233 'select' 'select_ln103_11' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_10)   --->   "%select_ln103_12 = select i1 %icmp_ln75, i10 392, i10 %add_ln92_17" [cnn/src/conv.cpp:103]   --->   Operation 234 'select' 'select_ln103_12' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_11)   --->   "%select_ln103_13 = select i1 %icmp_ln75, i10 406, i10 %add_ln92_20" [cnn/src/conv.cpp:103]   --->   Operation 235 'select' 'select_ln103_13' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_12)   --->   "%select_ln103_14 = select i1 %icmp_ln75, i10 -450, i10 %add_ln92_22" [cnn/src/conv.cpp:103]   --->   Operation 236 'select' 'select_ln103_14' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_13)   --->   "%select_ln103_15 = select i1 %icmp_ln75, i10 -436, i10 %add_ln92_24" [cnn/src/conv.cpp:103]   --->   Operation 237 'select' 'select_ln103_15' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_14)   --->   "%select_ln103_16 = select i1 %icmp_ln75, i10 -422, i10 %add_ln92_26" [cnn/src/conv.cpp:103]   --->   Operation 238 'select' 'select_ln103_16' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_15)   --->   "%select_ln103_17 = select i1 %icmp_ln75, i10 -254, i10 %add_ln92_28" [cnn/src/conv.cpp:103]   --->   Operation 239 'select' 'select_ln103_17' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_16)   --->   "%select_ln103_18 = select i1 %icmp_ln75, i10 -240, i10 %add_ln92_30" [cnn/src/conv.cpp:103]   --->   Operation 240 'select' 'select_ln103_18' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_17)   --->   "%select_ln103_19 = select i1 %icmp_ln75, i10 -226, i10 %add_ln92_32" [cnn/src/conv.cpp:103]   --->   Operation 241 'select' 'select_ln103_19' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_18)   --->   "%select_ln103_20 = select i1 %icmp_ln75, i11 966, i11 %add_ln92_34" [cnn/src/conv.cpp:103]   --->   Operation 242 'select' 'select_ln103_20' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_19)   --->   "%select_ln103_21 = select i1 %icmp_ln75, i11 980, i11 %add_ln92_37" [cnn/src/conv.cpp:103]   --->   Operation 243 'select' 'select_ln103_21' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_20)   --->   "%select_ln103_22 = select i1 %icmp_ln75, i11 994, i11 %add_ln92_39" [cnn/src/conv.cpp:103]   --->   Operation 244 'select' 'select_ln103_22' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_21)   --->   "%select_ln103_23 = select i1 %icmp_ln75, i11 -886, i11 %add_ln92_41" [cnn/src/conv.cpp:103]   --->   Operation 245 'select' 'select_ln103_23' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_22)   --->   "%select_ln103_24 = select i1 %icmp_ln75, i11 -872, i11 %add_ln92_43" [cnn/src/conv.cpp:103]   --->   Operation 246 'select' 'select_ln103_24' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_23)   --->   "%select_ln103_25 = select i1 %icmp_ln75, i11 -858, i11 %add_ln92_45" [cnn/src/conv.cpp:103]   --->   Operation 247 'select' 'select_ln103_25' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_24)   --->   "%select_ln103_26 = select i1 %icmp_ln75, i11 -690, i11 %add_ln92_47" [cnn/src/conv.cpp:103]   --->   Operation 248 'select' 'select_ln103_26' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_25)   --->   "%select_ln103_27 = select i1 %icmp_ln75, i11 -676, i11 %add_ln92_49" [cnn/src/conv.cpp:103]   --->   Operation 249 'select' 'select_ln103_27' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_26)   --->   "%select_ln103_28 = select i1 %icmp_ln75, i11 -662, i11 %add_ln92_51" [cnn/src/conv.cpp:103]   --->   Operation 250 'select' 'select_ln103_28' <Predicate = (!icmp_ln73 & !and_ln103_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln92_2_dup = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_2, i4 0)" [cnn/src/conv.cpp:92]   --->   Operation 251 'bitconcatenate' 'shl_ln92_2_dup' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i8 %shl_ln92_2_dup to i9" [cnn/src/conv.cpp:92]   --->   Operation 252 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln92_3_dup = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_2, i1 false)" [cnn/src/conv.cpp:92]   --->   Operation 253 'bitconcatenate' 'shl_ln92_3_dup' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i5 %shl_ln92_3_dup to i9" [cnn/src/conv.cpp:92]   --->   Operation 254 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (1.91ns)   --->   "%sub_ln92_2 = sub i9 %zext_ln92_2, %zext_ln92_3" [cnn/src/conv.cpp:92]   --->   Operation 255 'sub' 'sub_ln92_2' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln92_5 = sext i9 %sub_ln92_2 to i11" [cnn/src/conv.cpp:92]   --->   Operation 256 'sext' 'sext_ln92_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln92_6 = sext i9 %sub_ln92_2 to i10" [cnn/src/conv.cpp:92]   --->   Operation 257 'sext' 'sext_ln92_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (1.82ns)   --->   "%add_ln92_93 = add i9 196, %sub_ln92_2" [cnn/src/conv.cpp:92]   --->   Operation 258 'add' 'add_ln92_93' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (1.73ns)   --->   "%add_ln92_94 = add i10 392, %sext_ln92_6" [cnn/src/conv.cpp:92]   --->   Operation 259 'add' 'add_ln92_94' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (1.73ns)   --->   "%add_ln92_95 = add i10 -436, %sext_ln92_6" [cnn/src/conv.cpp:92]   --->   Operation 260 'add' 'add_ln92_95' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (1.82ns)   --->   "%add_ln92_96 = add i10 -240, %sext_ln92_6" [cnn/src/conv.cpp:92]   --->   Operation 261 'add' 'add_ln92_96' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (1.63ns)   --->   "%add_ln92_97 = add i11 980, %sext_ln92_5" [cnn/src/conv.cpp:92]   --->   Operation 262 'add' 'add_ln92_97' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (1.63ns)   --->   "%add_ln92_98 = add i11 -872, %sext_ln92_5" [cnn/src/conv.cpp:92]   --->   Operation 263 'add' 'add_ln92_98' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (1.63ns)   --->   "%add_ln92_99 = add i11 -676, %sext_ln92_5" [cnn/src/conv.cpp:92]   --->   Operation 264 'add' 'add_ln92_99' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_1 = select i1 %and_ln103_1, i9 %sub_ln92_2, i9 %select_ln103_5" [cnn/src/conv.cpp:75]   --->   Operation 265 'select' 'select_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln92_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln88_3, i4 0)" [cnn/src/conv.cpp:92]   --->   Operation 266 'bitconcatenate' 'shl_ln92_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln92_1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln88_3, i1 false)" [cnn/src/conv.cpp:92]   --->   Operation 267 'bitconcatenate' 'shl_ln92_1_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln92_7 = sext i6 %shl_ln92_1_mid1 to i9" [cnn/src/conv.cpp:92]   --->   Operation 268 'sext' 'sext_ln92_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (1.82ns)   --->   "%sub_ln92_3 = sub i9 %shl_ln92_mid1, %sext_ln92_7" [cnn/src/conv.cpp:92]   --->   Operation 269 'sub' 'sub_ln92_3' <Predicate = (!icmp_ln73)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_3 = select i1 %and_ln103_1, i9 %sub_ln92_3, i9 %select_ln103_6" [cnn/src/conv.cpp:75]   --->   Operation 270 'select' 'select_ln75_3' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln92_8 = sext i9 %sub_ln92_3 to i11" [cnn/src/conv.cpp:92]   --->   Operation 271 'sext' 'sext_ln92_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln92_9 = sext i9 %sub_ln92_3 to i10" [cnn/src/conv.cpp:92]   --->   Operation 272 'sext' 'sext_ln92_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (1.73ns)   --->   "%add_ln88_4 = add i4 2, %select_ln103" [cnn/src/conv.cpp:88]   --->   Operation 273 'add' 'add_ln88_4' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (1.30ns)   --->   "%icmp_ln91_5 = icmp ult i4 %add_ln88_4, -2" [cnn/src/conv.cpp:91]   --->   Operation 274 'icmp' 'icmp_ln91_5' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln75_4 = select i1 %and_ln103_1, i1 %icmp_ln91_5, i1 %or_ln103_5" [cnn/src/conv.cpp:75]   --->   Operation 275 'select' 'select_ln75_4' <Predicate = (!icmp_ln73)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln92_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln88_4, i4 0)" [cnn/src/conv.cpp:92]   --->   Operation 276 'bitconcatenate' 'shl_ln92_2_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i8 %shl_ln92_2_mid1 to i9" [cnn/src/conv.cpp:92]   --->   Operation 277 'zext' 'zext_ln92_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln92_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln88_4, i1 false)" [cnn/src/conv.cpp:92]   --->   Operation 278 'bitconcatenate' 'shl_ln92_3_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln92_5 = zext i5 %shl_ln92_3_mid1 to i9" [cnn/src/conv.cpp:92]   --->   Operation 279 'zext' 'zext_ln92_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (1.91ns)   --->   "%sub_ln92_4 = sub i9 %zext_ln92_4, %zext_ln92_5" [cnn/src/conv.cpp:92]   --->   Operation 280 'sub' 'sub_ln92_4' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_5 = select i1 %and_ln103_1, i9 %sub_ln92_4, i9 %select_ln103_7" [cnn/src/conv.cpp:75]   --->   Operation 281 'select' 'select_ln75_5' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln92_10 = sext i9 %sub_ln92_4 to i11" [cnn/src/conv.cpp:92]   --->   Operation 282 'sext' 'sext_ln92_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln92_11 = sext i9 %sub_ln92_4 to i10" [cnn/src/conv.cpp:92]   --->   Operation 283 'sext' 'sext_ln92_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln92_100 = add i9 196, %sub_ln92_3" [cnn/src/conv.cpp:92]   --->   Operation 284 'add' 'add_ln92_100' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_6 = select i1 %and_ln103_1, i9 %add_ln92_100, i9 %select_ln103_8" [cnn/src/conv.cpp:75]   --->   Operation 285 'select' 'select_ln75_6' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_7 = select i1 %and_ln103_1, i9 %add_ln92_93, i9 %select_ln103_9" [cnn/src/conv.cpp:75]   --->   Operation 286 'select' 'select_ln75_7' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (1.82ns)   --->   "%add_ln92_101 = add i9 196, %sub_ln92_4" [cnn/src/conv.cpp:92]   --->   Operation 287 'add' 'add_ln92_101' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln75_8 = select i1 %and_ln103_1, i9 %add_ln92_101, i9 %select_ln103_10" [cnn/src/conv.cpp:75]   --->   Operation 288 'select' 'select_ln75_8' <Predicate = (!icmp_ln73)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (1.73ns)   --->   "%add_ln92_102 = add i10 392, %sext_ln92_9" [cnn/src/conv.cpp:92]   --->   Operation 289 'add' 'add_ln92_102' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_9 = select i1 %and_ln103_1, i10 %add_ln92_102, i10 %select_ln103_11" [cnn/src/conv.cpp:75]   --->   Operation 290 'select' 'select_ln75_9' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_10 = select i1 %and_ln103_1, i10 %add_ln92_94, i10 %select_ln103_12" [cnn/src/conv.cpp:75]   --->   Operation 291 'select' 'select_ln75_10' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (1.73ns)   --->   "%add_ln92_103 = add i10 392, %sext_ln92_11" [cnn/src/conv.cpp:92]   --->   Operation 292 'add' 'add_ln92_103' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_11 = select i1 %and_ln103_1, i10 %add_ln92_103, i10 %select_ln103_13" [cnn/src/conv.cpp:75]   --->   Operation 293 'select' 'select_ln75_11' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (1.73ns)   --->   "%add_ln92_104 = add i10 -436, %sext_ln92_9" [cnn/src/conv.cpp:92]   --->   Operation 294 'add' 'add_ln92_104' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_12 = select i1 %and_ln103_1, i10 %add_ln92_104, i10 %select_ln103_14" [cnn/src/conv.cpp:75]   --->   Operation 295 'select' 'select_ln75_12' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_13 = select i1 %and_ln103_1, i10 %add_ln92_95, i10 %select_ln103_15" [cnn/src/conv.cpp:75]   --->   Operation 296 'select' 'select_ln75_13' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (1.73ns)   --->   "%add_ln92_105 = add i10 -436, %sext_ln92_11" [cnn/src/conv.cpp:92]   --->   Operation 297 'add' 'add_ln92_105' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_14 = select i1 %and_ln103_1, i10 %add_ln92_105, i10 %select_ln103_16" [cnn/src/conv.cpp:75]   --->   Operation 298 'select' 'select_ln75_14' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (1.82ns)   --->   "%add_ln92_106 = add i10 -240, %sext_ln92_9" [cnn/src/conv.cpp:92]   --->   Operation 299 'add' 'add_ln92_106' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_15 = select i1 %and_ln103_1, i10 %add_ln92_106, i10 %select_ln103_17" [cnn/src/conv.cpp:75]   --->   Operation 300 'select' 'select_ln75_15' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_16 = select i1 %and_ln103_1, i10 %add_ln92_96, i10 %select_ln103_18" [cnn/src/conv.cpp:75]   --->   Operation 301 'select' 'select_ln75_16' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (1.82ns)   --->   "%add_ln92_107 = add i10 -240, %sext_ln92_11" [cnn/src/conv.cpp:92]   --->   Operation 302 'add' 'add_ln92_107' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln75_17 = select i1 %and_ln103_1, i10 %add_ln92_107, i10 %select_ln103_19" [cnn/src/conv.cpp:75]   --->   Operation 303 'select' 'select_ln75_17' <Predicate = (!icmp_ln73)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (1.63ns)   --->   "%add_ln92_108 = add i11 980, %sext_ln92_8" [cnn/src/conv.cpp:92]   --->   Operation 304 'add' 'add_ln92_108' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_18 = select i1 %and_ln103_1, i11 %add_ln92_108, i11 %select_ln103_20" [cnn/src/conv.cpp:75]   --->   Operation 305 'select' 'select_ln75_18' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_19 = select i1 %and_ln103_1, i11 %add_ln92_97, i11 %select_ln103_21" [cnn/src/conv.cpp:75]   --->   Operation 306 'select' 'select_ln75_19' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (1.63ns)   --->   "%add_ln92_109 = add i11 980, %sext_ln92_10" [cnn/src/conv.cpp:92]   --->   Operation 307 'add' 'add_ln92_109' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_20 = select i1 %and_ln103_1, i11 %add_ln92_109, i11 %select_ln103_22" [cnn/src/conv.cpp:75]   --->   Operation 308 'select' 'select_ln75_20' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (1.63ns)   --->   "%add_ln92_110 = add i11 -872, %sext_ln92_8" [cnn/src/conv.cpp:92]   --->   Operation 309 'add' 'add_ln92_110' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_21 = select i1 %and_ln103_1, i11 %add_ln92_110, i11 %select_ln103_23" [cnn/src/conv.cpp:75]   --->   Operation 310 'select' 'select_ln75_21' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_22 = select i1 %and_ln103_1, i11 %add_ln92_98, i11 %select_ln103_24" [cnn/src/conv.cpp:75]   --->   Operation 311 'select' 'select_ln75_22' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (1.63ns)   --->   "%add_ln92_111 = add i11 -872, %sext_ln92_10" [cnn/src/conv.cpp:92]   --->   Operation 312 'add' 'add_ln92_111' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_23 = select i1 %and_ln103_1, i11 %add_ln92_111, i11 %select_ln103_25" [cnn/src/conv.cpp:75]   --->   Operation 313 'select' 'select_ln75_23' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (1.63ns)   --->   "%add_ln92_112 = add i11 -676, %sext_ln92_8" [cnn/src/conv.cpp:92]   --->   Operation 314 'add' 'add_ln92_112' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_24 = select i1 %and_ln103_1, i11 %add_ln92_112, i11 %select_ln103_26" [cnn/src/conv.cpp:75]   --->   Operation 315 'select' 'select_ln75_24' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_25 = select i1 %and_ln103_1, i11 %add_ln92_99, i11 %select_ln103_27" [cnn/src/conv.cpp:75]   --->   Operation 316 'select' 'select_ln75_25' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (1.63ns)   --->   "%add_ln92_113 = add i11 -676, %sext_ln92_10" [cnn/src/conv.cpp:92]   --->   Operation 317 'add' 'add_ln92_113' <Predicate = (!icmp_ln73 & and_ln103_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_26 = select i1 %and_ln103_1, i11 %add_ln92_113, i11 %select_ln103_28" [cnn/src/conv.cpp:75]   --->   Operation 318 'select' 'select_ln75_26' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (1.02ns)   --->   "%select_ln75_27 = select i1 %and_ln103_1, i4 %add_ln88_2, i4 %select_ln103" [cnn/src/conv.cpp:75]   --->   Operation 319 'select' 'select_ln75_27' <Predicate = (!icmp_ln73)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i4 %select_ln75 to i5" [cnn/src/conv.cpp:77]   --->   Operation 320 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 321 [7/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 321 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 322 [1/1] (1.73ns)   --->   "%add_ln89 = add i5 -1, %zext_ln77_3" [cnn/src/conv.cpp:89]   --->   Operation 322 'add' 'add_ln89' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i5 %add_ln89 to i9" [cnn/src/conv.cpp:89]   --->   Operation 323 'sext' 'sext_ln89_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (1.30ns)   --->   "%icmp_ln91_1 = icmp ne i4 %select_ln75, 0" [cnn/src/conv.cpp:91]   --->   Operation 324 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln73)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.97ns)   --->   "%and_ln91 = and i1 %select_ln75_2, %icmp_ln91_1" [cnn/src/conv.cpp:91]   --->   Operation 325 'and' 'and_ln91' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (1.82ns)   --->   "%add_ln92 = add i9 %sext_ln89_2, %select_ln75_3" [cnn/src/conv.cpp:92]   --->   Operation 326 'add' 'add_ln92' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i9 %add_ln92 to i64" [cnn/src/conv.cpp:97]   --->   Operation 327 'sext' 'sext_ln97' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%temp_V_addr_1 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97" [cnn/src/conv.cpp:97]   --->   Operation 328 'getelementptr' 'temp_V_addr_1' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_11 : Operation 329 [2/2] (3.25ns)   --->   "%temp_V_load = load i8* %temp_V_addr_1, align 1" [cnn/src/conv.cpp:97]   --->   Operation 329 'load' 'temp_V_load' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_11 : Operation 330 [1/1] (2.55ns)   --->   "%add_ln1117 = add i33 %zext_ln103_3, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 330 'add' 'add_ln1117' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1117_184 = sext i33 %add_ln1117 to i64" [cnn/src/conv.cpp:97]   --->   Operation 331 'sext' 'sext_ln1117_184' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%bias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1117_184" [cnn/src/conv.cpp:97]   --->   Operation 332 'getelementptr' 'bias_V_addr_1' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln103 = or i11 %select_ln103_3, 1" [cnn/src/conv.cpp:103]   --->   Operation 333 'or' 'or_ln103' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i11 %or_ln103 to i33" [cnn/src/conv.cpp:103]   --->   Operation 334 'zext' 'zext_ln103_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i4 %select_ln75 to i9" [cnn/src/conv.cpp:77]   --->   Operation 335 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 336 [6/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 336 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 337 [1/2] (3.25ns)   --->   "%temp_V_load = load i8* %temp_V_addr_1, align 1" [cnn/src/conv.cpp:97]   --->   Operation 337 'load' 'temp_V_load' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_12 : Operation 338 [7/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 338 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 339 [1/1] (1.82ns)   --->   "%add_ln92_1 = add i9 %zext_ln77_2, %select_ln75_3" [cnn/src/conv.cpp:92]   --->   Operation 339 'add' 'add_ln92_1' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i9 %add_ln92_1 to i64" [cnn/src/conv.cpp:97]   --->   Operation 340 'sext' 'sext_ln97_1' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%temp_V_addr_2 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_1" [cnn/src/conv.cpp:97]   --->   Operation 341 'getelementptr' 'temp_V_addr_2' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_12 : Operation 342 [2/2] (3.25ns)   --->   "%temp_V_load_1 = load i8* %temp_V_addr_2, align 1" [cnn/src/conv.cpp:97]   --->   Operation 342 'load' 'temp_V_load_1' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_12 : Operation 343 [1/1] (2.55ns)   --->   "%add_ln1117_1 = add i33 %zext_ln103_4, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 343 'add' 'add_ln1117_1' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1117_185 = sext i33 %add_ln1117_1 to i64" [cnn/src/conv.cpp:97]   --->   Operation 344 'sext' 'sext_ln1117_185' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%bias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117_185" [cnn/src/conv.cpp:97]   --->   Operation 345 'getelementptr' 'bias_V_addr_2' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln103_1 = or i11 %select_ln103_3, 2" [cnn/src/conv.cpp:103]   --->   Operation 346 'or' 'or_ln103_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i11 %or_ln103_1 to i33" [cnn/src/conv.cpp:103]   --->   Operation 347 'zext' 'zext_ln103_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 348 [5/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 348 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 349 [6/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 349 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 350 [1/1] (1.73ns)   --->   "%w = add i4 %select_ln75, 1" [cnn/src/conv.cpp:89]   --->   Operation 350 'add' 'w' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i4 %w to i9" [cnn/src/conv.cpp:89]   --->   Operation 351 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 352 [1/2] (3.25ns)   --->   "%temp_V_load_1 = load i8* %temp_V_addr_2, align 1" [cnn/src/conv.cpp:97]   --->   Operation 352 'load' 'temp_V_load_1' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_13 : Operation 353 [7/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 353 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 354 [1/1] (1.30ns)   --->   "%icmp_ln91_2 = icmp ult i4 %w, -2" [cnn/src/conv.cpp:91]   --->   Operation 354 'icmp' 'icmp_ln91_2' <Predicate = (!icmp_ln73)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.97ns)   --->   "%and_ln91_1 = and i1 %select_ln75_2, %icmp_ln91_2" [cnn/src/conv.cpp:91]   --->   Operation 355 'and' 'and_ln91_1' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (1.82ns)   --->   "%add_ln92_2 = add i9 %zext_ln89_2, %select_ln75_3" [cnn/src/conv.cpp:92]   --->   Operation 356 'add' 'add_ln92_2' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln97_2 = sext i9 %add_ln92_2 to i64" [cnn/src/conv.cpp:97]   --->   Operation 357 'sext' 'sext_ln97_2' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%temp_V_addr_3 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_2" [cnn/src/conv.cpp:97]   --->   Operation 358 'getelementptr' 'temp_V_addr_3' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_13 : Operation 359 [2/2] (3.25ns)   --->   "%temp_V_load_2 = load i8* %temp_V_addr_3, align 1" [cnn/src/conv.cpp:97]   --->   Operation 359 'load' 'temp_V_load_2' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_13 : Operation 360 [1/1] (2.55ns)   --->   "%add_ln1117_2 = add i33 %zext_ln103_5, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 360 'add' 'add_ln1117_2' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1117_186 = sext i33 %add_ln1117_2 to i64" [cnn/src/conv.cpp:97]   --->   Operation 361 'sext' 'sext_ln1117_186' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%bias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_186" [cnn/src/conv.cpp:97]   --->   Operation 362 'getelementptr' 'bias_V_addr_3' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln103_2 = or i11 %select_ln103_3, 3" [cnn/src/conv.cpp:103]   --->   Operation 363 'or' 'or_ln103_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln103_6 = zext i11 %or_ln103_2 to i33" [cnn/src/conv.cpp:103]   --->   Operation 364 'zext' 'zext_ln103_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 365 [4/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 365 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 366 [5/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 366 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 367 [6/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 367 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 368 [1/2] (3.25ns)   --->   "%temp_V_load_2 = load i8* %temp_V_addr_3, align 1" [cnn/src/conv.cpp:97]   --->   Operation 368 'load' 'temp_V_load_2' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_14 : Operation 369 [7/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 369 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 370 [1/1] (1.82ns)   --->   "%add_ln92_3 = add i9 %sext_ln89_2, %select_ln75_1" [cnn/src/conv.cpp:92]   --->   Operation 370 'add' 'add_ln92_3' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln97_3 = sext i9 %add_ln92_3 to i64" [cnn/src/conv.cpp:97]   --->   Operation 371 'sext' 'sext_ln97_3' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%temp_V_addr_4 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_3" [cnn/src/conv.cpp:97]   --->   Operation 372 'getelementptr' 'temp_V_addr_4' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_14 : Operation 373 [2/2] (3.25ns)   --->   "%temp_V_load_3 = load i8* %temp_V_addr_4, align 1" [cnn/src/conv.cpp:97]   --->   Operation 373 'load' 'temp_V_load_3' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_14 : Operation 374 [1/1] (2.55ns)   --->   "%add_ln1117_3 = add i33 %zext_ln103_6, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 374 'add' 'add_ln1117_3' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1117_187 = sext i33 %add_ln1117_3 to i64" [cnn/src/conv.cpp:97]   --->   Operation 375 'sext' 'sext_ln1117_187' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%bias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_187" [cnn/src/conv.cpp:97]   --->   Operation 376 'getelementptr' 'bias_V_addr_4' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln103_7 = zext i11 %or_ln103_2 to i12" [cnn/src/conv.cpp:103]   --->   Operation 377 'zext' 'zext_ln103_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (1.63ns)   --->   "%add_ln103 = add i12 1, %zext_ln103_7" [cnn/src/conv.cpp:103]   --->   Operation 378 'add' 'add_ln103' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln103_8 = zext i12 %add_ln103 to i33" [cnn/src/conv.cpp:103]   --->   Operation 379 'zext' 'zext_ln103_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (1.63ns)   --->   "%add_ln103_1 = add i12 2, %zext_ln103_7" [cnn/src/conv.cpp:103]   --->   Operation 380 'add' 'add_ln103_1' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln103_9 = zext i12 %add_ln103_1 to i33" [cnn/src/conv.cpp:103]   --->   Operation 381 'zext' 'zext_ln103_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 382 [3/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 382 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 383 [4/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 383 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 384 [5/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 384 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 385 [6/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 385 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 386 [1/2] (3.25ns)   --->   "%temp_V_load_3 = load i8* %temp_V_addr_4, align 1" [cnn/src/conv.cpp:97]   --->   Operation 386 'load' 'temp_V_load_3' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_15 : Operation 387 [7/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 387 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 388 [1/1] (1.82ns)   --->   "%add_ln92_4 = add i9 %zext_ln77_2, %select_ln75_1" [cnn/src/conv.cpp:92]   --->   Operation 388 'add' 'add_ln92_4' <Predicate = (!icmp_ln73)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln97_4 = sext i9 %add_ln92_4 to i64" [cnn/src/conv.cpp:97]   --->   Operation 389 'sext' 'sext_ln97_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%temp_V_addr_5 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_4" [cnn/src/conv.cpp:97]   --->   Operation 390 'getelementptr' 'temp_V_addr_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 391 [2/2] (3.25ns)   --->   "%temp_V_load_4 = load i8* %temp_V_addr_5, align 1" [cnn/src/conv.cpp:97]   --->   Operation 391 'load' 'temp_V_load_4' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_15 : Operation 392 [1/1] (2.55ns)   --->   "%add_ln1117_4 = add i33 %zext_ln103_8, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 392 'add' 'add_ln1117_4' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1117_188 = sext i33 %add_ln1117_4 to i64" [cnn/src/conv.cpp:97]   --->   Operation 393 'sext' 'sext_ln1117_188' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%bias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_188" [cnn/src/conv.cpp:97]   --->   Operation 394 'getelementptr' 'bias_V_addr_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (2.55ns)   --->   "%add_ln1117_5 = add i33 %zext_ln103_9, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 395 'add' 'add_ln1117_5' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1117_189 = sext i33 %add_ln1117_5 to i64" [cnn/src/conv.cpp:97]   --->   Operation 396 'sext' 'sext_ln1117_189' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%bias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_189" [cnn/src/conv.cpp:97]   --->   Operation 397 'getelementptr' 'bias_V_addr_6' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 398 [2/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 398 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 399 [3/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 399 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 400 [4/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 400 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 401 [5/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 401 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 402 [6/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 402 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 403 [1/2] (3.25ns)   --->   "%temp_V_load_4 = load i8* %temp_V_addr_5, align 1" [cnn/src/conv.cpp:97]   --->   Operation 403 'load' 'temp_V_load_4' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_16 : Operation 404 [7/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 404 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 405 [1/1] (1.82ns)   --->   "%add_ln92_5 = add i9 %zext_ln89_2, %select_ln75_1" [cnn/src/conv.cpp:92]   --->   Operation 405 'add' 'add_ln92_5' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln97_5 = sext i9 %add_ln92_5 to i64" [cnn/src/conv.cpp:97]   --->   Operation 406 'sext' 'sext_ln97_5' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%temp_V_addr_6 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %sext_ln97_5" [cnn/src/conv.cpp:97]   --->   Operation 407 'getelementptr' 'temp_V_addr_6' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_16 : Operation 408 [2/2] (3.25ns)   --->   "%temp_V_load_5 = load i8* %temp_V_addr_6, align 1" [cnn/src/conv.cpp:97]   --->   Operation 408 'load' 'temp_V_load_5' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>

State 17 <SV = 15> <Delay = 8.75>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln103_3 = or i11 %select_ln103_3, 6" [cnn/src/conv.cpp:103]   --->   Operation 409 'or' 'or_ln103_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln103_10 = zext i11 %or_ln103_3 to i33" [cnn/src/conv.cpp:103]   --->   Operation 410 'zext' 'zext_ln103_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 411 [1/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:79]   --->   Operation 411 'readreq' 'sum_V_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 412 [2/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 412 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 413 [3/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 413 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 414 [4/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 414 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 415 [5/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 415 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 416 [6/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 416 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 417 [1/2] (3.25ns)   --->   "%temp_V_load_5 = load i8* %temp_V_addr_6, align 1" [cnn/src/conv.cpp:97]   --->   Operation 417 'load' 'temp_V_load_5' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_17 : Operation 418 [7/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 418 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 419 [1/1] (0.97ns)   --->   "%and_ln91_2 = and i1 %select_ln75_4, %icmp_ln91_1" [cnn/src/conv.cpp:91]   --->   Operation 419 'and' 'and_ln91_2' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 420 [1/1] (1.82ns)   --->   "%add_ln92_6 = add i9 %select_ln75_5, %sext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 420 'add' 'add_ln92_6' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %add_ln92_6 to i64" [cnn/src/conv.cpp:97]   --->   Operation 421 'zext' 'zext_ln97' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%temp_V_addr_7 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97" [cnn/src/conv.cpp:97]   --->   Operation 422 'getelementptr' 'temp_V_addr_7' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_17 : Operation 423 [2/2] (3.25ns)   --->   "%temp_V_load_6 = load i8* %temp_V_addr_7, align 1" [cnn/src/conv.cpp:97]   --->   Operation 423 'load' 'temp_V_load_6' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_17 : Operation 424 [1/1] (2.55ns)   --->   "%add_ln1117_6 = add i33 %zext_ln103_10, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 424 'add' 'add_ln1117_6' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1117_190 = sext i33 %add_ln1117_6 to i64" [cnn/src/conv.cpp:97]   --->   Operation 425 'sext' 'sext_ln1117_190' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%bias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_190" [cnn/src/conv.cpp:97]   --->   Operation 426 'getelementptr' 'bias_V_addr_7' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln103_4 = or i11 %select_ln103_3, 7" [cnn/src/conv.cpp:103]   --->   Operation 427 'or' 'or_ln103_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln103_11 = zext i11 %or_ln103_4 to i33" [cnn/src/conv.cpp:103]   --->   Operation 428 'zext' 'zext_ln103_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (8.75ns)   --->   "%sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)" [cnn/src/conv.cpp:79]   --->   Operation 429 'read' 'sum_V' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 430 [1/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 430 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 431 [2/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 431 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 432 [3/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 432 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 433 [4/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 433 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 434 [5/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 434 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 435 [6/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 435 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 436 [1/2] (3.25ns)   --->   "%temp_V_load_6 = load i8* %temp_V_addr_7, align 1" [cnn/src/conv.cpp:97]   --->   Operation 436 'load' 'temp_V_load_6' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_18 : Operation 437 [7/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 437 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 438 [1/1] (1.82ns)   --->   "%add_ln92_7 = add i9 %select_ln75_5, %zext_ln77_2" [cnn/src/conv.cpp:92]   --->   Operation 438 'add' 'add_ln92_7' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i9 %add_ln92_7 to i64" [cnn/src/conv.cpp:97]   --->   Operation 439 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%temp_V_addr_8 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_1" [cnn/src/conv.cpp:97]   --->   Operation 440 'getelementptr' 'temp_V_addr_8' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_18 : Operation 441 [2/2] (3.25ns)   --->   "%temp_V_load_7 = load i8* %temp_V_addr_8, align 1" [cnn/src/conv.cpp:97]   --->   Operation 441 'load' 'temp_V_load_7' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_18 : Operation 442 [1/1] (2.55ns)   --->   "%add_ln1117_7 = add i33 %zext_ln103_11, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 442 'add' 'add_ln1117_7' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1117_191 = sext i33 %add_ln1117_7 to i64" [cnn/src/conv.cpp:97]   --->   Operation 443 'sext' 'sext_ln1117_191' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns)   --->   "%bias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_191" [cnn/src/conv.cpp:97]   --->   Operation 444 'getelementptr' 'bias_V_addr_8' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 8.75>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln103_12 = zext i11 %or_ln103_3 to i12" [cnn/src/conv.cpp:103]   --->   Operation 445 'zext' 'zext_ln103_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (1.63ns)   --->   "%add_ln103_2 = add i12 2, %zext_ln103_12" [cnn/src/conv.cpp:103]   --->   Operation 446 'add' 'add_ln103_2' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln103_13 = zext i12 %add_ln103_2 to i33" [cnn/src/conv.cpp:103]   --->   Operation 447 'zext' 'zext_ln103_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0, label %.preheader.0.0.1" [cnn/src/conv.cpp:91]   --->   Operation 448 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_19 : Operation 449 [1/1] (8.75ns)   --->   "%bias_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_1)" [cnn/src/conv.cpp:97]   --->   Operation 449 'read' 'bias_V_addr_1_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 450 [1/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 450 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 451 [2/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 451 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 452 [3/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 452 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 453 [4/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 453 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 454 [5/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 454 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 455 [6/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 455 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 456 [1/2] (3.25ns)   --->   "%temp_V_load_7 = load i8* %temp_V_addr_8, align 1" [cnn/src/conv.cpp:97]   --->   Operation 456 'load' 'temp_V_load_7' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_19 : Operation 457 [7/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 457 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 458 [1/1] (0.97ns)   --->   "%and_ln91_3 = and i1 %select_ln75_4, %icmp_ln91_2" [cnn/src/conv.cpp:91]   --->   Operation 458 'and' 'and_ln91_3' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [1/1] (1.82ns)   --->   "%add_ln92_8 = add i9 %select_ln75_5, %zext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 459 'add' 'add_ln92_8' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i9 %add_ln92_8 to i64" [cnn/src/conv.cpp:97]   --->   Operation 460 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%temp_V_addr_9 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_2" [cnn/src/conv.cpp:97]   --->   Operation 461 'getelementptr' 'temp_V_addr_9' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_19 : Operation 462 [2/2] (3.25ns)   --->   "%temp_V_load_8 = load i8* %temp_V_addr_9, align 1" [cnn/src/conv.cpp:97]   --->   Operation 462 'load' 'temp_V_load_8' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_19 : Operation 463 [1/1] (2.55ns)   --->   "%add_ln1117_8 = add i33 %zext_ln103_13, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 463 'add' 'add_ln1117_8' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1117_192 = sext i33 %add_ln1117_8 to i64" [cnn/src/conv.cpp:97]   --->   Operation 464 'sext' 'sext_ln1117_192' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%bias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_192" [cnn/src/conv.cpp:97]   --->   Operation 465 'getelementptr' 'bias_V_addr_9' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 466 [1/1] (1.63ns)   --->   "%add_ln103_3 = add i11 9, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 466 'add' 'add_ln103_3' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln103_14 = zext i11 %add_ln103_3 to i33" [cnn/src/conv.cpp:103]   --->   Operation 467 'zext' 'zext_ln103_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_20 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %temp_V_load to i11" [cnn/src/conv.cpp:97]   --->   Operation 468 'sext' 'sext_ln1117' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %bias_V_addr_1_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 469 'sext' 'sext_ln1118' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (4.17ns)   --->   "%mul_ln1118 = mul i11 %sext_ln1117, %sext_ln1118" [cnn/src/conv.cpp:97]   --->   Operation 470 'mul' 'mul_ln1118' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 471 'partselect' 'trunc_ln' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 472 [1/1] (1.91ns)   --->   "%add_ln703 = add i8 %sum_V, %trunc_ln" [cnn/src/conv.cpp:98]   --->   Operation 472 'add' 'add_ln703' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 473 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.1" [cnn/src/conv.cpp:99]   --->   Operation 473 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_20 : Operation 474 [1/1] (8.75ns)   --->   "%bias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_2)" [cnn/src/conv.cpp:97]   --->   Operation 474 'read' 'bias_V_addr_2_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 475 [1/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 475 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 476 [2/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 476 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 477 [3/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 477 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 478 [4/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 478 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 479 [5/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 479 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 480 [6/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 480 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 481 [1/2] (3.25ns)   --->   "%temp_V_load_8 = load i8* %temp_V_addr_9, align 1" [cnn/src/conv.cpp:97]   --->   Operation 481 'load' 'temp_V_load_8' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_20 : Operation 482 [7/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 482 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 483 [1/1] (1.82ns)   --->   "%add_ln92_10 = add i9 %select_ln75_6, %sext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 483 'add' 'add_ln92_10' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i9 %add_ln92_10 to i64" [cnn/src/conv.cpp:97]   --->   Operation 484 'zext' 'zext_ln97_3' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%temp_V_addr_10 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_3" [cnn/src/conv.cpp:97]   --->   Operation 485 'getelementptr' 'temp_V_addr_10' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 486 [2/2] (3.25ns)   --->   "%temp_V_load_9 = load i8* %temp_V_addr_10, align 1" [cnn/src/conv.cpp:97]   --->   Operation 486 'load' 'temp_V_load_9' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_20 : Operation 487 [1/1] (2.55ns)   --->   "%add_ln1117_9 = add i33 %zext_ln103_14, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 487 'add' 'add_ln1117_9' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1117_193 = sext i33 %add_ln1117_9 to i64" [cnn/src/conv.cpp:97]   --->   Operation 488 'sext' 'sext_ln1117_193' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%bias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_193" [cnn/src/conv.cpp:97]   --->   Operation 489 'getelementptr' 'bias_V_addr_10' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 490 [1/1] (1.63ns)   --->   "%add_ln103_4 = add i11 10, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 490 'add' 'add_ln103_4' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln103_15 = zext i11 %add_ln103_4 to i33" [cnn/src/conv.cpp:103]   --->   Operation 491 'zext' 'zext_ln103_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "%sum_3_0_0_0 = phi i8 [ %add_ln703, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0 ], [ %sum_V, %hls_label_2_begin ]"   --->   Operation 492 'phi' 'sum_3_0_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1, label %.preheader.0.0.2" [cnn/src/conv.cpp:91]   --->   Operation 493 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1117_112 = sext i8 %temp_V_load_1 to i11" [cnn/src/conv.cpp:97]   --->   Operation 494 'sext' 'sext_ln1117_112' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i8 %bias_V_addr_2_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 495 'sext' 'sext_ln1118_112' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (4.17ns)   --->   "%mul_ln1118_112 = mul i11 %sext_ln1117_112, %sext_ln1118_112" [cnn/src/conv.cpp:97]   --->   Operation 496 'mul' 'mul_ln1118_112' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_112, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 497 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 498 [1/1] (1.91ns)   --->   "%add_ln703_112 = add i8 %sum_3_0_0_0, %trunc_ln708_s" [cnn/src/conv.cpp:98]   --->   Operation 498 'add' 'add_ln703_112' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 499 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.2" [cnn/src/conv.cpp:99]   --->   Operation 499 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_21 : Operation 500 [1/1] (8.75ns)   --->   "%bias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_3)" [cnn/src/conv.cpp:97]   --->   Operation 500 'read' 'bias_V_addr_3_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 501 [1/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 501 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 502 [2/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 502 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 503 [3/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 503 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 504 [4/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 504 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 505 [5/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 505 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 506 [6/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 506 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 507 [1/2] (3.25ns)   --->   "%temp_V_load_9 = load i8* %temp_V_addr_10, align 1" [cnn/src/conv.cpp:97]   --->   Operation 507 'load' 'temp_V_load_9' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_21 : Operation 508 [7/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 508 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 509 [1/1] (1.82ns)   --->   "%add_ln92_12 = add i9 %select_ln75_6, %zext_ln77_2" [cnn/src/conv.cpp:92]   --->   Operation 509 'add' 'add_ln92_12' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i9 %add_ln92_12 to i64" [cnn/src/conv.cpp:97]   --->   Operation 510 'zext' 'zext_ln97_4' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%temp_V_addr_11 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_4" [cnn/src/conv.cpp:97]   --->   Operation 511 'getelementptr' 'temp_V_addr_11' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 512 [2/2] (3.25ns)   --->   "%temp_V_load_10 = load i8* %temp_V_addr_11, align 1" [cnn/src/conv.cpp:97]   --->   Operation 512 'load' 'temp_V_load_10' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_21 : Operation 513 [1/1] (2.55ns)   --->   "%add_ln1117_10 = add i33 %zext_ln103_15, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 513 'add' 'add_ln1117_10' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1117_194 = sext i33 %add_ln1117_10 to i64" [cnn/src/conv.cpp:97]   --->   Operation 514 'sext' 'sext_ln1117_194' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_21 : Operation 515 [1/1] (0.00ns)   --->   "%bias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_194" [cnn/src/conv.cpp:97]   --->   Operation 515 'getelementptr' 'bias_V_addr_11' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 516 [1/1] (1.63ns)   --->   "%add_ln103_5 = add i11 11, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 516 'add' 'add_ln103_5' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln103_16 = zext i11 %add_ln103_5 to i33" [cnn/src/conv.cpp:103]   --->   Operation 517 'zext' 'zext_ln103_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 518 [1/1] (0.00ns)   --->   "%sum_3_0_0_1 = phi i8 [ %add_ln703_112, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.1 ], [ %sum_3_0_0_0, %.preheader.0.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 518 'phi' 'sum_3_0_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 519 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2, label %.preheader.preheader.0.1" [cnn/src/conv.cpp:91]   --->   Operation 519 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1117_113 = sext i8 %temp_V_load_2 to i11" [cnn/src/conv.cpp:97]   --->   Operation 520 'sext' 'sext_ln1117_113' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i8 %bias_V_addr_3_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 521 'sext' 'sext_ln1118_113' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (4.17ns)   --->   "%mul_ln1118_113 = mul i11 %sext_ln1117_113, %sext_ln1118_113" [cnn/src/conv.cpp:97]   --->   Operation 522 'mul' 'mul_ln1118_113' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln708_111 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_113, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 523 'partselect' 'trunc_ln708_111' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 524 [1/1] (1.91ns)   --->   "%add_ln703_113 = add i8 %sum_3_0_0_1, %trunc_ln708_111" [cnn/src/conv.cpp:98]   --->   Operation 524 'add' 'add_ln703_113' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.0.1" [cnn/src/conv.cpp:99]   --->   Operation 525 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_22 : Operation 526 [1/1] (8.75ns)   --->   "%bias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_4)" [cnn/src/conv.cpp:97]   --->   Operation 526 'read' 'bias_V_addr_4_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 527 [1/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 527 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 528 [2/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 528 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 529 [3/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 529 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 530 [4/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 530 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 531 [5/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 531 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 532 [6/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 532 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 533 [1/2] (3.25ns)   --->   "%temp_V_load_10 = load i8* %temp_V_addr_11, align 1" [cnn/src/conv.cpp:97]   --->   Operation 533 'load' 'temp_V_load_10' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_22 : Operation 534 [7/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 534 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 535 [1/1] (1.82ns)   --->   "%add_ln92_14 = add i9 %select_ln75_6, %zext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 535 'add' 'add_ln92_14' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln97_5 = zext i9 %add_ln92_14 to i64" [cnn/src/conv.cpp:97]   --->   Operation 536 'zext' 'zext_ln97_5' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 537 [1/1] (0.00ns)   --->   "%temp_V_addr_12 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_5" [cnn/src/conv.cpp:97]   --->   Operation 537 'getelementptr' 'temp_V_addr_12' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 538 [2/2] (3.25ns)   --->   "%temp_V_load_11 = load i8* %temp_V_addr_12, align 1" [cnn/src/conv.cpp:97]   --->   Operation 538 'load' 'temp_V_load_11' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_22 : Operation 539 [1/1] (2.55ns)   --->   "%add_ln1117_11 = add i33 %zext_ln103_16, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 539 'add' 'add_ln1117_11' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1117_195 = sext i33 %add_ln1117_11 to i64" [cnn/src/conv.cpp:97]   --->   Operation 540 'sext' 'sext_ln1117_195' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_22 : Operation 541 [1/1] (0.00ns)   --->   "%bias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_195" [cnn/src/conv.cpp:97]   --->   Operation 541 'getelementptr' 'bias_V_addr_12' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 542 [1/1] (1.63ns)   --->   "%add_ln103_6 = add i11 12, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 542 'add' 'add_ln103_6' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln103_17 = zext i11 %add_ln103_6 to i33" [cnn/src/conv.cpp:103]   --->   Operation 543 'zext' 'zext_ln103_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (0.00ns)   --->   "%sum_3_0_0_2 = phi i8 [ %add_ln703_113, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.2 ], [ %sum_3_0_0_1, %.preheader.0.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 544 'phi' 'sum_3_0_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 545 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1" [cnn/src/conv.cpp:91]   --->   Operation 545 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1117_114 = sext i8 %temp_V_load_3 to i11" [cnn/src/conv.cpp:97]   --->   Operation 546 'sext' 'sext_ln1117_114' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i8 %bias_V_addr_4_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 547 'sext' 'sext_ln1118_114' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (4.17ns)   --->   "%mul_ln1118_114 = mul i11 %sext_ln1117_114, %sext_ln1118_114" [cnn/src/conv.cpp:97]   --->   Operation 548 'mul' 'mul_ln1118_114' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln708_112 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_114, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 549 'partselect' 'trunc_ln708_112' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 550 [1/1] (1.91ns)   --->   "%add_ln703_114 = add i8 %sum_3_0_0_2, %trunc_ln708_112" [cnn/src/conv.cpp:98]   --->   Operation 550 'add' 'add_ln703_114' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 551 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1" [cnn/src/conv.cpp:99]   --->   Operation 551 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_23 : Operation 552 [1/1] (8.75ns)   --->   "%bias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_5)" [cnn/src/conv.cpp:97]   --->   Operation 552 'read' 'bias_V_addr_5_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 553 [1/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 553 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 554 [2/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 554 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 555 [3/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 555 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 556 [4/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 556 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 557 [5/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 557 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 558 [6/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 558 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 559 [1/2] (3.25ns)   --->   "%temp_V_load_11 = load i8* %temp_V_addr_12, align 1" [cnn/src/conv.cpp:97]   --->   Operation 559 'load' 'temp_V_load_11' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_23 : Operation 560 [7/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 560 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 561 [1/1] (1.82ns)   --->   "%add_ln92_16 = add i9 %select_ln75_7, %sext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 561 'add' 'add_ln92_16' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln97_6 = zext i9 %add_ln92_16 to i64" [cnn/src/conv.cpp:97]   --->   Operation 562 'zext' 'zext_ln97_6' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%temp_V_addr_13 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_6" [cnn/src/conv.cpp:97]   --->   Operation 563 'getelementptr' 'temp_V_addr_13' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 564 [2/2] (3.25ns)   --->   "%temp_V_load_12 = load i8* %temp_V_addr_13, align 1" [cnn/src/conv.cpp:97]   --->   Operation 564 'load' 'temp_V_load_12' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_23 : Operation 565 [1/1] (2.55ns)   --->   "%add_ln1117_12 = add i33 %zext_ln103_17, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 565 'add' 'add_ln1117_12' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1117_196 = sext i33 %add_ln1117_12 to i64" [cnn/src/conv.cpp:97]   --->   Operation 566 'sext' 'sext_ln1117_196' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%bias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_196" [cnn/src/conv.cpp:97]   --->   Operation 567 'getelementptr' 'bias_V_addr_13' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 24 <SV = 22> <Delay = 8.75>
ST_24 : Operation 568 [1/1] (1.63ns)   --->   "%add_ln103_7 = add i11 13, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 568 'add' 'add_ln103_7' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln103_18 = zext i11 %add_ln103_7 to i33" [cnn/src/conv.cpp:103]   --->   Operation 569 'zext' 'zext_ln103_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%sum_3_0_1_0 = phi i8 [ %add_ln703_114, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.0 ], [ %sum_3_0_0_2, %.preheader.preheader.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 570 'phi' 'sum_3_0_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln1117_115 = sext i8 %temp_V_load_4 to i11" [cnn/src/conv.cpp:97]   --->   Operation 571 'sext' 'sext_ln1117_115' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i8 %bias_V_addr_5_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 572 'sext' 'sext_ln1118_115' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 573 [1/1] (4.17ns)   --->   "%mul_ln1118_115 = mul i11 %sext_ln1117_115, %sext_ln1118_115" [cnn/src/conv.cpp:97]   --->   Operation 573 'mul' 'mul_ln1118_115' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%trunc_ln708_113 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_115, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 574 'partselect' 'trunc_ln708_113' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 575 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_115 = add i8 %sum_3_0_1_0, %trunc_ln708_113" [cnn/src/conv.cpp:98]   --->   Operation 575 'add' 'add_ln703_115' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2, label %.preheader.preheader.0.2" [cnn/src/conv.cpp:91]   --->   Operation 576 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_24 : Operation 577 [1/1] (8.75ns)   --->   "%bias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_6)" [cnn/src/conv.cpp:97]   --->   Operation 577 'read' 'bias_V_addr_6_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 578 [1/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 578 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 579 [2/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 579 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 580 [3/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 580 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 581 [4/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 581 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 582 [5/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 582 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 583 [6/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 583 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 584 [1/2] (3.25ns)   --->   "%temp_V_load_12 = load i8* %temp_V_addr_13, align 1" [cnn/src/conv.cpp:97]   --->   Operation 584 'load' 'temp_V_load_12' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_24 : Operation 585 [7/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 585 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 586 [1/1] (1.82ns)   --->   "%add_ln92_18 = add i9 %select_ln75_7, %zext_ln77_2" [cnn/src/conv.cpp:92]   --->   Operation 586 'add' 'add_ln92_18' <Predicate = (!icmp_ln73)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln97_7 = zext i9 %add_ln92_18 to i64" [cnn/src/conv.cpp:97]   --->   Operation 587 'zext' 'zext_ln97_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 588 [1/1] (0.00ns)   --->   "%temp_V_addr_14 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_7" [cnn/src/conv.cpp:97]   --->   Operation 588 'getelementptr' 'temp_V_addr_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 589 [2/2] (3.25ns)   --->   "%temp_V_load_13 = load i8* %temp_V_addr_14, align 1" [cnn/src/conv.cpp:97]   --->   Operation 589 'load' 'temp_V_load_13' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_24 : Operation 590 [1/1] (2.55ns)   --->   "%add_ln1117_13 = add i33 %zext_ln103_18, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 590 'add' 'add_ln1117_13' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1117_197 = sext i33 %add_ln1117_13 to i64" [cnn/src/conv.cpp:97]   --->   Operation 591 'sext' 'sext_ln1117_197' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (0.00ns)   --->   "%bias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_197" [cnn/src/conv.cpp:97]   --->   Operation 592 'getelementptr' 'bias_V_addr_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 593 [1/1] (1.63ns)   --->   "%add_ln103_8 = add i11 14, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 593 'add' 'add_ln103_8' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln103_19 = zext i11 %add_ln103_8 to i33" [cnn/src/conv.cpp:103]   --->   Operation 594 'zext' 'zext_ln103_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_25 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1117_116 = sext i8 %temp_V_load_5 to i11" [cnn/src/conv.cpp:97]   --->   Operation 595 'sext' 'sext_ln1117_116' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i8 %bias_V_addr_6_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 596 'sext' 'sext_ln1118_116' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (4.17ns)   --->   "%mul_ln1118_116 = mul i11 %sext_ln1117_116, %sext_ln1118_116" [cnn/src/conv.cpp:97]   --->   Operation 597 'mul' 'mul_ln1118_116' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln708_114 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_116, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 598 'partselect' 'trunc_ln708_114' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 599 [1/1] (1.91ns)   --->   "%add_ln703_116 = add i8 %add_ln703_115, %trunc_ln708_114" [cnn/src/conv.cpp:98]   --->   Operation 599 'add' 'add_ln703_116' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 600 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.0.2" [cnn/src/conv.cpp:99]   --->   Operation 600 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_25 : Operation 601 [1/1] (8.75ns)   --->   "%bias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_7)" [cnn/src/conv.cpp:97]   --->   Operation 601 'read' 'bias_V_addr_7_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 602 [1/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 602 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 603 [2/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 603 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 604 [3/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 604 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 605 [4/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 605 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 606 [5/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 606 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 607 [6/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 607 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 608 [1/2] (3.25ns)   --->   "%temp_V_load_13 = load i8* %temp_V_addr_14, align 1" [cnn/src/conv.cpp:97]   --->   Operation 608 'load' 'temp_V_load_13' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_25 : Operation 609 [7/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 609 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 610 [1/1] (1.82ns)   --->   "%add_ln92_19 = add i9 %select_ln75_7, %zext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 610 'add' 'add_ln92_19' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln97_8 = zext i9 %add_ln92_19 to i64" [cnn/src/conv.cpp:97]   --->   Operation 611 'zext' 'zext_ln97_8' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 612 [1/1] (0.00ns)   --->   "%temp_V_addr_15 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_8" [cnn/src/conv.cpp:97]   --->   Operation 612 'getelementptr' 'temp_V_addr_15' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 613 [2/2] (3.25ns)   --->   "%temp_V_load_14 = load i8* %temp_V_addr_15, align 1" [cnn/src/conv.cpp:97]   --->   Operation 613 'load' 'temp_V_load_14' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_25 : Operation 614 [1/1] (2.55ns)   --->   "%add_ln1117_14 = add i33 %zext_ln103_19, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 614 'add' 'add_ln1117_14' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1117_198 = sext i33 %add_ln1117_14 to i64" [cnn/src/conv.cpp:97]   --->   Operation 615 'sext' 'sext_ln1117_198' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 616 [1/1] (0.00ns)   --->   "%bias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_198" [cnn/src/conv.cpp:97]   --->   Operation 616 'getelementptr' 'bias_V_addr_15' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_25 : Operation 617 [1/1] (1.82ns)   --->   "%add_ln92_21 = add i9 %select_ln75_8, %sext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 617 'add' 'add_ln92_21' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 618 [1/1] (1.82ns)   --->   "%add_ln92_23 = add i9 %select_ln75_8, %zext_ln77_2" [cnn/src/conv.cpp:92]   --->   Operation 618 'add' 'add_ln92_23' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 619 [1/1] (1.82ns)   --->   "%add_ln92_25 = add i9 %select_ln75_8, %zext_ln89_2" [cnn/src/conv.cpp:92]   --->   Operation 619 'add' 'add_ln92_25' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 620 [1/1] (1.63ns)   --->   "%add_ln103_9 = add i11 15, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 620 'add' 'add_ln103_9' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln103_20 = zext i11 %add_ln103_9 to i33" [cnn/src/conv.cpp:103]   --->   Operation 621 'zext' 'zext_ln103_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 622 [1/1] (0.00ns)   --->   "%sum_3_0_1_2 = phi i8 [ %add_ln703_116, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.2 ], [ %add_ln703_115, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 622 'phi' 'sum_3_0_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 623 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0, label %.preheader.0.2.1" [cnn/src/conv.cpp:91]   --->   Operation 623 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_26 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1117_117 = sext i8 %temp_V_load_6 to i11" [cnn/src/conv.cpp:97]   --->   Operation 624 'sext' 'sext_ln1117_117' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i8 %bias_V_addr_7_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 625 'sext' 'sext_ln1118_117' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 626 [1/1] (4.17ns)   --->   "%mul_ln1118_117 = mul i11 %sext_ln1118_117, %sext_ln1117_117" [cnn/src/conv.cpp:97]   --->   Operation 626 'mul' 'mul_ln1118_117' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln708_115 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_117, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 627 'partselect' 'trunc_ln708_115' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 628 [1/1] (1.91ns)   --->   "%add_ln703_117 = add i8 %trunc_ln708_115, %sum_3_0_1_2" [cnn/src/conv.cpp:98]   --->   Operation 628 'add' 'add_ln703_117' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 629 [1/1] (1.76ns)   --->   "br label %.preheader.0.2.1" [cnn/src/conv.cpp:99]   --->   Operation 629 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_26 : Operation 630 [1/1] (8.75ns)   --->   "%bias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_8)" [cnn/src/conv.cpp:97]   --->   Operation 630 'read' 'bias_V_addr_8_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 631 [1/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 631 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 632 [2/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 632 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 633 [3/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 633 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 634 [4/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 634 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 635 [5/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 635 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 636 [6/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 636 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 637 [1/2] (3.25ns)   --->   "%temp_V_load_14 = load i8* %temp_V_addr_15, align 1" [cnn/src/conv.cpp:97]   --->   Operation 637 'load' 'temp_V_load_14' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_26 : Operation 638 [7/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 638 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln97_9 = zext i9 %add_ln92_21 to i64" [cnn/src/conv.cpp:97]   --->   Operation 639 'zext' 'zext_ln97_9' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 640 [1/1] (0.00ns)   --->   "%temp_V_addr_16 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_9" [cnn/src/conv.cpp:97]   --->   Operation 640 'getelementptr' 'temp_V_addr_16' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 641 [2/2] (3.25ns)   --->   "%temp_V_load_15 = load i8* %temp_V_addr_16, align 1" [cnn/src/conv.cpp:97]   --->   Operation 641 'load' 'temp_V_load_15' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_26 : Operation 642 [1/1] (2.55ns)   --->   "%add_ln1117_15 = add i33 %zext_ln103_20, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 642 'add' 'add_ln1117_15' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1117_199 = sext i33 %add_ln1117_15 to i64" [cnn/src/conv.cpp:97]   --->   Operation 643 'sext' 'sext_ln1117_199' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "%bias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_199" [cnn/src/conv.cpp:97]   --->   Operation 644 'getelementptr' 'bias_V_addr_16' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 645 [1/1] (1.63ns)   --->   "%add_ln103_10 = add i11 16, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 645 'add' 'add_ln103_10' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln103_21 = zext i11 %add_ln103_10 to i33" [cnn/src/conv.cpp:103]   --->   Operation 646 'zext' 'zext_ln103_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 647 [1/1] (0.00ns)   --->   "%sum_3_0_2_0 = phi i8 [ %add_ln703_117, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.0 ], [ %sum_3_0_1_2, %.preheader.preheader.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 647 'phi' 'sum_3_0_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 648 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1, label %.preheader.0.2.2" [cnn/src/conv.cpp:91]   --->   Operation 648 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_27 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1117_118 = sext i8 %temp_V_load_7 to i11" [cnn/src/conv.cpp:97]   --->   Operation 649 'sext' 'sext_ln1117_118' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i8 %bias_V_addr_8_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 650 'sext' 'sext_ln1118_118' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 651 [1/1] (4.17ns)   --->   "%mul_ln1118_118 = mul i11 %sext_ln1118_118, %sext_ln1117_118" [cnn/src/conv.cpp:97]   --->   Operation 651 'mul' 'mul_ln1118_118' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln708_116 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_118, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 652 'partselect' 'trunc_ln708_116' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 653 [1/1] (1.91ns)   --->   "%add_ln703_118 = add i8 %trunc_ln708_116, %sum_3_0_2_0" [cnn/src/conv.cpp:98]   --->   Operation 653 'add' 'add_ln703_118' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 654 [1/1] (1.76ns)   --->   "br label %.preheader.0.2.2" [cnn/src/conv.cpp:99]   --->   Operation 654 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_27 : Operation 655 [1/1] (8.75ns)   --->   "%bias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_9)" [cnn/src/conv.cpp:97]   --->   Operation 655 'read' 'bias_V_addr_9_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 656 [1/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 656 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 657 [2/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 657 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 658 [3/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 658 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 659 [4/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 659 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 660 [5/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 660 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 661 [6/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 661 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 662 [1/2] (3.25ns)   --->   "%temp_V_load_15 = load i8* %temp_V_addr_16, align 1" [cnn/src/conv.cpp:97]   --->   Operation 662 'load' 'temp_V_load_15' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_27 : Operation 663 [7/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 663 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln97_10 = zext i9 %add_ln92_23 to i64" [cnn/src/conv.cpp:97]   --->   Operation 664 'zext' 'zext_ln97_10' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 665 [1/1] (0.00ns)   --->   "%temp_V_addr_17 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_10" [cnn/src/conv.cpp:97]   --->   Operation 665 'getelementptr' 'temp_V_addr_17' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 666 [2/2] (3.25ns)   --->   "%temp_V_load_16 = load i8* %temp_V_addr_17, align 1" [cnn/src/conv.cpp:97]   --->   Operation 666 'load' 'temp_V_load_16' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_27 : Operation 667 [1/1] (2.55ns)   --->   "%add_ln1117_16 = add i33 %zext_ln103_21, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 667 'add' 'add_ln1117_16' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1117_200 = sext i33 %add_ln1117_16 to i64" [cnn/src/conv.cpp:97]   --->   Operation 668 'sext' 'sext_ln1117_200' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_27 : Operation 669 [1/1] (0.00ns)   --->   "%bias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_200" [cnn/src/conv.cpp:97]   --->   Operation 669 'getelementptr' 'bias_V_addr_17' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 28 <SV = 26> <Delay = 8.75>
ST_28 : Operation 670 [1/1] (1.63ns)   --->   "%add_ln103_11 = add i11 17, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 670 'add' 'add_ln103_11' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln103_22 = zext i11 %add_ln103_11 to i33" [cnn/src/conv.cpp:103]   --->   Operation 671 'zext' 'zext_ln103_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 672 [1/1] (0.00ns)   --->   "%sum_3_0_2_1 = phi i8 [ %add_ln703_118, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.1 ], [ %sum_3_0_2_0, %.preheader.0.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 672 'phi' 'sum_3_0_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 673 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2, label %.preheader.0.2.3" [cnn/src/conv.cpp:91]   --->   Operation 673 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_28 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1117_119 = sext i8 %temp_V_load_8 to i11" [cnn/src/conv.cpp:97]   --->   Operation 674 'sext' 'sext_ln1117_119' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i8 %bias_V_addr_9_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 675 'sext' 'sext_ln1118_119' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 676 [1/1] (4.17ns)   --->   "%mul_ln1118_119 = mul i11 %sext_ln1118_119, %sext_ln1117_119" [cnn/src/conv.cpp:97]   --->   Operation 676 'mul' 'mul_ln1118_119' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln708_117 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_119, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 677 'partselect' 'trunc_ln708_117' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 678 [1/1] (1.91ns)   --->   "%add_ln703_119 = add i8 %trunc_ln708_117, %sum_3_0_2_1" [cnn/src/conv.cpp:98]   --->   Operation 678 'add' 'add_ln703_119' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 679 [1/1] (1.76ns)   --->   "br label %.preheader.0.2.3" [cnn/src/conv.cpp:99]   --->   Operation 679 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_28 : Operation 680 [1/1] (8.75ns)   --->   "%bias_V_addr_10_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_10)" [cnn/src/conv.cpp:97]   --->   Operation 680 'read' 'bias_V_addr_10_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 681 [1/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 681 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 682 [2/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 682 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 683 [3/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 683 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 684 [4/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 684 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 685 [5/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 685 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 686 [6/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 686 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 687 [1/2] (3.25ns)   --->   "%temp_V_load_16 = load i8* %temp_V_addr_17, align 1" [cnn/src/conv.cpp:97]   --->   Operation 687 'load' 'temp_V_load_16' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_28 : Operation 688 [7/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 688 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln97_11 = zext i9 %add_ln92_25 to i64" [cnn/src/conv.cpp:97]   --->   Operation 689 'zext' 'zext_ln97_11' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 690 [1/1] (0.00ns)   --->   "%temp_V_addr_18 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_11" [cnn/src/conv.cpp:97]   --->   Operation 690 'getelementptr' 'temp_V_addr_18' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 691 [2/2] (3.25ns)   --->   "%temp_V_load_17 = load i8* %temp_V_addr_18, align 1" [cnn/src/conv.cpp:97]   --->   Operation 691 'load' 'temp_V_load_17' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_28 : Operation 692 [1/1] (2.55ns)   --->   "%add_ln1117_17 = add i33 %zext_ln103_22, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 692 'add' 'add_ln1117_17' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1117_201 = sext i33 %add_ln1117_17 to i64" [cnn/src/conv.cpp:97]   --->   Operation 693 'sext' 'sext_ln1117_201' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_28 : Operation 694 [1/1] (0.00ns)   --->   "%bias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_201" [cnn/src/conv.cpp:97]   --->   Operation 694 'getelementptr' 'bias_V_addr_18' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 695 [1/1] (1.63ns)   --->   "%add_ln103_12 = add i11 18, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 695 'add' 'add_ln103_12' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln103_23 = zext i11 %add_ln103_12 to i33" [cnn/src/conv.cpp:103]   --->   Operation 696 'zext' 'zext_ln103_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i5 %add_ln89 to i10" [cnn/src/conv.cpp:89]   --->   Operation 697 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 698 [1/1] (0.00ns)   --->   "%sum_3_0_2_2 = phi i8 [ %add_ln703_119, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.2.2 ], [ %sum_3_0_2_1, %.preheader.0.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 698 'phi' 'sum_3_0_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 699 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0, label %.preheader.1.0.1" [cnn/src/conv.cpp:91]   --->   Operation 699 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_29 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1117_120 = sext i8 %temp_V_load_9 to i11" [cnn/src/conv.cpp:97]   --->   Operation 700 'sext' 'sext_ln1117_120' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i8 %bias_V_addr_10_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 701 'sext' 'sext_ln1118_120' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 702 [1/1] (4.17ns)   --->   "%mul_ln1118_120 = mul i11 %sext_ln1118_120, %sext_ln1117_120" [cnn/src/conv.cpp:97]   --->   Operation 702 'mul' 'mul_ln1118_120' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln708_118 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_120, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 703 'partselect' 'trunc_ln708_118' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 704 [1/1] (1.91ns)   --->   "%add_ln703_120 = add i8 %trunc_ln708_118, %sum_3_0_2_2" [cnn/src/conv.cpp:98]   --->   Operation 704 'add' 'add_ln703_120' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 705 [1/1] (1.76ns)   --->   "br label %.preheader.1.0.1" [cnn/src/conv.cpp:99]   --->   Operation 705 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_29 : Operation 706 [1/1] (8.75ns)   --->   "%bias_V_addr_11_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_11)" [cnn/src/conv.cpp:97]   --->   Operation 706 'read' 'bias_V_addr_11_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 707 [1/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 707 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 708 [2/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 708 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 709 [3/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 709 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 710 [4/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 710 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 711 [5/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 711 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 712 [6/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 712 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 713 [1/2] (3.25ns)   --->   "%temp_V_load_17 = load i8* %temp_V_addr_18, align 1" [cnn/src/conv.cpp:97]   --->   Operation 713 'load' 'temp_V_load_17' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_29 : Operation 714 [7/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 714 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 715 [1/1] (1.73ns)   --->   "%add_ln92_27 = add i10 %select_ln75_9, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 715 'add' 'add_ln92_27' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln97_12 = zext i10 %add_ln92_27 to i64" [cnn/src/conv.cpp:97]   --->   Operation 716 'zext' 'zext_ln97_12' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 717 [1/1] (0.00ns)   --->   "%temp_V_addr_19 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_12" [cnn/src/conv.cpp:97]   --->   Operation 717 'getelementptr' 'temp_V_addr_19' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 718 [2/2] (3.25ns)   --->   "%temp_V_load_18 = load i8* %temp_V_addr_19, align 1" [cnn/src/conv.cpp:97]   --->   Operation 718 'load' 'temp_V_load_18' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_29 : Operation 719 [1/1] (2.55ns)   --->   "%add_ln1117_18 = add i33 %zext_ln103_23, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 719 'add' 'add_ln1117_18' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1117_202 = sext i33 %add_ln1117_18 to i64" [cnn/src/conv.cpp:97]   --->   Operation 720 'sext' 'sext_ln1117_202' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_29 : Operation 721 [1/1] (0.00ns)   --->   "%bias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_202" [cnn/src/conv.cpp:97]   --->   Operation 721 'getelementptr' 'bias_V_addr_19' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 722 [1/1] (1.63ns)   --->   "%add_ln103_13 = add i11 19, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 722 'add' 'add_ln103_13' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln103_24 = zext i11 %add_ln103_13 to i33" [cnn/src/conv.cpp:103]   --->   Operation 723 'zext' 'zext_ln103_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %select_ln75 to i10" [cnn/src/conv.cpp:77]   --->   Operation 724 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 725 [1/1] (0.00ns)   --->   "%sum_3_1_0_0 = phi i8 [ %add_ln703_120, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.0 ], [ %sum_3_0_2_2, %.preheader.0.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 725 'phi' 'sum_3_1_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 726 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1, label %.preheader.1.0.2" [cnn/src/conv.cpp:91]   --->   Operation 726 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_30 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1117_121 = sext i8 %temp_V_load_10 to i11" [cnn/src/conv.cpp:97]   --->   Operation 727 'sext' 'sext_ln1117_121' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i8 %bias_V_addr_11_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 728 'sext' 'sext_ln1118_121' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 729 [1/1] (4.17ns)   --->   "%mul_ln1118_121 = mul i11 %sext_ln1118_121, %sext_ln1117_121" [cnn/src/conv.cpp:97]   --->   Operation 729 'mul' 'mul_ln1118_121' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln708_119 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_121, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 730 'partselect' 'trunc_ln708_119' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 731 [1/1] (1.91ns)   --->   "%add_ln703_121 = add i8 %trunc_ln708_119, %sum_3_1_0_0" [cnn/src/conv.cpp:98]   --->   Operation 731 'add' 'add_ln703_121' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 732 [1/1] (1.76ns)   --->   "br label %.preheader.1.0.2" [cnn/src/conv.cpp:99]   --->   Operation 732 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_30 : Operation 733 [1/1] (8.75ns)   --->   "%bias_V_addr_12_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_12)" [cnn/src/conv.cpp:97]   --->   Operation 733 'read' 'bias_V_addr_12_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 734 [1/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 734 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 735 [2/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 735 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 736 [3/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 736 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 737 [4/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 737 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 738 [5/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 738 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 739 [6/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 739 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 740 [1/2] (3.25ns)   --->   "%temp_V_load_18 = load i8* %temp_V_addr_19, align 1" [cnn/src/conv.cpp:97]   --->   Operation 740 'load' 'temp_V_load_18' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_30 : Operation 741 [7/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 741 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 742 [1/1] (1.73ns)   --->   "%add_ln92_29 = add i10 %select_ln75_9, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 742 'add' 'add_ln92_29' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln97_13 = zext i10 %add_ln92_29 to i64" [cnn/src/conv.cpp:97]   --->   Operation 743 'zext' 'zext_ln97_13' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 744 [1/1] (0.00ns)   --->   "%temp_V_addr_20 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_13" [cnn/src/conv.cpp:97]   --->   Operation 744 'getelementptr' 'temp_V_addr_20' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 745 [2/2] (3.25ns)   --->   "%temp_V_load_19 = load i8* %temp_V_addr_20, align 1" [cnn/src/conv.cpp:97]   --->   Operation 745 'load' 'temp_V_load_19' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_30 : Operation 746 [1/1] (2.55ns)   --->   "%add_ln1117_19 = add i33 %zext_ln103_24, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 746 'add' 'add_ln1117_19' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1117_203 = sext i33 %add_ln1117_19 to i64" [cnn/src/conv.cpp:97]   --->   Operation 747 'sext' 'sext_ln1117_203' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_30 : Operation 748 [1/1] (0.00ns)   --->   "%bias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_203" [cnn/src/conv.cpp:97]   --->   Operation 748 'getelementptr' 'bias_V_addr_20' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 31 <SV = 29> <Delay = 8.75>
ST_31 : Operation 749 [1/1] (1.63ns)   --->   "%add_ln103_14 = add i11 20, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 749 'add' 'add_ln103_14' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln103_25 = zext i11 %add_ln103_14 to i33" [cnn/src/conv.cpp:103]   --->   Operation 750 'zext' 'zext_ln103_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %w to i10" [cnn/src/conv.cpp:89]   --->   Operation 751 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 752 [1/1] (0.00ns)   --->   "%sum_3_1_0_1 = phi i8 [ %add_ln703_121, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.1 ], [ %sum_3_1_0_0, %.preheader.1.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 752 'phi' 'sum_3_1_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 753 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2, label %.preheader.preheader.1.1" [cnn/src/conv.cpp:91]   --->   Operation 753 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_31 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1117_122 = sext i8 %temp_V_load_11 to i11" [cnn/src/conv.cpp:97]   --->   Operation 754 'sext' 'sext_ln1117_122' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i8 %bias_V_addr_12_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 755 'sext' 'sext_ln1118_122' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 756 [1/1] (4.17ns)   --->   "%mul_ln1118_122 = mul i11 %sext_ln1118_122, %sext_ln1117_122" [cnn/src/conv.cpp:97]   --->   Operation 756 'mul' 'mul_ln1118_122' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln708_120 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_122, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 757 'partselect' 'trunc_ln708_120' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 758 [1/1] (1.91ns)   --->   "%add_ln703_122 = add i8 %trunc_ln708_120, %sum_3_1_0_1" [cnn/src/conv.cpp:98]   --->   Operation 758 'add' 'add_ln703_122' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 759 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.1.1" [cnn/src/conv.cpp:99]   --->   Operation 759 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_31 : Operation 760 [1/1] (8.75ns)   --->   "%bias_V_addr_13_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_13)" [cnn/src/conv.cpp:97]   --->   Operation 760 'read' 'bias_V_addr_13_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 761 [1/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 761 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 762 [2/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 762 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 763 [3/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 763 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 764 [4/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 764 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 765 [5/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 765 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 766 [6/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 766 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 767 [1/2] (3.25ns)   --->   "%temp_V_load_19 = load i8* %temp_V_addr_20, align 1" [cnn/src/conv.cpp:97]   --->   Operation 767 'load' 'temp_V_load_19' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_31 : Operation 768 [7/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 768 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 769 [1/1] (1.73ns)   --->   "%add_ln92_31 = add i10 %select_ln75_9, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 769 'add' 'add_ln92_31' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln97_14 = zext i10 %add_ln92_31 to i64" [cnn/src/conv.cpp:97]   --->   Operation 770 'zext' 'zext_ln97_14' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 771 [1/1] (0.00ns)   --->   "%temp_V_addr_21 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_14" [cnn/src/conv.cpp:97]   --->   Operation 771 'getelementptr' 'temp_V_addr_21' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 772 [2/2] (3.25ns)   --->   "%temp_V_load_20 = load i8* %temp_V_addr_21, align 1" [cnn/src/conv.cpp:97]   --->   Operation 772 'load' 'temp_V_load_20' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_31 : Operation 773 [1/1] (2.55ns)   --->   "%add_ln1117_20 = add i33 %zext_ln103_25, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 773 'add' 'add_ln1117_20' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1117_204 = sext i33 %add_ln1117_20 to i64" [cnn/src/conv.cpp:97]   --->   Operation 774 'sext' 'sext_ln1117_204' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_31 : Operation 775 [1/1] (0.00ns)   --->   "%bias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_204" [cnn/src/conv.cpp:97]   --->   Operation 775 'getelementptr' 'bias_V_addr_21' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 32 <SV = 30> <Delay = 8.75>
ST_32 : Operation 776 [1/1] (1.63ns)   --->   "%add_ln103_15 = add i11 21, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 776 'add' 'add_ln103_15' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln103_26 = zext i11 %add_ln103_15 to i33" [cnn/src/conv.cpp:103]   --->   Operation 777 'zext' 'zext_ln103_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 778 [1/1] (0.00ns)   --->   "%sum_3_1_0_2 = phi i8 [ %add_ln703_122, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.0.2 ], [ %sum_3_1_0_1, %.preheader.1.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 778 'phi' 'sum_3_1_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 779 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1" [cnn/src/conv.cpp:91]   --->   Operation 779 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_32 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1117_123 = sext i8 %temp_V_load_12 to i11" [cnn/src/conv.cpp:97]   --->   Operation 780 'sext' 'sext_ln1117_123' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i8 %bias_V_addr_13_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 781 'sext' 'sext_ln1118_123' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 782 [1/1] (4.17ns)   --->   "%mul_ln1118_123 = mul i11 %sext_ln1118_123, %sext_ln1117_123" [cnn/src/conv.cpp:97]   --->   Operation 782 'mul' 'mul_ln1118_123' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln708_121 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_123, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 783 'partselect' 'trunc_ln708_121' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 784 [1/1] (1.91ns)   --->   "%add_ln703_123 = add i8 %trunc_ln708_121, %sum_3_1_0_2" [cnn/src/conv.cpp:98]   --->   Operation 784 'add' 'add_ln703_123' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 785 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1" [cnn/src/conv.cpp:99]   --->   Operation 785 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_32 : Operation 786 [1/1] (8.75ns)   --->   "%bias_V_addr_14_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_14)" [cnn/src/conv.cpp:97]   --->   Operation 786 'read' 'bias_V_addr_14_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 787 [1/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 787 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 788 [2/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 788 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 789 [3/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 789 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 790 [4/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 790 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 791 [5/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 791 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 792 [6/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 792 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 793 [1/2] (3.25ns)   --->   "%temp_V_load_20 = load i8* %temp_V_addr_21, align 1" [cnn/src/conv.cpp:97]   --->   Operation 793 'load' 'temp_V_load_20' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_32 : Operation 794 [7/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 794 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 795 [1/1] (1.73ns)   --->   "%add_ln92_33 = add i10 %select_ln75_10, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 795 'add' 'add_ln92_33' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln97_15 = zext i10 %add_ln92_33 to i64" [cnn/src/conv.cpp:97]   --->   Operation 796 'zext' 'zext_ln97_15' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 797 [1/1] (0.00ns)   --->   "%temp_V_addr_22 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_15" [cnn/src/conv.cpp:97]   --->   Operation 797 'getelementptr' 'temp_V_addr_22' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 798 [2/2] (3.25ns)   --->   "%temp_V_load_21 = load i8* %temp_V_addr_22, align 1" [cnn/src/conv.cpp:97]   --->   Operation 798 'load' 'temp_V_load_21' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_32 : Operation 799 [1/1] (2.55ns)   --->   "%add_ln1117_21 = add i33 %zext_ln103_26, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 799 'add' 'add_ln1117_21' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1117_205 = sext i33 %add_ln1117_21 to i64" [cnn/src/conv.cpp:97]   --->   Operation 800 'sext' 'sext_ln1117_205' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_32 : Operation 801 [1/1] (0.00ns)   --->   "%bias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_205" [cnn/src/conv.cpp:97]   --->   Operation 801 'getelementptr' 'bias_V_addr_22' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 33 <SV = 31> <Delay = 8.75>
ST_33 : Operation 802 [1/1] (1.63ns)   --->   "%add_ln103_16 = add i11 22, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 802 'add' 'add_ln103_16' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln103_27 = zext i11 %add_ln103_16 to i33" [cnn/src/conv.cpp:103]   --->   Operation 803 'zext' 'zext_ln103_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%sum_3_1_1_0 = phi i8 [ %add_ln703_123, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.0 ], [ %sum_3_1_0_2, %.preheader.preheader.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 804 'phi' 'sum_3_1_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1117_124 = sext i8 %temp_V_load_13 to i11" [cnn/src/conv.cpp:97]   --->   Operation 805 'sext' 'sext_ln1117_124' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i8 %bias_V_addr_14_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 806 'sext' 'sext_ln1118_124' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 807 [1/1] (4.17ns)   --->   "%mul_ln1118_124 = mul i11 %sext_ln1118_124, %sext_ln1117_124" [cnn/src/conv.cpp:97]   --->   Operation 807 'mul' 'mul_ln1118_124' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%trunc_ln708_122 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_124, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 808 'partselect' 'trunc_ln708_122' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 809 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_124 = add i8 %trunc_ln708_122, %sum_3_1_1_0" [cnn/src/conv.cpp:98]   --->   Operation 809 'add' 'add_ln703_124' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 810 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2, label %.preheader.preheader.1.2" [cnn/src/conv.cpp:91]   --->   Operation 810 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_33 : Operation 811 [1/1] (8.75ns)   --->   "%bias_V_addr_15_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_15)" [cnn/src/conv.cpp:97]   --->   Operation 811 'read' 'bias_V_addr_15_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 812 [1/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 812 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 813 [2/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 813 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 814 [3/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 814 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 815 [4/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 815 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 816 [5/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 816 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 817 [6/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 817 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 818 [1/2] (3.25ns)   --->   "%temp_V_load_21 = load i8* %temp_V_addr_22, align 1" [cnn/src/conv.cpp:97]   --->   Operation 818 'load' 'temp_V_load_21' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_33 : Operation 819 [7/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 819 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 820 [1/1] (1.73ns)   --->   "%add_ln92_35 = add i10 %select_ln75_10, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 820 'add' 'add_ln92_35' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln97_16 = zext i10 %add_ln92_35 to i64" [cnn/src/conv.cpp:97]   --->   Operation 821 'zext' 'zext_ln97_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 822 [1/1] (0.00ns)   --->   "%temp_V_addr_23 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_16" [cnn/src/conv.cpp:97]   --->   Operation 822 'getelementptr' 'temp_V_addr_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 823 [2/2] (3.25ns)   --->   "%temp_V_load_22 = load i8* %temp_V_addr_23, align 1" [cnn/src/conv.cpp:97]   --->   Operation 823 'load' 'temp_V_load_22' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_33 : Operation 824 [1/1] (2.55ns)   --->   "%add_ln1117_22 = add i33 %zext_ln103_27, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 824 'add' 'add_ln1117_22' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1117_206 = sext i33 %add_ln1117_22 to i64" [cnn/src/conv.cpp:97]   --->   Operation 825 'sext' 'sext_ln1117_206' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_33 : Operation 826 [1/1] (0.00ns)   --->   "%bias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_206" [cnn/src/conv.cpp:97]   --->   Operation 826 'getelementptr' 'bias_V_addr_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 34 <SV = 32> <Delay = 8.75>
ST_34 : Operation 827 [1/1] (1.63ns)   --->   "%add_ln103_17 = add i11 23, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 827 'add' 'add_ln103_17' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln103_28 = zext i11 %add_ln103_17 to i33" [cnn/src/conv.cpp:103]   --->   Operation 828 'zext' 'zext_ln103_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_34 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1117_125 = sext i8 %temp_V_load_14 to i11" [cnn/src/conv.cpp:97]   --->   Operation 829 'sext' 'sext_ln1117_125' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i8 %bias_V_addr_15_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 830 'sext' 'sext_ln1118_125' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 831 [1/1] (4.17ns)   --->   "%mul_ln1118_125 = mul i11 %sext_ln1118_125, %sext_ln1117_125" [cnn/src/conv.cpp:97]   --->   Operation 831 'mul' 'mul_ln1118_125' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln708_123 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_125, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 832 'partselect' 'trunc_ln708_123' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 833 [1/1] (1.91ns)   --->   "%add_ln703_125 = add i8 %trunc_ln708_123, %add_ln703_124" [cnn/src/conv.cpp:98]   --->   Operation 833 'add' 'add_ln703_125' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 834 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.1.2" [cnn/src/conv.cpp:99]   --->   Operation 834 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_34 : Operation 835 [1/1] (8.75ns)   --->   "%bias_V_addr_16_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_16)" [cnn/src/conv.cpp:97]   --->   Operation 835 'read' 'bias_V_addr_16_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 836 [1/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 836 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 837 [2/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 837 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 838 [3/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 838 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 839 [4/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 839 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 840 [5/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 840 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 841 [6/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 841 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 842 [1/2] (3.25ns)   --->   "%temp_V_load_22 = load i8* %temp_V_addr_23, align 1" [cnn/src/conv.cpp:97]   --->   Operation 842 'load' 'temp_V_load_22' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_34 : Operation 843 [7/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 843 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 844 [1/1] (1.73ns)   --->   "%add_ln92_36 = add i10 %select_ln75_10, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 844 'add' 'add_ln92_36' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln97_17 = zext i10 %add_ln92_36 to i64" [cnn/src/conv.cpp:97]   --->   Operation 845 'zext' 'zext_ln97_17' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 846 [1/1] (0.00ns)   --->   "%temp_V_addr_24 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_17" [cnn/src/conv.cpp:97]   --->   Operation 846 'getelementptr' 'temp_V_addr_24' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 847 [2/2] (3.25ns)   --->   "%temp_V_load_23 = load i8* %temp_V_addr_24, align 1" [cnn/src/conv.cpp:97]   --->   Operation 847 'load' 'temp_V_load_23' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_34 : Operation 848 [1/1] (2.55ns)   --->   "%add_ln1117_23 = add i33 %zext_ln103_28, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 848 'add' 'add_ln1117_23' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1117_207 = sext i33 %add_ln1117_23 to i64" [cnn/src/conv.cpp:97]   --->   Operation 849 'sext' 'sext_ln1117_207' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_34 : Operation 850 [1/1] (0.00ns)   --->   "%bias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_207" [cnn/src/conv.cpp:97]   --->   Operation 850 'getelementptr' 'bias_V_addr_24' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>

State 35 <SV = 33> <Delay = 8.75>
ST_35 : Operation 851 [1/1] (1.63ns)   --->   "%add_ln103_18 = add i11 24, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 851 'add' 'add_ln103_18' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln103_29 = zext i11 %add_ln103_18 to i33" [cnn/src/conv.cpp:103]   --->   Operation 852 'zext' 'zext_ln103_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_35 : Operation 853 [1/1] (0.00ns)   --->   "%sum_3_1_1_2 = phi i8 [ %add_ln703_125, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.2 ], [ %add_ln703_124, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 853 'phi' 'sum_3_1_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_35 : Operation 854 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0, label %.preheader.1.2.1" [cnn/src/conv.cpp:91]   --->   Operation 854 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_35 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1117_126 = sext i8 %temp_V_load_15 to i11" [cnn/src/conv.cpp:97]   --->   Operation 855 'sext' 'sext_ln1117_126' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i8 %bias_V_addr_16_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 856 'sext' 'sext_ln1118_126' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 857 [1/1] (4.17ns)   --->   "%mul_ln1118_126 = mul i11 %sext_ln1118_126, %sext_ln1117_126" [cnn/src/conv.cpp:97]   --->   Operation 857 'mul' 'mul_ln1118_126' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln708_124 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_126, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 858 'partselect' 'trunc_ln708_124' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 859 [1/1] (1.91ns)   --->   "%add_ln703_126 = add i8 %trunc_ln708_124, %sum_3_1_1_2" [cnn/src/conv.cpp:98]   --->   Operation 859 'add' 'add_ln703_126' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 860 [1/1] (1.76ns)   --->   "br label %.preheader.1.2.1" [cnn/src/conv.cpp:99]   --->   Operation 860 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_35 : Operation 861 [1/1] (8.75ns)   --->   "%bias_V_addr_17_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_17)" [cnn/src/conv.cpp:97]   --->   Operation 861 'read' 'bias_V_addr_17_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 862 [1/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 862 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 863 [2/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 863 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 864 [3/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 864 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 865 [4/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 865 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 866 [5/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 866 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 867 [6/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 867 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 868 [1/2] (3.25ns)   --->   "%temp_V_load_23 = load i8* %temp_V_addr_24, align 1" [cnn/src/conv.cpp:97]   --->   Operation 868 'load' 'temp_V_load_23' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_35 : Operation 869 [7/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 869 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 870 [1/1] (1.73ns)   --->   "%add_ln92_38 = add i10 %select_ln75_11, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 870 'add' 'add_ln92_38' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln97_18 = zext i10 %add_ln92_38 to i64" [cnn/src/conv.cpp:97]   --->   Operation 871 'zext' 'zext_ln97_18' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 872 [1/1] (0.00ns)   --->   "%temp_V_addr_25 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_18" [cnn/src/conv.cpp:97]   --->   Operation 872 'getelementptr' 'temp_V_addr_25' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 873 [2/2] (3.25ns)   --->   "%temp_V_load_24 = load i8* %temp_V_addr_25, align 1" [cnn/src/conv.cpp:97]   --->   Operation 873 'load' 'temp_V_load_24' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_35 : Operation 874 [1/1] (2.55ns)   --->   "%add_ln1117_24 = add i33 %zext_ln103_29, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 874 'add' 'add_ln1117_24' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1117_208 = sext i33 %add_ln1117_24 to i64" [cnn/src/conv.cpp:97]   --->   Operation 875 'sext' 'sext_ln1117_208' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_35 : Operation 876 [1/1] (0.00ns)   --->   "%bias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_208" [cnn/src/conv.cpp:97]   --->   Operation 876 'getelementptr' 'bias_V_addr_25' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 36 <SV = 34> <Delay = 8.75>
ST_36 : Operation 877 [1/1] (1.63ns)   --->   "%add_ln103_19 = add i11 25, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 877 'add' 'add_ln103_19' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln103_30 = zext i11 %add_ln103_19 to i33" [cnn/src/conv.cpp:103]   --->   Operation 878 'zext' 'zext_ln103_30' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_36 : Operation 879 [1/1] (0.00ns)   --->   "%sum_3_1_2_0 = phi i8 [ %add_ln703_126, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.0 ], [ %sum_3_1_1_2, %.preheader.preheader.1.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 879 'phi' 'sum_3_1_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_36 : Operation 880 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1, label %.preheader.1.2.2" [cnn/src/conv.cpp:91]   --->   Operation 880 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_36 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1117_127 = sext i8 %temp_V_load_16 to i11" [cnn/src/conv.cpp:97]   --->   Operation 881 'sext' 'sext_ln1117_127' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i8 %bias_V_addr_17_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 882 'sext' 'sext_ln1118_127' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 883 [1/1] (4.17ns)   --->   "%mul_ln1118_127 = mul i11 %sext_ln1118_127, %sext_ln1117_127" [cnn/src/conv.cpp:97]   --->   Operation 883 'mul' 'mul_ln1118_127' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln708_125 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_127, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 884 'partselect' 'trunc_ln708_125' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 885 [1/1] (1.91ns)   --->   "%add_ln703_127 = add i8 %trunc_ln708_125, %sum_3_1_2_0" [cnn/src/conv.cpp:98]   --->   Operation 885 'add' 'add_ln703_127' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [1/1] (1.76ns)   --->   "br label %.preheader.1.2.2" [cnn/src/conv.cpp:99]   --->   Operation 886 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_36 : Operation 887 [1/1] (8.75ns)   --->   "%bias_V_addr_18_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_18)" [cnn/src/conv.cpp:97]   --->   Operation 887 'read' 'bias_V_addr_18_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 888 [1/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 888 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 889 [2/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 889 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 890 [3/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 890 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 891 [4/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 891 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 892 [5/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 892 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 893 [6/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 893 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 894 [1/2] (3.25ns)   --->   "%temp_V_load_24 = load i8* %temp_V_addr_25, align 1" [cnn/src/conv.cpp:97]   --->   Operation 894 'load' 'temp_V_load_24' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_36 : Operation 895 [7/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 895 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 896 [1/1] (1.73ns)   --->   "%add_ln92_40 = add i10 %select_ln75_11, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 896 'add' 'add_ln92_40' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln97_19 = zext i10 %add_ln92_40 to i64" [cnn/src/conv.cpp:97]   --->   Operation 897 'zext' 'zext_ln97_19' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 898 [1/1] (0.00ns)   --->   "%temp_V_addr_26 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_19" [cnn/src/conv.cpp:97]   --->   Operation 898 'getelementptr' 'temp_V_addr_26' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 899 [2/2] (3.25ns)   --->   "%temp_V_load_25 = load i8* %temp_V_addr_26, align 1" [cnn/src/conv.cpp:97]   --->   Operation 899 'load' 'temp_V_load_25' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_36 : Operation 900 [1/1] (2.55ns)   --->   "%add_ln1117_25 = add i33 %zext_ln103_30, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 900 'add' 'add_ln1117_25' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1117_209 = sext i33 %add_ln1117_25 to i64" [cnn/src/conv.cpp:97]   --->   Operation 901 'sext' 'sext_ln1117_209' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_36 : Operation 902 [1/1] (0.00ns)   --->   "%bias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_209" [cnn/src/conv.cpp:97]   --->   Operation 902 'getelementptr' 'bias_V_addr_26' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 37 <SV = 35> <Delay = 8.75>
ST_37 : Operation 903 [1/1] (1.63ns)   --->   "%add_ln103_20 = add i11 26, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 903 'add' 'add_ln103_20' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln103_31 = zext i11 %add_ln103_20 to i33" [cnn/src/conv.cpp:103]   --->   Operation 904 'zext' 'zext_ln103_31' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_37 : Operation 905 [1/1] (0.00ns)   --->   "%sum_3_1_2_1 = phi i8 [ %add_ln703_127, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.1 ], [ %sum_3_1_2_0, %.preheader.1.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 905 'phi' 'sum_3_1_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_37 : Operation 906 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2, label %.preheader.1.2.3" [cnn/src/conv.cpp:91]   --->   Operation 906 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_37 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1117_128 = sext i8 %temp_V_load_17 to i11" [cnn/src/conv.cpp:97]   --->   Operation 907 'sext' 'sext_ln1117_128' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i8 %bias_V_addr_18_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 908 'sext' 'sext_ln1118_128' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 909 [1/1] (4.17ns)   --->   "%mul_ln1118_128 = mul i11 %sext_ln1118_128, %sext_ln1117_128" [cnn/src/conv.cpp:97]   --->   Operation 909 'mul' 'mul_ln1118_128' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln708_126 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_128, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 910 'partselect' 'trunc_ln708_126' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 911 [1/1] (1.91ns)   --->   "%add_ln703_128 = add i8 %trunc_ln708_126, %sum_3_1_2_1" [cnn/src/conv.cpp:98]   --->   Operation 911 'add' 'add_ln703_128' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 912 [1/1] (1.76ns)   --->   "br label %.preheader.1.2.3" [cnn/src/conv.cpp:99]   --->   Operation 912 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_37 : Operation 913 [1/1] (8.75ns)   --->   "%bias_V_addr_19_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_19)" [cnn/src/conv.cpp:97]   --->   Operation 913 'read' 'bias_V_addr_19_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 914 [1/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 914 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 915 [2/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 915 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 916 [3/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 916 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 917 [4/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 917 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 918 [5/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 918 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 919 [6/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 919 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 920 [1/2] (3.25ns)   --->   "%temp_V_load_25 = load i8* %temp_V_addr_26, align 1" [cnn/src/conv.cpp:97]   --->   Operation 920 'load' 'temp_V_load_25' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_37 : Operation 921 [7/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 921 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 922 [1/1] (1.73ns)   --->   "%add_ln92_42 = add i10 %select_ln75_11, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 922 'add' 'add_ln92_42' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln97_20 = zext i10 %add_ln92_42 to i64" [cnn/src/conv.cpp:97]   --->   Operation 923 'zext' 'zext_ln97_20' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 924 [1/1] (0.00ns)   --->   "%temp_V_addr_27 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_20" [cnn/src/conv.cpp:97]   --->   Operation 924 'getelementptr' 'temp_V_addr_27' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 925 [2/2] (3.25ns)   --->   "%temp_V_load_26 = load i8* %temp_V_addr_27, align 1" [cnn/src/conv.cpp:97]   --->   Operation 925 'load' 'temp_V_load_26' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_37 : Operation 926 [1/1] (2.55ns)   --->   "%add_ln1117_26 = add i33 %zext_ln103_31, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 926 'add' 'add_ln1117_26' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1117_210 = sext i33 %add_ln1117_26 to i64" [cnn/src/conv.cpp:97]   --->   Operation 927 'sext' 'sext_ln1117_210' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_37 : Operation 928 [1/1] (0.00ns)   --->   "%bias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_210" [cnn/src/conv.cpp:97]   --->   Operation 928 'getelementptr' 'bias_V_addr_27' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 38 <SV = 36> <Delay = 8.75>
ST_38 : Operation 929 [1/1] (1.63ns)   --->   "%add_ln103_21 = add i11 27, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 929 'add' 'add_ln103_21' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln103_32 = zext i11 %add_ln103_21 to i33" [cnn/src/conv.cpp:103]   --->   Operation 930 'zext' 'zext_ln103_32' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_38 : Operation 931 [1/1] (0.00ns)   --->   "%sum_3_1_2_2 = phi i8 [ %add_ln703_128, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.1.2.2 ], [ %sum_3_1_2_1, %.preheader.1.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 931 'phi' 'sum_3_1_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_38 : Operation 932 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0, label %.preheader.2.0.1" [cnn/src/conv.cpp:91]   --->   Operation 932 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_38 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1117_129 = sext i8 %temp_V_load_18 to i11" [cnn/src/conv.cpp:97]   --->   Operation 933 'sext' 'sext_ln1117_129' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i8 %bias_V_addr_19_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 934 'sext' 'sext_ln1118_129' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 935 [1/1] (4.17ns)   --->   "%mul_ln1118_129 = mul i11 %sext_ln1118_129, %sext_ln1117_129" [cnn/src/conv.cpp:97]   --->   Operation 935 'mul' 'mul_ln1118_129' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln708_127 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_129, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 936 'partselect' 'trunc_ln708_127' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 937 [1/1] (1.91ns)   --->   "%add_ln703_129 = add i8 %trunc_ln708_127, %sum_3_1_2_2" [cnn/src/conv.cpp:98]   --->   Operation 937 'add' 'add_ln703_129' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 938 [1/1] (1.76ns)   --->   "br label %.preheader.2.0.1" [cnn/src/conv.cpp:99]   --->   Operation 938 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_38 : Operation 939 [1/1] (8.75ns)   --->   "%bias_V_addr_20_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_20)" [cnn/src/conv.cpp:97]   --->   Operation 939 'read' 'bias_V_addr_20_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 940 [1/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 940 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 941 [2/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 941 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 942 [3/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 942 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 943 [4/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 943 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 944 [5/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 944 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 945 [6/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 945 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 946 [1/2] (3.25ns)   --->   "%temp_V_load_26 = load i8* %temp_V_addr_27, align 1" [cnn/src/conv.cpp:97]   --->   Operation 946 'load' 'temp_V_load_26' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_38 : Operation 947 [7/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 947 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 948 [1/1] (1.73ns)   --->   "%add_ln92_44 = add i10 %select_ln75_12, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 948 'add' 'add_ln92_44' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln97_21 = zext i10 %add_ln92_44 to i64" [cnn/src/conv.cpp:97]   --->   Operation 949 'zext' 'zext_ln97_21' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 950 [1/1] (0.00ns)   --->   "%temp_V_addr_28 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_21" [cnn/src/conv.cpp:97]   --->   Operation 950 'getelementptr' 'temp_V_addr_28' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 951 [2/2] (3.25ns)   --->   "%temp_V_load_27 = load i8* %temp_V_addr_28, align 1" [cnn/src/conv.cpp:97]   --->   Operation 951 'load' 'temp_V_load_27' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_38 : Operation 952 [1/1] (2.55ns)   --->   "%add_ln1117_27 = add i33 %zext_ln103_32, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 952 'add' 'add_ln1117_27' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1117_211 = sext i33 %add_ln1117_27 to i64" [cnn/src/conv.cpp:97]   --->   Operation 953 'sext' 'sext_ln1117_211' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_38 : Operation 954 [1/1] (0.00ns)   --->   "%bias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_211" [cnn/src/conv.cpp:97]   --->   Operation 954 'getelementptr' 'bias_V_addr_28' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 39 <SV = 37> <Delay = 8.75>
ST_39 : Operation 955 [1/1] (1.63ns)   --->   "%add_ln103_22 = add i11 28, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 955 'add' 'add_ln103_22' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln103_33 = zext i11 %add_ln103_22 to i33" [cnn/src/conv.cpp:103]   --->   Operation 956 'zext' 'zext_ln103_33' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_39 : Operation 957 [1/1] (0.00ns)   --->   "%sum_3_2_0_0 = phi i8 [ %add_ln703_129, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.0 ], [ %sum_3_1_2_2, %.preheader.1.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 957 'phi' 'sum_3_2_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_39 : Operation 958 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1, label %.preheader.2.0.2" [cnn/src/conv.cpp:91]   --->   Operation 958 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_39 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln1117_130 = sext i8 %temp_V_load_19 to i11" [cnn/src/conv.cpp:97]   --->   Operation 959 'sext' 'sext_ln1117_130' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i8 %bias_V_addr_20_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 960 'sext' 'sext_ln1118_130' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 961 [1/1] (4.17ns)   --->   "%mul_ln1118_130 = mul i11 %sext_ln1118_130, %sext_ln1117_130" [cnn/src/conv.cpp:97]   --->   Operation 961 'mul' 'mul_ln1118_130' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln708_128 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_130, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 962 'partselect' 'trunc_ln708_128' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 963 [1/1] (1.91ns)   --->   "%add_ln703_130 = add i8 %trunc_ln708_128, %sum_3_2_0_0" [cnn/src/conv.cpp:98]   --->   Operation 963 'add' 'add_ln703_130' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 964 [1/1] (1.76ns)   --->   "br label %.preheader.2.0.2" [cnn/src/conv.cpp:99]   --->   Operation 964 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_39 : Operation 965 [1/1] (8.75ns)   --->   "%bias_V_addr_21_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_21)" [cnn/src/conv.cpp:97]   --->   Operation 965 'read' 'bias_V_addr_21_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 966 [1/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 966 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 967 [2/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 967 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 968 [3/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 968 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 969 [4/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 969 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 970 [5/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 970 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 971 [6/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 971 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 972 [1/2] (3.25ns)   --->   "%temp_V_load_27 = load i8* %temp_V_addr_28, align 1" [cnn/src/conv.cpp:97]   --->   Operation 972 'load' 'temp_V_load_27' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_39 : Operation 973 [7/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 973 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 974 [1/1] (1.73ns)   --->   "%add_ln92_46 = add i10 %select_ln75_12, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 974 'add' 'add_ln92_46' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln97_22 = zext i10 %add_ln92_46 to i64" [cnn/src/conv.cpp:97]   --->   Operation 975 'zext' 'zext_ln97_22' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 976 [1/1] (0.00ns)   --->   "%temp_V_addr_29 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_22" [cnn/src/conv.cpp:97]   --->   Operation 976 'getelementptr' 'temp_V_addr_29' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 977 [2/2] (3.25ns)   --->   "%temp_V_load_28 = load i8* %temp_V_addr_29, align 1" [cnn/src/conv.cpp:97]   --->   Operation 977 'load' 'temp_V_load_28' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_39 : Operation 978 [1/1] (2.55ns)   --->   "%add_ln1117_28 = add i33 %zext_ln103_33, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 978 'add' 'add_ln1117_28' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1117_212 = sext i33 %add_ln1117_28 to i64" [cnn/src/conv.cpp:97]   --->   Operation 979 'sext' 'sext_ln1117_212' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_39 : Operation 980 [1/1] (0.00ns)   --->   "%bias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_212" [cnn/src/conv.cpp:97]   --->   Operation 980 'getelementptr' 'bias_V_addr_29' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 40 <SV = 38> <Delay = 8.75>
ST_40 : Operation 981 [1/1] (1.63ns)   --->   "%add_ln103_23 = add i11 29, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 981 'add' 'add_ln103_23' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln103_34 = zext i11 %add_ln103_23 to i33" [cnn/src/conv.cpp:103]   --->   Operation 982 'zext' 'zext_ln103_34' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_40 : Operation 983 [1/1] (0.00ns)   --->   "%sum_3_2_0_1 = phi i8 [ %add_ln703_130, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.1 ], [ %sum_3_2_0_0, %.preheader.2.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 983 'phi' 'sum_3_2_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_40 : Operation 984 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2, label %.preheader.preheader.2.1" [cnn/src/conv.cpp:91]   --->   Operation 984 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_40 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1117_131 = sext i8 %temp_V_load_20 to i11" [cnn/src/conv.cpp:97]   --->   Operation 985 'sext' 'sext_ln1117_131' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i8 %bias_V_addr_21_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 986 'sext' 'sext_ln1118_131' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 987 [1/1] (4.17ns)   --->   "%mul_ln1118_131 = mul i11 %sext_ln1118_131, %sext_ln1117_131" [cnn/src/conv.cpp:97]   --->   Operation 987 'mul' 'mul_ln1118_131' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln708_129 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_131, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 988 'partselect' 'trunc_ln708_129' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 989 [1/1] (1.91ns)   --->   "%add_ln703_131 = add i8 %trunc_ln708_129, %sum_3_2_0_1" [cnn/src/conv.cpp:98]   --->   Operation 989 'add' 'add_ln703_131' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 990 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.2.1" [cnn/src/conv.cpp:99]   --->   Operation 990 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_40 : Operation 991 [1/1] (8.75ns)   --->   "%bias_V_addr_22_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_22)" [cnn/src/conv.cpp:97]   --->   Operation 991 'read' 'bias_V_addr_22_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 992 [1/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 992 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 993 [2/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 993 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 994 [3/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 994 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 995 [4/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 995 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 996 [5/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 996 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 997 [6/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 997 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 998 [1/2] (3.25ns)   --->   "%temp_V_load_28 = load i8* %temp_V_addr_29, align 1" [cnn/src/conv.cpp:97]   --->   Operation 998 'load' 'temp_V_load_28' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_40 : Operation 999 [7/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 999 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1000 [1/1] (1.73ns)   --->   "%add_ln92_48 = add i10 %select_ln75_12, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1000 'add' 'add_ln92_48' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln97_23 = zext i10 %add_ln92_48 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1001 'zext' 'zext_ln97_23' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 1002 [1/1] (0.00ns)   --->   "%temp_V_addr_30 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_23" [cnn/src/conv.cpp:97]   --->   Operation 1002 'getelementptr' 'temp_V_addr_30' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 1003 [2/2] (3.25ns)   --->   "%temp_V_load_29 = load i8* %temp_V_addr_30, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1003 'load' 'temp_V_load_29' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_40 : Operation 1004 [1/1] (2.55ns)   --->   "%add_ln1117_29 = add i33 %zext_ln103_34, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1004 'add' 'add_ln1117_29' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1117_213 = sext i33 %add_ln1117_29 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1005 'sext' 'sext_ln1117_213' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_40 : Operation 1006 [1/1] (0.00ns)   --->   "%bias_V_addr_30 = getelementptr i8* %input_V, i64 %sext_ln1117_213" [cnn/src/conv.cpp:97]   --->   Operation 1006 'getelementptr' 'bias_V_addr_30' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 41 <SV = 39> <Delay = 8.75>
ST_41 : Operation 1007 [1/1] (1.63ns)   --->   "%add_ln103_24 = add i11 30, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1007 'add' 'add_ln103_24' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln103_35 = zext i11 %add_ln103_24 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1008 'zext' 'zext_ln103_35' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_41 : Operation 1009 [1/1] (0.00ns)   --->   "%sum_3_2_0_2 = phi i8 [ %add_ln703_131, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.0.2 ], [ %sum_3_2_0_1, %.preheader.2.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1009 'phi' 'sum_3_2_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_41 : Operation 1010 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1" [cnn/src/conv.cpp:91]   --->   Operation 1010 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_41 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1117_132 = sext i8 %temp_V_load_21 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1011 'sext' 'sext_ln1117_132' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i8 %bias_V_addr_22_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1012 'sext' 'sext_ln1118_132' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1013 [1/1] (4.17ns)   --->   "%mul_ln1118_132 = mul i11 %sext_ln1118_132, %sext_ln1117_132" [cnn/src/conv.cpp:97]   --->   Operation 1013 'mul' 'mul_ln1118_132' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln708_130 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_132, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1014 'partselect' 'trunc_ln708_130' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1015 [1/1] (1.91ns)   --->   "%add_ln703_132 = add i8 %trunc_ln708_130, %sum_3_2_0_2" [cnn/src/conv.cpp:98]   --->   Operation 1015 'add' 'add_ln703_132' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1016 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1" [cnn/src/conv.cpp:99]   --->   Operation 1016 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_41 : Operation 1017 [1/1] (8.75ns)   --->   "%bias_V_addr_23_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_23)" [cnn/src/conv.cpp:97]   --->   Operation 1017 'read' 'bias_V_addr_23_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1018 [1/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1018 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1019 [2/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1019 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1020 [3/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1020 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1021 [4/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1021 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1022 [5/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1022 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1023 [6/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1023 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1024 [1/2] (3.25ns)   --->   "%temp_V_load_29 = load i8* %temp_V_addr_30, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1024 'load' 'temp_V_load_29' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_41 : Operation 1025 [7/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1025 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1026 [1/1] (1.73ns)   --->   "%add_ln92_50 = add i10 %select_ln75_13, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1026 'add' 'add_ln92_50' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln97_24 = zext i10 %add_ln92_50 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1027 'zext' 'zext_ln97_24' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1028 [1/1] (0.00ns)   --->   "%temp_V_addr_31 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_24" [cnn/src/conv.cpp:97]   --->   Operation 1028 'getelementptr' 'temp_V_addr_31' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1029 [2/2] (3.25ns)   --->   "%temp_V_load_30 = load i8* %temp_V_addr_31, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1029 'load' 'temp_V_load_30' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_41 : Operation 1030 [1/1] (2.55ns)   --->   "%add_ln1117_30 = add i33 %zext_ln103_35, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1030 'add' 'add_ln1117_30' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1117_214 = sext i33 %add_ln1117_30 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1031 'sext' 'sext_ln1117_214' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_41 : Operation 1032 [1/1] (0.00ns)   --->   "%bias_V_addr_31 = getelementptr i8* %input_V, i64 %sext_ln1117_214" [cnn/src/conv.cpp:97]   --->   Operation 1032 'getelementptr' 'bias_V_addr_31' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 42 <SV = 40> <Delay = 8.75>
ST_42 : Operation 1033 [1/1] (1.63ns)   --->   "%add_ln103_25 = add i11 31, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1033 'add' 'add_ln103_25' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln103_36 = zext i11 %add_ln103_25 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1034 'zext' 'zext_ln103_36' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_133)   --->   "%sum_3_2_1_0 = phi i8 [ %add_ln703_132, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.0 ], [ %sum_3_2_0_2, %.preheader.preheader.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1035 'phi' 'sum_3_2_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln1117_133 = sext i8 %temp_V_load_22 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1036 'sext' 'sext_ln1117_133' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i8 %bias_V_addr_23_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1037 'sext' 'sext_ln1118_133' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1038 [1/1] (4.17ns)   --->   "%mul_ln1118_133 = mul i11 %sext_ln1118_133, %sext_ln1117_133" [cnn/src/conv.cpp:97]   --->   Operation 1038 'mul' 'mul_ln1118_133' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_133)   --->   "%trunc_ln708_131 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_133, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1039 'partselect' 'trunc_ln708_131' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1040 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_133 = add i8 %trunc_ln708_131, %sum_3_2_1_0" [cnn/src/conv.cpp:98]   --->   Operation 1040 'add' 'add_ln703_133' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1041 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2, label %.preheader.preheader.2.2" [cnn/src/conv.cpp:91]   --->   Operation 1041 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_42 : Operation 1042 [1/1] (8.75ns)   --->   "%bias_V_addr_24_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_24)" [cnn/src/conv.cpp:97]   --->   Operation 1042 'read' 'bias_V_addr_24_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1043 [1/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1043 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1044 [2/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1044 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1045 [3/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1045 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1046 [4/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1046 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1047 [5/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1047 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1048 [6/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1048 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1049 [1/2] (3.25ns)   --->   "%temp_V_load_30 = load i8* %temp_V_addr_31, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1049 'load' 'temp_V_load_30' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_42 : Operation 1050 [7/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1050 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1051 [1/1] (1.73ns)   --->   "%add_ln92_52 = add i10 %select_ln75_13, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 1051 'add' 'add_ln92_52' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln97_25 = zext i10 %add_ln92_52 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1052 'zext' 'zext_ln97_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1053 [1/1] (0.00ns)   --->   "%temp_V_addr_32 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_25" [cnn/src/conv.cpp:97]   --->   Operation 1053 'getelementptr' 'temp_V_addr_32' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1054 [2/2] (3.25ns)   --->   "%temp_V_load_31 = load i8* %temp_V_addr_32, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1054 'load' 'temp_V_load_31' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_42 : Operation 1055 [1/1] (2.55ns)   --->   "%add_ln1117_31 = add i33 %zext_ln103_36, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1055 'add' 'add_ln1117_31' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1117_215 = sext i33 %add_ln1117_31 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1056 'sext' 'sext_ln1117_215' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_42 : Operation 1057 [1/1] (0.00ns)   --->   "%bias_V_addr_32 = getelementptr i8* %input_V, i64 %sext_ln1117_215" [cnn/src/conv.cpp:97]   --->   Operation 1057 'getelementptr' 'bias_V_addr_32' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 43 <SV = 41> <Delay = 8.75>
ST_43 : Operation 1058 [1/1] (1.63ns)   --->   "%add_ln103_26 = add i11 32, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1058 'add' 'add_ln103_26' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln103_37 = zext i11 %add_ln103_26 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1059 'zext' 'zext_ln103_37' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_43 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1117_134 = sext i8 %temp_V_load_23 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1060 'sext' 'sext_ln1117_134' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i8 %bias_V_addr_24_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1061 'sext' 'sext_ln1118_134' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1062 [1/1] (4.17ns)   --->   "%mul_ln1118_134 = mul i11 %sext_ln1118_134, %sext_ln1117_134" [cnn/src/conv.cpp:97]   --->   Operation 1062 'mul' 'mul_ln1118_134' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_134, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1063 'partselect' 'trunc_ln708_132' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1064 [1/1] (1.91ns)   --->   "%add_ln703_134 = add i8 %trunc_ln708_132, %add_ln703_133" [cnn/src/conv.cpp:98]   --->   Operation 1064 'add' 'add_ln703_134' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1065 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.2.2" [cnn/src/conv.cpp:99]   --->   Operation 1065 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_43 : Operation 1066 [1/1] (8.75ns)   --->   "%bias_V_addr_25_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_25)" [cnn/src/conv.cpp:97]   --->   Operation 1066 'read' 'bias_V_addr_25_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1067 [1/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1067 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1068 [2/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1068 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1069 [3/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1069 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1070 [4/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1070 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1071 [5/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1071 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1072 [6/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1072 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1073 [1/2] (3.25ns)   --->   "%temp_V_load_31 = load i8* %temp_V_addr_32, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1073 'load' 'temp_V_load_31' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_43 : Operation 1074 [7/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1074 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1075 [1/1] (1.73ns)   --->   "%add_ln92_53 = add i10 %select_ln75_13, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1075 'add' 'add_ln92_53' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln97_26 = zext i10 %add_ln92_53 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1076 'zext' 'zext_ln97_26' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1077 [1/1] (0.00ns)   --->   "%temp_V_addr_33 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_26" [cnn/src/conv.cpp:97]   --->   Operation 1077 'getelementptr' 'temp_V_addr_33' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1078 [2/2] (3.25ns)   --->   "%temp_V_load_32 = load i8* %temp_V_addr_33, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1078 'load' 'temp_V_load_32' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_43 : Operation 1079 [1/1] (2.55ns)   --->   "%add_ln1117_32 = add i33 %zext_ln103_37, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1079 'add' 'add_ln1117_32' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1117_216 = sext i33 %add_ln1117_32 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1080 'sext' 'sext_ln1117_216' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_43 : Operation 1081 [1/1] (0.00ns)   --->   "%bias_V_addr_33 = getelementptr i8* %input_V, i64 %sext_ln1117_216" [cnn/src/conv.cpp:97]   --->   Operation 1081 'getelementptr' 'bias_V_addr_33' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>

State 44 <SV = 42> <Delay = 8.75>
ST_44 : Operation 1082 [1/1] (1.63ns)   --->   "%add_ln103_27 = add i11 33, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1082 'add' 'add_ln103_27' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln103_38 = zext i11 %add_ln103_27 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1083 'zext' 'zext_ln103_38' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_44 : Operation 1084 [1/1] (0.00ns)   --->   "%sum_3_2_1_2 = phi i8 [ %add_ln703_134, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.2 ], [ %add_ln703_133, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1084 'phi' 'sum_3_2_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_44 : Operation 1085 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0, label %.preheader.2.2.1" [cnn/src/conv.cpp:91]   --->   Operation 1085 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_44 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1117_135 = sext i8 %temp_V_load_24 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1086 'sext' 'sext_ln1117_135' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i8 %bias_V_addr_25_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1087 'sext' 'sext_ln1118_135' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1088 [1/1] (4.17ns)   --->   "%mul_ln1118_135 = mul i11 %sext_ln1118_135, %sext_ln1117_135" [cnn/src/conv.cpp:97]   --->   Operation 1088 'mul' 'mul_ln1118_135' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_135, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1089 'partselect' 'trunc_ln708_133' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1090 [1/1] (1.91ns)   --->   "%add_ln703_135 = add i8 %trunc_ln708_133, %sum_3_2_1_2" [cnn/src/conv.cpp:98]   --->   Operation 1090 'add' 'add_ln703_135' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1091 [1/1] (1.76ns)   --->   "br label %.preheader.2.2.1" [cnn/src/conv.cpp:99]   --->   Operation 1091 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_44 : Operation 1092 [1/1] (8.75ns)   --->   "%bias_V_addr_26_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_26)" [cnn/src/conv.cpp:97]   --->   Operation 1092 'read' 'bias_V_addr_26_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1093 [1/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1093 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1094 [2/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1094 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1095 [3/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1095 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1096 [4/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1096 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1097 [5/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1097 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1098 [6/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1098 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1099 [1/2] (3.25ns)   --->   "%temp_V_load_32 = load i8* %temp_V_addr_33, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1099 'load' 'temp_V_load_32' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_44 : Operation 1100 [7/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1100 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1101 [1/1] (1.73ns)   --->   "%add_ln92_54 = add i10 %select_ln75_14, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1101 'add' 'add_ln92_54' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln97_27 = zext i10 %add_ln92_54 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1102 'zext' 'zext_ln97_27' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1103 [1/1] (0.00ns)   --->   "%temp_V_addr_34 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_27" [cnn/src/conv.cpp:97]   --->   Operation 1103 'getelementptr' 'temp_V_addr_34' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1104 [2/2] (3.25ns)   --->   "%temp_V_load_33 = load i8* %temp_V_addr_34, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1104 'load' 'temp_V_load_33' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_44 : Operation 1105 [1/1] (2.55ns)   --->   "%add_ln1117_33 = add i33 %zext_ln103_38, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1105 'add' 'add_ln1117_33' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1117_217 = sext i33 %add_ln1117_33 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1106 'sext' 'sext_ln1117_217' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_44 : Operation 1107 [1/1] (0.00ns)   --->   "%bias_V_addr_34 = getelementptr i8* %input_V, i64 %sext_ln1117_217" [cnn/src/conv.cpp:97]   --->   Operation 1107 'getelementptr' 'bias_V_addr_34' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 45 <SV = 43> <Delay = 8.75>
ST_45 : Operation 1108 [1/1] (1.63ns)   --->   "%add_ln103_28 = add i11 34, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1108 'add' 'add_ln103_28' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln103_39 = zext i11 %add_ln103_28 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1109 'zext' 'zext_ln103_39' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_45 : Operation 1110 [1/1] (0.00ns)   --->   "%sum_3_2_2_0 = phi i8 [ %add_ln703_135, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.0 ], [ %sum_3_2_1_2, %.preheader.preheader.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1110 'phi' 'sum_3_2_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_45 : Operation 1111 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1, label %.preheader.2.2.2" [cnn/src/conv.cpp:91]   --->   Operation 1111 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_45 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1117_136 = sext i8 %temp_V_load_25 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1112 'sext' 'sext_ln1117_136' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i8 %bias_V_addr_26_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1113 'sext' 'sext_ln1118_136' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1114 [1/1] (4.17ns)   --->   "%mul_ln1118_136 = mul i11 %sext_ln1118_136, %sext_ln1117_136" [cnn/src/conv.cpp:97]   --->   Operation 1114 'mul' 'mul_ln1118_136' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_136, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1115 'partselect' 'trunc_ln708_134' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1116 [1/1] (1.91ns)   --->   "%add_ln703_136 = add i8 %trunc_ln708_134, %sum_3_2_2_0" [cnn/src/conv.cpp:98]   --->   Operation 1116 'add' 'add_ln703_136' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1117 [1/1] (1.76ns)   --->   "br label %.preheader.2.2.2" [cnn/src/conv.cpp:99]   --->   Operation 1117 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_45 : Operation 1118 [1/1] (8.75ns)   --->   "%bias_V_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_27)" [cnn/src/conv.cpp:97]   --->   Operation 1118 'read' 'bias_V_addr_27_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1119 [1/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1119 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1120 [2/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1120 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1121 [3/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1121 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1122 [4/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1122 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1123 [5/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1123 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1124 [6/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1124 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1125 [1/2] (3.25ns)   --->   "%temp_V_load_33 = load i8* %temp_V_addr_34, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1125 'load' 'temp_V_load_33' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_45 : Operation 1126 [7/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1126 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1127 [1/1] (1.73ns)   --->   "%add_ln92_55 = add i10 %select_ln75_14, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 1127 'add' 'add_ln92_55' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln97_28 = zext i10 %add_ln92_55 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1128 'zext' 'zext_ln97_28' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1129 [1/1] (0.00ns)   --->   "%temp_V_addr_35 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_28" [cnn/src/conv.cpp:97]   --->   Operation 1129 'getelementptr' 'temp_V_addr_35' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1130 [2/2] (3.25ns)   --->   "%temp_V_load_34 = load i8* %temp_V_addr_35, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1130 'load' 'temp_V_load_34' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_45 : Operation 1131 [1/1] (2.55ns)   --->   "%add_ln1117_34 = add i33 %zext_ln103_39, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1131 'add' 'add_ln1117_34' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1117_218 = sext i33 %add_ln1117_34 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1132 'sext' 'sext_ln1117_218' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_45 : Operation 1133 [1/1] (0.00ns)   --->   "%bias_V_addr_35 = getelementptr i8* %input_V, i64 %sext_ln1117_218" [cnn/src/conv.cpp:97]   --->   Operation 1133 'getelementptr' 'bias_V_addr_35' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 46 <SV = 44> <Delay = 8.75>
ST_46 : Operation 1134 [1/1] (1.63ns)   --->   "%add_ln103_29 = add i11 35, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1134 'add' 'add_ln103_29' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln103_40 = zext i11 %add_ln103_29 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1135 'zext' 'zext_ln103_40' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_46 : Operation 1136 [1/1] (0.00ns)   --->   "%sum_3_2_2_1 = phi i8 [ %add_ln703_136, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.1 ], [ %sum_3_2_2_0, %.preheader.2.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1136 'phi' 'sum_3_2_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_46 : Operation 1137 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2, label %.preheader.2.2.3" [cnn/src/conv.cpp:91]   --->   Operation 1137 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_46 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1117_137 = sext i8 %temp_V_load_26 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1138 'sext' 'sext_ln1117_137' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i8 %bias_V_addr_27_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1139 'sext' 'sext_ln1118_137' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1140 [1/1] (4.17ns)   --->   "%mul_ln1118_137 = mul i11 %sext_ln1118_137, %sext_ln1117_137" [cnn/src/conv.cpp:97]   --->   Operation 1140 'mul' 'mul_ln1118_137' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln708_135 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_137, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1141 'partselect' 'trunc_ln708_135' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1142 [1/1] (1.91ns)   --->   "%add_ln703_137 = add i8 %trunc_ln708_135, %sum_3_2_2_1" [cnn/src/conv.cpp:98]   --->   Operation 1142 'add' 'add_ln703_137' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1143 [1/1] (1.76ns)   --->   "br label %.preheader.2.2.3" [cnn/src/conv.cpp:99]   --->   Operation 1143 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_46 : Operation 1144 [1/1] (8.75ns)   --->   "%bias_V_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_28)" [cnn/src/conv.cpp:97]   --->   Operation 1144 'read' 'bias_V_addr_28_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1145 [1/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1145 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1146 [2/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1146 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1147 [3/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1147 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1148 [4/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1148 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1149 [5/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1149 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1150 [6/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1150 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1151 [1/2] (3.25ns)   --->   "%temp_V_load_34 = load i8* %temp_V_addr_35, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1151 'load' 'temp_V_load_34' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_46 : Operation 1152 [7/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1152 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1153 [1/1] (1.73ns)   --->   "%add_ln92_56 = add i10 %select_ln75_14, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1153 'add' 'add_ln92_56' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln97_29 = zext i10 %add_ln92_56 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1154 'zext' 'zext_ln97_29' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1155 [1/1] (0.00ns)   --->   "%temp_V_addr_36 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_29" [cnn/src/conv.cpp:97]   --->   Operation 1155 'getelementptr' 'temp_V_addr_36' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1156 [2/2] (3.25ns)   --->   "%temp_V_load_35 = load i8* %temp_V_addr_36, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1156 'load' 'temp_V_load_35' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_46 : Operation 1157 [1/1] (2.55ns)   --->   "%add_ln1117_35 = add i33 %zext_ln103_40, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1157 'add' 'add_ln1117_35' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1117_219 = sext i33 %add_ln1117_35 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1158 'sext' 'sext_ln1117_219' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_46 : Operation 1159 [1/1] (0.00ns)   --->   "%bias_V_addr_36 = getelementptr i8* %input_V, i64 %sext_ln1117_219" [cnn/src/conv.cpp:97]   --->   Operation 1159 'getelementptr' 'bias_V_addr_36' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 47 <SV = 45> <Delay = 8.75>
ST_47 : Operation 1160 [1/1] (1.63ns)   --->   "%add_ln103_30 = add i11 36, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1160 'add' 'add_ln103_30' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln103_41 = zext i11 %add_ln103_30 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1161 'zext' 'zext_ln103_41' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_47 : Operation 1162 [1/1] (0.00ns)   --->   "%sum_3_2_2_2 = phi i8 [ %add_ln703_137, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.2.2.2 ], [ %sum_3_2_2_1, %.preheader.2.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1162 'phi' 'sum_3_2_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_47 : Operation 1163 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0, label %.preheader.3.0.1" [cnn/src/conv.cpp:91]   --->   Operation 1163 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_47 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1117_138 = sext i8 %temp_V_load_27 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1164 'sext' 'sext_ln1117_138' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i8 %bias_V_addr_28_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1165 'sext' 'sext_ln1118_138' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1166 [1/1] (4.17ns)   --->   "%mul_ln1118_138 = mul i11 %sext_ln1118_138, %sext_ln1117_138" [cnn/src/conv.cpp:97]   --->   Operation 1166 'mul' 'mul_ln1118_138' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_138, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1167 'partselect' 'trunc_ln708_136' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1168 [1/1] (1.91ns)   --->   "%add_ln703_138 = add i8 %trunc_ln708_136, %sum_3_2_2_2" [cnn/src/conv.cpp:98]   --->   Operation 1168 'add' 'add_ln703_138' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1169 [1/1] (1.76ns)   --->   "br label %.preheader.3.0.1" [cnn/src/conv.cpp:99]   --->   Operation 1169 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_47 : Operation 1170 [1/1] (8.75ns)   --->   "%bias_V_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_29)" [cnn/src/conv.cpp:97]   --->   Operation 1170 'read' 'bias_V_addr_29_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1171 [1/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1171 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1172 [2/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1172 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1173 [3/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1173 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1174 [4/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1174 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1175 [5/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1175 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1176 [6/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1176 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1177 [1/2] (3.25ns)   --->   "%temp_V_load_35 = load i8* %temp_V_addr_36, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1177 'load' 'temp_V_load_35' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_47 : Operation 1178 [7/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1178 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1179 [1/1] (1.73ns)   --->   "%add_ln92_57 = add i10 %select_ln75_15, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1179 'add' 'add_ln92_57' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln97_30 = zext i10 %add_ln92_57 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1180 'zext' 'zext_ln97_30' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1181 [1/1] (0.00ns)   --->   "%temp_V_addr_37 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_30" [cnn/src/conv.cpp:97]   --->   Operation 1181 'getelementptr' 'temp_V_addr_37' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1182 [2/2] (3.25ns)   --->   "%temp_V_load_36 = load i8* %temp_V_addr_37, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1182 'load' 'temp_V_load_36' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_47 : Operation 1183 [1/1] (2.55ns)   --->   "%add_ln1117_36 = add i33 %zext_ln103_41, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1183 'add' 'add_ln1117_36' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1117_220 = sext i33 %add_ln1117_36 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1184 'sext' 'sext_ln1117_220' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_47 : Operation 1185 [1/1] (0.00ns)   --->   "%bias_V_addr_37 = getelementptr i8* %input_V, i64 %sext_ln1117_220" [cnn/src/conv.cpp:97]   --->   Operation 1185 'getelementptr' 'bias_V_addr_37' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 48 <SV = 46> <Delay = 8.75>
ST_48 : Operation 1186 [1/1] (1.63ns)   --->   "%add_ln103_31 = add i11 37, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1186 'add' 'add_ln103_31' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln103_42 = zext i11 %add_ln103_31 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1187 'zext' 'zext_ln103_42' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_48 : Operation 1188 [1/1] (0.00ns)   --->   "%sum_3_3_0_0 = phi i8 [ %add_ln703_138, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.0 ], [ %sum_3_2_2_2, %.preheader.2.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 1188 'phi' 'sum_3_3_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_48 : Operation 1189 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1, label %.preheader.3.0.2" [cnn/src/conv.cpp:91]   --->   Operation 1189 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_48 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln1117_139 = sext i8 %temp_V_load_28 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1190 'sext' 'sext_ln1117_139' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i8 %bias_V_addr_29_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1191 'sext' 'sext_ln1118_139' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1192 [1/1] (4.17ns)   --->   "%mul_ln1118_139 = mul i11 %sext_ln1118_139, %sext_ln1117_139" [cnn/src/conv.cpp:97]   --->   Operation 1192 'mul' 'mul_ln1118_139' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_139, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1193 'partselect' 'trunc_ln708_137' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1194 [1/1] (1.91ns)   --->   "%add_ln703_139 = add i8 %trunc_ln708_137, %sum_3_3_0_0" [cnn/src/conv.cpp:98]   --->   Operation 1194 'add' 'add_ln703_139' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1195 [1/1] (1.76ns)   --->   "br label %.preheader.3.0.2" [cnn/src/conv.cpp:99]   --->   Operation 1195 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_48 : Operation 1196 [1/1] (8.75ns)   --->   "%bias_V_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_30)" [cnn/src/conv.cpp:97]   --->   Operation 1196 'read' 'bias_V_addr_30_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1197 [1/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1197 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1198 [2/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1198 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1199 [3/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1199 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1200 [4/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1200 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1201 [5/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1201 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1202 [6/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1202 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1203 [1/2] (3.25ns)   --->   "%temp_V_load_36 = load i8* %temp_V_addr_37, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1203 'load' 'temp_V_load_36' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_48 : Operation 1204 [7/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1204 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1205 [1/1] (1.73ns)   --->   "%add_ln92_58 = add i10 %select_ln75_15, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 1205 'add' 'add_ln92_58' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln97_31 = zext i10 %add_ln92_58 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1206 'zext' 'zext_ln97_31' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1207 [1/1] (0.00ns)   --->   "%temp_V_addr_38 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_31" [cnn/src/conv.cpp:97]   --->   Operation 1207 'getelementptr' 'temp_V_addr_38' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1208 [2/2] (3.25ns)   --->   "%temp_V_load_37 = load i8* %temp_V_addr_38, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1208 'load' 'temp_V_load_37' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_48 : Operation 1209 [1/1] (2.55ns)   --->   "%add_ln1117_37 = add i33 %zext_ln103_42, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1209 'add' 'add_ln1117_37' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1117_221 = sext i33 %add_ln1117_37 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1210 'sext' 'sext_ln1117_221' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_48 : Operation 1211 [1/1] (0.00ns)   --->   "%bias_V_addr_38 = getelementptr i8* %input_V, i64 %sext_ln1117_221" [cnn/src/conv.cpp:97]   --->   Operation 1211 'getelementptr' 'bias_V_addr_38' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 49 <SV = 47> <Delay = 8.75>
ST_49 : Operation 1212 [1/1] (1.63ns)   --->   "%add_ln103_32 = add i11 38, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1212 'add' 'add_ln103_32' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln103_43 = zext i11 %add_ln103_32 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1213 'zext' 'zext_ln103_43' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_49 : Operation 1214 [1/1] (0.00ns)   --->   "%sum_3_3_0_1 = phi i8 [ %add_ln703_139, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.1 ], [ %sum_3_3_0_0, %.preheader.3.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1214 'phi' 'sum_3_3_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_49 : Operation 1215 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2, label %.preheader.preheader.3.1" [cnn/src/conv.cpp:91]   --->   Operation 1215 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_49 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1117_140 = sext i8 %temp_V_load_29 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1216 'sext' 'sext_ln1117_140' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i8 %bias_V_addr_30_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1217 'sext' 'sext_ln1118_140' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1218 [1/1] (4.17ns)   --->   "%mul_ln1118_140 = mul i11 %sext_ln1118_140, %sext_ln1117_140" [cnn/src/conv.cpp:97]   --->   Operation 1218 'mul' 'mul_ln1118_140' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln708_138 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_140, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1219 'partselect' 'trunc_ln708_138' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1220 [1/1] (1.91ns)   --->   "%add_ln703_140 = add i8 %trunc_ln708_138, %sum_3_3_0_1" [cnn/src/conv.cpp:98]   --->   Operation 1220 'add' 'add_ln703_140' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1221 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.3.1" [cnn/src/conv.cpp:99]   --->   Operation 1221 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_49 : Operation 1222 [1/1] (8.75ns)   --->   "%bias_V_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_31)" [cnn/src/conv.cpp:97]   --->   Operation 1222 'read' 'bias_V_addr_31_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1223 [1/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1223 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1224 [2/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1224 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1225 [3/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1225 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1226 [4/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1226 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1227 [5/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1227 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1228 [6/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1228 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1229 [1/2] (3.25ns)   --->   "%temp_V_load_37 = load i8* %temp_V_addr_38, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1229 'load' 'temp_V_load_37' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_49 : Operation 1230 [7/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1230 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1231 [1/1] (1.73ns)   --->   "%add_ln92_59 = add i10 %select_ln75_15, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1231 'add' 'add_ln92_59' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln97_32 = zext i10 %add_ln92_59 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1232 'zext' 'zext_ln97_32' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1233 [1/1] (0.00ns)   --->   "%temp_V_addr_39 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_32" [cnn/src/conv.cpp:97]   --->   Operation 1233 'getelementptr' 'temp_V_addr_39' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1234 [2/2] (3.25ns)   --->   "%temp_V_load_38 = load i8* %temp_V_addr_39, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1234 'load' 'temp_V_load_38' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_49 : Operation 1235 [1/1] (2.55ns)   --->   "%add_ln1117_38 = add i33 %zext_ln103_43, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1235 'add' 'add_ln1117_38' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1117_222 = sext i33 %add_ln1117_38 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1236 'sext' 'sext_ln1117_222' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_49 : Operation 1237 [1/1] (0.00ns)   --->   "%bias_V_addr_39 = getelementptr i8* %input_V, i64 %sext_ln1117_222" [cnn/src/conv.cpp:97]   --->   Operation 1237 'getelementptr' 'bias_V_addr_39' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 50 <SV = 48> <Delay = 8.75>
ST_50 : Operation 1238 [1/1] (1.63ns)   --->   "%add_ln103_33 = add i11 39, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1238 'add' 'add_ln103_33' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln103_44 = zext i11 %add_ln103_33 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1239 'zext' 'zext_ln103_44' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_50 : Operation 1240 [1/1] (0.00ns)   --->   "%sum_3_3_0_2 = phi i8 [ %add_ln703_140, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.0.2 ], [ %sum_3_3_0_1, %.preheader.3.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1240 'phi' 'sum_3_3_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_50 : Operation 1241 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1" [cnn/src/conv.cpp:91]   --->   Operation 1241 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_50 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1117_141 = sext i8 %temp_V_load_30 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1242 'sext' 'sext_ln1117_141' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i8 %bias_V_addr_31_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1243 'sext' 'sext_ln1118_141' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1244 [1/1] (4.17ns)   --->   "%mul_ln1118_141 = mul i11 %sext_ln1118_141, %sext_ln1117_141" [cnn/src/conv.cpp:97]   --->   Operation 1244 'mul' 'mul_ln1118_141' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_141, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1245 'partselect' 'trunc_ln708_139' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1246 [1/1] (1.91ns)   --->   "%add_ln703_141 = add i8 %trunc_ln708_139, %sum_3_3_0_2" [cnn/src/conv.cpp:98]   --->   Operation 1246 'add' 'add_ln703_141' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1247 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1" [cnn/src/conv.cpp:99]   --->   Operation 1247 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_50 : Operation 1248 [1/1] (8.75ns)   --->   "%bias_V_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_32)" [cnn/src/conv.cpp:97]   --->   Operation 1248 'read' 'bias_V_addr_32_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1249 [1/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1249 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1250 [2/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1250 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1251 [3/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1251 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1252 [4/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1252 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1253 [5/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1253 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1254 [6/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1254 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1255 [1/2] (3.25ns)   --->   "%temp_V_load_38 = load i8* %temp_V_addr_39, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1255 'load' 'temp_V_load_38' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_50 : Operation 1256 [7/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1256 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1257 [1/1] (1.73ns)   --->   "%add_ln92_60 = add i10 %select_ln75_16, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1257 'add' 'add_ln92_60' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln97_33 = zext i10 %add_ln92_60 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1258 'zext' 'zext_ln97_33' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1259 [1/1] (0.00ns)   --->   "%temp_V_addr_40 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_33" [cnn/src/conv.cpp:97]   --->   Operation 1259 'getelementptr' 'temp_V_addr_40' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1260 [2/2] (3.25ns)   --->   "%temp_V_load_39 = load i8* %temp_V_addr_40, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1260 'load' 'temp_V_load_39' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_50 : Operation 1261 [1/1] (2.55ns)   --->   "%add_ln1117_39 = add i33 %zext_ln103_44, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1261 'add' 'add_ln1117_39' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1117_223 = sext i33 %add_ln1117_39 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1262 'sext' 'sext_ln1117_223' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_50 : Operation 1263 [1/1] (0.00ns)   --->   "%bias_V_addr_40 = getelementptr i8* %input_V, i64 %sext_ln1117_223" [cnn/src/conv.cpp:97]   --->   Operation 1263 'getelementptr' 'bias_V_addr_40' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 51 <SV = 49> <Delay = 8.75>
ST_51 : Operation 1264 [1/1] (1.63ns)   --->   "%add_ln103_34 = add i11 40, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1264 'add' 'add_ln103_34' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln103_45 = zext i11 %add_ln103_34 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1265 'zext' 'zext_ln103_45' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%sum_3_3_1_0 = phi i8 [ %add_ln703_141, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.0 ], [ %sum_3_3_0_2, %.preheader.preheader.3.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1266 'phi' 'sum_3_3_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1117_142 = sext i8 %temp_V_load_31 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1267 'sext' 'sext_ln1117_142' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i8 %bias_V_addr_32_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1268 'sext' 'sext_ln1118_142' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1269 [1/1] (4.17ns)   --->   "%mul_ln1118_142 = mul i11 %sext_ln1118_142, %sext_ln1117_142" [cnn/src/conv.cpp:97]   --->   Operation 1269 'mul' 'mul_ln1118_142' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%trunc_ln708_140 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_142, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1270 'partselect' 'trunc_ln708_140' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1271 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_142 = add i8 %trunc_ln708_140, %sum_3_3_1_0" [cnn/src/conv.cpp:98]   --->   Operation 1271 'add' 'add_ln703_142' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1272 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2, label %.preheader.preheader.3.2" [cnn/src/conv.cpp:91]   --->   Operation 1272 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_51 : Operation 1273 [1/1] (8.75ns)   --->   "%bias_V_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_33)" [cnn/src/conv.cpp:97]   --->   Operation 1273 'read' 'bias_V_addr_33_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1274 [1/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1274 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1275 [2/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1275 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1276 [3/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1276 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1277 [4/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1277 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1278 [5/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1278 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1279 [6/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1279 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1280 [1/2] (3.25ns)   --->   "%temp_V_load_39 = load i8* %temp_V_addr_40, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1280 'load' 'temp_V_load_39' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_51 : Operation 1281 [7/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1281 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1282 [1/1] (1.73ns)   --->   "%add_ln92_61 = add i10 %select_ln75_16, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 1282 'add' 'add_ln92_61' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln97_34 = zext i10 %add_ln92_61 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1283 'zext' 'zext_ln97_34' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1284 [1/1] (0.00ns)   --->   "%temp_V_addr_41 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_34" [cnn/src/conv.cpp:97]   --->   Operation 1284 'getelementptr' 'temp_V_addr_41' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1285 [2/2] (3.25ns)   --->   "%temp_V_load_40 = load i8* %temp_V_addr_41, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1285 'load' 'temp_V_load_40' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_51 : Operation 1286 [1/1] (2.55ns)   --->   "%add_ln1117_40 = add i33 %zext_ln103_45, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1286 'add' 'add_ln1117_40' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1117_224 = sext i33 %add_ln1117_40 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1287 'sext' 'sext_ln1117_224' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_51 : Operation 1288 [1/1] (0.00ns)   --->   "%bias_V_addr_41 = getelementptr i8* %input_V, i64 %sext_ln1117_224" [cnn/src/conv.cpp:97]   --->   Operation 1288 'getelementptr' 'bias_V_addr_41' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 52 <SV = 50> <Delay = 8.75>
ST_52 : Operation 1289 [1/1] (1.63ns)   --->   "%add_ln103_35 = add i11 41, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1289 'add' 'add_ln103_35' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln103_46 = zext i11 %add_ln103_35 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1290 'zext' 'zext_ln103_46' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_52 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1117_143 = sext i8 %temp_V_load_32 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1291 'sext' 'sext_ln1117_143' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i8 %bias_V_addr_33_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1292 'sext' 'sext_ln1118_143' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1293 [1/1] (4.17ns)   --->   "%mul_ln1118_143 = mul i11 %sext_ln1118_143, %sext_ln1117_143" [cnn/src/conv.cpp:97]   --->   Operation 1293 'mul' 'mul_ln1118_143' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_143, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1294 'partselect' 'trunc_ln708_141' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1295 [1/1] (1.91ns)   --->   "%add_ln703_143 = add i8 %trunc_ln708_141, %add_ln703_142" [cnn/src/conv.cpp:98]   --->   Operation 1295 'add' 'add_ln703_143' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1296 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.3.2" [cnn/src/conv.cpp:99]   --->   Operation 1296 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_52 : Operation 1297 [1/1] (8.75ns)   --->   "%bias_V_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_34)" [cnn/src/conv.cpp:97]   --->   Operation 1297 'read' 'bias_V_addr_34_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1298 [1/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1298 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1299 [2/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1299 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1300 [3/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1300 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1301 [4/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1301 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1302 [5/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1302 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1303 [6/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1303 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1304 [1/2] (3.25ns)   --->   "%temp_V_load_40 = load i8* %temp_V_addr_41, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1304 'load' 'temp_V_load_40' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_52 : Operation 1305 [7/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1305 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1306 [1/1] (1.73ns)   --->   "%add_ln92_62 = add i10 %select_ln75_16, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1306 'add' 'add_ln92_62' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln97_35 = zext i10 %add_ln92_62 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1307 'zext' 'zext_ln97_35' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1308 [1/1] (0.00ns)   --->   "%temp_V_addr_42 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_35" [cnn/src/conv.cpp:97]   --->   Operation 1308 'getelementptr' 'temp_V_addr_42' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1309 [2/2] (3.25ns)   --->   "%temp_V_load_41 = load i8* %temp_V_addr_42, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1309 'load' 'temp_V_load_41' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_52 : Operation 1310 [1/1] (2.55ns)   --->   "%add_ln1117_41 = add i33 %zext_ln103_46, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1310 'add' 'add_ln1117_41' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln1117_225 = sext i33 %add_ln1117_41 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1311 'sext' 'sext_ln1117_225' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1312 [1/1] (0.00ns)   --->   "%bias_V_addr_42 = getelementptr i8* %input_V, i64 %sext_ln1117_225" [cnn/src/conv.cpp:97]   --->   Operation 1312 'getelementptr' 'bias_V_addr_42' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_52 : Operation 1313 [1/1] (1.73ns)   --->   "%add_ln92_63 = add i10 %select_ln75_17, %sext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1313 'add' 'add_ln92_63' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1314 [1/1] (1.73ns)   --->   "%add_ln92_64 = add i10 %select_ln75_17, %zext_ln77_1" [cnn/src/conv.cpp:92]   --->   Operation 1314 'add' 'add_ln92_64' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1315 [1/1] (1.73ns)   --->   "%add_ln92_65 = add i10 %select_ln75_17, %zext_ln89_1" [cnn/src/conv.cpp:92]   --->   Operation 1315 'add' 'add_ln92_65' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 8.75>
ST_53 : Operation 1316 [1/1] (1.63ns)   --->   "%add_ln103_36 = add i11 42, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1316 'add' 'add_ln103_36' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln103_47 = zext i11 %add_ln103_36 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1317 'zext' 'zext_ln103_47' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_53 : Operation 1318 [1/1] (0.00ns)   --->   "%sum_3_3_1_2 = phi i8 [ %add_ln703_143, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.2 ], [ %add_ln703_142, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1318 'phi' 'sum_3_3_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_53 : Operation 1319 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0, label %.preheader.3.2.1" [cnn/src/conv.cpp:91]   --->   Operation 1319 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_53 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1117_144 = sext i8 %temp_V_load_33 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1320 'sext' 'sext_ln1117_144' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i8 %bias_V_addr_34_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1321 'sext' 'sext_ln1118_144' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1322 [1/1] (4.17ns)   --->   "%mul_ln1118_144 = mul i11 %sext_ln1118_144, %sext_ln1117_144" [cnn/src/conv.cpp:97]   --->   Operation 1322 'mul' 'mul_ln1118_144' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_144, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1323 'partselect' 'trunc_ln708_142' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1324 [1/1] (1.91ns)   --->   "%add_ln703_144 = add i8 %trunc_ln708_142, %sum_3_3_1_2" [cnn/src/conv.cpp:98]   --->   Operation 1324 'add' 'add_ln703_144' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1325 [1/1] (1.76ns)   --->   "br label %.preheader.3.2.1" [cnn/src/conv.cpp:99]   --->   Operation 1325 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_53 : Operation 1326 [1/1] (8.75ns)   --->   "%bias_V_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_35)" [cnn/src/conv.cpp:97]   --->   Operation 1326 'read' 'bias_V_addr_35_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1327 [1/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1327 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1328 [2/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1328 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1329 [3/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1329 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1330 [4/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1330 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1331 [5/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1331 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1332 [6/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1332 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1333 [1/2] (3.25ns)   --->   "%temp_V_load_41 = load i8* %temp_V_addr_42, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1333 'load' 'temp_V_load_41' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_53 : Operation 1334 [7/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1334 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln97_36 = zext i10 %add_ln92_63 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1335 'zext' 'zext_ln97_36' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1336 [1/1] (0.00ns)   --->   "%temp_V_addr_43 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_36" [cnn/src/conv.cpp:97]   --->   Operation 1336 'getelementptr' 'temp_V_addr_43' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1337 [2/2] (3.25ns)   --->   "%temp_V_load_42 = load i8* %temp_V_addr_43, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1337 'load' 'temp_V_load_42' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_53 : Operation 1338 [1/1] (2.55ns)   --->   "%add_ln1117_42 = add i33 %zext_ln103_47, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1338 'add' 'add_ln1117_42' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1117_226 = sext i33 %add_ln1117_42 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1339 'sext' 'sext_ln1117_226' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_53 : Operation 1340 [1/1] (0.00ns)   --->   "%bias_V_addr_43 = getelementptr i8* %input_V, i64 %sext_ln1117_226" [cnn/src/conv.cpp:97]   --->   Operation 1340 'getelementptr' 'bias_V_addr_43' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 54 <SV = 52> <Delay = 8.75>
ST_54 : Operation 1341 [1/1] (1.63ns)   --->   "%add_ln103_37 = add i11 43, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1341 'add' 'add_ln103_37' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln103_48 = zext i11 %add_ln103_37 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1342 'zext' 'zext_ln103_48' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_54 : Operation 1343 [1/1] (0.00ns)   --->   "%sum_3_3_2_0 = phi i8 [ %add_ln703_144, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.0 ], [ %sum_3_3_1_2, %.preheader.preheader.3.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1343 'phi' 'sum_3_3_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_54 : Operation 1344 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1, label %.preheader.3.2.2" [cnn/src/conv.cpp:91]   --->   Operation 1344 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_54 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln1117_145 = sext i8 %temp_V_load_34 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1345 'sext' 'sext_ln1117_145' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i8 %bias_V_addr_35_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1346 'sext' 'sext_ln1118_145' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1347 [1/1] (4.17ns)   --->   "%mul_ln1118_145 = mul i11 %sext_ln1118_145, %sext_ln1117_145" [cnn/src/conv.cpp:97]   --->   Operation 1347 'mul' 'mul_ln1118_145' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_145, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1348 'partselect' 'trunc_ln708_143' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1349 [1/1] (1.91ns)   --->   "%add_ln703_145 = add i8 %trunc_ln708_143, %sum_3_3_2_0" [cnn/src/conv.cpp:98]   --->   Operation 1349 'add' 'add_ln703_145' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1350 [1/1] (1.76ns)   --->   "br label %.preheader.3.2.2" [cnn/src/conv.cpp:99]   --->   Operation 1350 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_54 : Operation 1351 [1/1] (8.75ns)   --->   "%bias_V_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_36)" [cnn/src/conv.cpp:97]   --->   Operation 1351 'read' 'bias_V_addr_36_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1352 [1/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1352 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1353 [2/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1353 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1354 [3/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1354 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1355 [4/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1355 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1356 [5/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1356 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1357 [6/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1357 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1358 [1/2] (3.25ns)   --->   "%temp_V_load_42 = load i8* %temp_V_addr_43, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1358 'load' 'temp_V_load_42' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_54 : Operation 1359 [7/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1359 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln97_37 = zext i10 %add_ln92_64 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1360 'zext' 'zext_ln97_37' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1361 [1/1] (0.00ns)   --->   "%temp_V_addr_44 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_37" [cnn/src/conv.cpp:97]   --->   Operation 1361 'getelementptr' 'temp_V_addr_44' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1362 [2/2] (3.25ns)   --->   "%temp_V_load_43 = load i8* %temp_V_addr_44, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1362 'load' 'temp_V_load_43' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_54 : Operation 1363 [1/1] (2.55ns)   --->   "%add_ln1117_43 = add i33 %zext_ln103_48, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1363 'add' 'add_ln1117_43' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1117_227 = sext i33 %add_ln1117_43 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1364 'sext' 'sext_ln1117_227' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_54 : Operation 1365 [1/1] (0.00ns)   --->   "%bias_V_addr_44 = getelementptr i8* %input_V, i64 %sext_ln1117_227" [cnn/src/conv.cpp:97]   --->   Operation 1365 'getelementptr' 'bias_V_addr_44' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 55 <SV = 53> <Delay = 8.75>
ST_55 : Operation 1366 [1/1] (1.63ns)   --->   "%add_ln103_38 = add i11 44, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1366 'add' 'add_ln103_38' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln103_49 = zext i11 %add_ln103_38 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1367 'zext' 'zext_ln103_49' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_55 : Operation 1368 [1/1] (0.00ns)   --->   "%sum_3_3_2_1 = phi i8 [ %add_ln703_145, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.1 ], [ %sum_3_3_2_0, %.preheader.3.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1368 'phi' 'sum_3_3_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_55 : Operation 1369 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2, label %.preheader.3.2.3" [cnn/src/conv.cpp:91]   --->   Operation 1369 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_55 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1117_146 = sext i8 %temp_V_load_35 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1370 'sext' 'sext_ln1117_146' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i8 %bias_V_addr_36_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1371 'sext' 'sext_ln1118_146' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1372 [1/1] (4.17ns)   --->   "%mul_ln1118_146 = mul i11 %sext_ln1118_146, %sext_ln1117_146" [cnn/src/conv.cpp:97]   --->   Operation 1372 'mul' 'mul_ln1118_146' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_146, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1373 'partselect' 'trunc_ln708_144' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1374 [1/1] (1.91ns)   --->   "%add_ln703_146 = add i8 %trunc_ln708_144, %sum_3_3_2_1" [cnn/src/conv.cpp:98]   --->   Operation 1374 'add' 'add_ln703_146' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1375 [1/1] (1.76ns)   --->   "br label %.preheader.3.2.3" [cnn/src/conv.cpp:99]   --->   Operation 1375 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_55 : Operation 1376 [1/1] (8.75ns)   --->   "%bias_V_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_37)" [cnn/src/conv.cpp:97]   --->   Operation 1376 'read' 'bias_V_addr_37_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1377 [1/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1377 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1378 [2/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1378 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1379 [3/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1379 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1380 [4/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1380 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1381 [5/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1381 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1382 [6/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1382 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1383 [1/2] (3.25ns)   --->   "%temp_V_load_43 = load i8* %temp_V_addr_44, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1383 'load' 'temp_V_load_43' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_55 : Operation 1384 [7/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1384 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln97_38 = zext i10 %add_ln92_65 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1385 'zext' 'zext_ln97_38' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1386 [1/1] (0.00ns)   --->   "%temp_V_addr_45 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_38" [cnn/src/conv.cpp:97]   --->   Operation 1386 'getelementptr' 'temp_V_addr_45' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1387 [2/2] (3.25ns)   --->   "%temp_V_load_44 = load i8* %temp_V_addr_45, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1387 'load' 'temp_V_load_44' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_55 : Operation 1388 [1/1] (2.55ns)   --->   "%add_ln1117_44 = add i33 %zext_ln103_49, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1388 'add' 'add_ln1117_44' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1117_228 = sext i33 %add_ln1117_44 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1389 'sext' 'sext_ln1117_228' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_55 : Operation 1390 [1/1] (0.00ns)   --->   "%bias_V_addr_45 = getelementptr i8* %input_V, i64 %sext_ln1117_228" [cnn/src/conv.cpp:97]   --->   Operation 1390 'getelementptr' 'bias_V_addr_45' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 56 <SV = 54> <Delay = 8.75>
ST_56 : Operation 1391 [1/1] (1.63ns)   --->   "%add_ln103_39 = add i11 45, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1391 'add' 'add_ln103_39' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln103_50 = zext i11 %add_ln103_39 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1392 'zext' 'zext_ln103_50' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_56 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i5 %add_ln89 to i11" [cnn/src/conv.cpp:89]   --->   Operation 1393 'sext' 'sext_ln89' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_56 : Operation 1394 [1/1] (0.00ns)   --->   "%sum_3_3_2_2 = phi i8 [ %add_ln703_146, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.3.2.2 ], [ %sum_3_3_2_1, %.preheader.3.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1394 'phi' 'sum_3_3_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_56 : Operation 1395 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0, label %.preheader.4.0.1" [cnn/src/conv.cpp:91]   --->   Operation 1395 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_56 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1117_147 = sext i8 %temp_V_load_36 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1396 'sext' 'sext_ln1117_147' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i8 %bias_V_addr_37_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1397 'sext' 'sext_ln1118_147' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1398 [1/1] (4.17ns)   --->   "%mul_ln1118_147 = mul i11 %sext_ln1118_147, %sext_ln1117_147" [cnn/src/conv.cpp:97]   --->   Operation 1398 'mul' 'mul_ln1118_147' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_147, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1399 'partselect' 'trunc_ln708_145' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1400 [1/1] (1.91ns)   --->   "%add_ln703_147 = add i8 %trunc_ln708_145, %sum_3_3_2_2" [cnn/src/conv.cpp:98]   --->   Operation 1400 'add' 'add_ln703_147' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1401 [1/1] (1.76ns)   --->   "br label %.preheader.4.0.1" [cnn/src/conv.cpp:99]   --->   Operation 1401 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_56 : Operation 1402 [1/1] (8.75ns)   --->   "%bias_V_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_38)" [cnn/src/conv.cpp:97]   --->   Operation 1402 'read' 'bias_V_addr_38_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1403 [1/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1403 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1404 [2/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1404 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1405 [3/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1405 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1406 [4/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1406 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1407 [5/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1407 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1408 [6/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1408 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1409 [1/2] (3.25ns)   --->   "%temp_V_load_44 = load i8* %temp_V_addr_45, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1409 'load' 'temp_V_load_44' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_56 : Operation 1410 [7/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1410 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1411 [1/1] (1.63ns)   --->   "%add_ln92_66 = add i11 %select_ln75_18, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1411 'add' 'add_ln92_66' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln97_39 = zext i11 %add_ln92_66 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1412 'zext' 'zext_ln97_39' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1413 [1/1] (0.00ns)   --->   "%temp_V_addr_46 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_39" [cnn/src/conv.cpp:97]   --->   Operation 1413 'getelementptr' 'temp_V_addr_46' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1414 [2/2] (3.25ns)   --->   "%temp_V_load_45 = load i8* %temp_V_addr_46, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1414 'load' 'temp_V_load_45' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_56 : Operation 1415 [1/1] (2.55ns)   --->   "%add_ln1117_45 = add i33 %zext_ln103_50, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1415 'add' 'add_ln1117_45' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln1117_229 = sext i33 %add_ln1117_45 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1416 'sext' 'sext_ln1117_229' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_56 : Operation 1417 [1/1] (0.00ns)   --->   "%bias_V_addr_46 = getelementptr i8* %input_V, i64 %sext_ln1117_229" [cnn/src/conv.cpp:97]   --->   Operation 1417 'getelementptr' 'bias_V_addr_46' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 57 <SV = 55> <Delay = 8.75>
ST_57 : Operation 1418 [1/1] (1.63ns)   --->   "%add_ln103_40 = add i11 46, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1418 'add' 'add_ln103_40' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln103_51 = zext i11 %add_ln103_40 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1419 'zext' 'zext_ln103_51' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_57 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %select_ln75 to i11" [cnn/src/conv.cpp:77]   --->   Operation 1420 'zext' 'zext_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_57 : Operation 1421 [1/1] (0.00ns)   --->   "%sum_3_4_0_0 = phi i8 [ %add_ln703_147, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.0 ], [ %sum_3_3_2_2, %.preheader.3.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 1421 'phi' 'sum_3_4_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_57 : Operation 1422 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1, label %.preheader.4.0.2" [cnn/src/conv.cpp:91]   --->   Operation 1422 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_57 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1117_148 = sext i8 %temp_V_load_37 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1423 'sext' 'sext_ln1117_148' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i8 %bias_V_addr_38_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1424 'sext' 'sext_ln1118_148' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1425 [1/1] (4.17ns)   --->   "%mul_ln1118_148 = mul i11 %sext_ln1118_148, %sext_ln1117_148" [cnn/src/conv.cpp:97]   --->   Operation 1425 'mul' 'mul_ln1118_148' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln708_146 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_148, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1426 'partselect' 'trunc_ln708_146' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1427 [1/1] (1.91ns)   --->   "%add_ln703_148 = add i8 %trunc_ln708_146, %sum_3_4_0_0" [cnn/src/conv.cpp:98]   --->   Operation 1427 'add' 'add_ln703_148' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1428 [1/1] (1.76ns)   --->   "br label %.preheader.4.0.2" [cnn/src/conv.cpp:99]   --->   Operation 1428 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_57 : Operation 1429 [1/1] (8.75ns)   --->   "%bias_V_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_39)" [cnn/src/conv.cpp:97]   --->   Operation 1429 'read' 'bias_V_addr_39_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1430 [1/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1430 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1431 [2/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1431 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1432 [3/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1432 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1433 [4/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1433 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1434 [5/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1434 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1435 [6/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1435 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1436 [1/2] (3.25ns)   --->   "%temp_V_load_45 = load i8* %temp_V_addr_46, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1436 'load' 'temp_V_load_45' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_57 : Operation 1437 [7/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1437 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1438 [1/1] (1.63ns)   --->   "%add_ln92_67 = add i11 %select_ln75_18, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1438 'add' 'add_ln92_67' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln97_40 = zext i11 %add_ln92_67 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1439 'zext' 'zext_ln97_40' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1440 [1/1] (0.00ns)   --->   "%temp_V_addr_47 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_40" [cnn/src/conv.cpp:97]   --->   Operation 1440 'getelementptr' 'temp_V_addr_47' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1441 [2/2] (3.25ns)   --->   "%temp_V_load_46 = load i8* %temp_V_addr_47, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1441 'load' 'temp_V_load_46' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_57 : Operation 1442 [1/1] (2.55ns)   --->   "%add_ln1117_46 = add i33 %zext_ln103_51, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1442 'add' 'add_ln1117_46' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln1117_230 = sext i33 %add_ln1117_46 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1443 'sext' 'sext_ln1117_230' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_57 : Operation 1444 [1/1] (0.00ns)   --->   "%bias_V_addr_47 = getelementptr i8* %input_V, i64 %sext_ln1117_230" [cnn/src/conv.cpp:97]   --->   Operation 1444 'getelementptr' 'bias_V_addr_47' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 58 <SV = 56> <Delay = 8.75>
ST_58 : Operation 1445 [1/1] (1.63ns)   --->   "%add_ln103_41 = add i11 47, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1445 'add' 'add_ln103_41' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln103_52 = zext i11 %add_ln103_41 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1446 'zext' 'zext_ln103_52' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_58 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %w to i11" [cnn/src/conv.cpp:89]   --->   Operation 1447 'zext' 'zext_ln89' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_58 : Operation 1448 [1/1] (0.00ns)   --->   "%sum_3_4_0_1 = phi i8 [ %add_ln703_148, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.1 ], [ %sum_3_4_0_0, %.preheader.4.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1448 'phi' 'sum_3_4_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_58 : Operation 1449 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2, label %.preheader.preheader.4.1" [cnn/src/conv.cpp:91]   --->   Operation 1449 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_58 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln1117_149 = sext i8 %temp_V_load_38 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1450 'sext' 'sext_ln1117_149' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i8 %bias_V_addr_39_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1451 'sext' 'sext_ln1118_149' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1452 [1/1] (4.17ns)   --->   "%mul_ln1118_149 = mul i11 %sext_ln1118_149, %sext_ln1117_149" [cnn/src/conv.cpp:97]   --->   Operation 1452 'mul' 'mul_ln1118_149' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1453 [1/1] (0.00ns)   --->   "%trunc_ln708_147 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_149, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1453 'partselect' 'trunc_ln708_147' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1454 [1/1] (1.91ns)   --->   "%add_ln703_149 = add i8 %trunc_ln708_147, %sum_3_4_0_1" [cnn/src/conv.cpp:98]   --->   Operation 1454 'add' 'add_ln703_149' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1455 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.4.1" [cnn/src/conv.cpp:99]   --->   Operation 1455 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_58 : Operation 1456 [1/1] (8.75ns)   --->   "%bias_V_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_40)" [cnn/src/conv.cpp:97]   --->   Operation 1456 'read' 'bias_V_addr_40_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1457 [1/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1457 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1458 [2/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1458 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1459 [3/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1459 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1460 [4/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1460 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1461 [5/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1461 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1462 [6/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1462 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1463 [1/2] (3.25ns)   --->   "%temp_V_load_46 = load i8* %temp_V_addr_47, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1463 'load' 'temp_V_load_46' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_58 : Operation 1464 [7/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1464 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1465 [1/1] (1.63ns)   --->   "%add_ln92_68 = add i11 %select_ln75_18, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1465 'add' 'add_ln92_68' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln97_41 = zext i11 %add_ln92_68 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1466 'zext' 'zext_ln97_41' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1467 [1/1] (0.00ns)   --->   "%temp_V_addr_48 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_41" [cnn/src/conv.cpp:97]   --->   Operation 1467 'getelementptr' 'temp_V_addr_48' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1468 [2/2] (3.25ns)   --->   "%temp_V_load_47 = load i8* %temp_V_addr_48, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1468 'load' 'temp_V_load_47' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_58 : Operation 1469 [1/1] (2.55ns)   --->   "%add_ln1117_47 = add i33 %zext_ln103_52, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1469 'add' 'add_ln1117_47' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln1117_231 = sext i33 %add_ln1117_47 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1470 'sext' 'sext_ln1117_231' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_58 : Operation 1471 [1/1] (0.00ns)   --->   "%bias_V_addr_48 = getelementptr i8* %input_V, i64 %sext_ln1117_231" [cnn/src/conv.cpp:97]   --->   Operation 1471 'getelementptr' 'bias_V_addr_48' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 59 <SV = 57> <Delay = 8.75>
ST_59 : Operation 1472 [1/1] (1.63ns)   --->   "%add_ln103_42 = add i11 48, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1472 'add' 'add_ln103_42' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln103_53 = zext i11 %add_ln103_42 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1473 'zext' 'zext_ln103_53' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_59 : Operation 1474 [1/1] (0.00ns)   --->   "%sum_3_4_0_2 = phi i8 [ %add_ln703_149, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.0.2 ], [ %sum_3_4_0_1, %.preheader.4.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1474 'phi' 'sum_3_4_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_59 : Operation 1475 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1" [cnn/src/conv.cpp:91]   --->   Operation 1475 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_59 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1117_150 = sext i8 %temp_V_load_39 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1476 'sext' 'sext_ln1117_150' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i8 %bias_V_addr_40_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1477 'sext' 'sext_ln1118_150' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1478 [1/1] (4.17ns)   --->   "%mul_ln1118_150 = mul i11 %sext_ln1118_150, %sext_ln1117_150" [cnn/src/conv.cpp:97]   --->   Operation 1478 'mul' 'mul_ln1118_150' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln708_148 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_150, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1479 'partselect' 'trunc_ln708_148' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1480 [1/1] (1.91ns)   --->   "%add_ln703_150 = add i8 %trunc_ln708_148, %sum_3_4_0_2" [cnn/src/conv.cpp:98]   --->   Operation 1480 'add' 'add_ln703_150' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1481 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1" [cnn/src/conv.cpp:99]   --->   Operation 1481 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_59 : Operation 1482 [1/1] (8.75ns)   --->   "%bias_V_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_41)" [cnn/src/conv.cpp:97]   --->   Operation 1482 'read' 'bias_V_addr_41_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1483 [1/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1483 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1484 [2/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1484 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1485 [3/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1485 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1486 [4/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1486 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1487 [5/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1487 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1488 [6/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1488 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1489 [1/2] (3.25ns)   --->   "%temp_V_load_47 = load i8* %temp_V_addr_48, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1489 'load' 'temp_V_load_47' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_59 : Operation 1490 [7/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1490 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1491 [1/1] (1.63ns)   --->   "%add_ln92_69 = add i11 %select_ln75_19, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1491 'add' 'add_ln92_69' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln97_42 = zext i11 %add_ln92_69 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1492 'zext' 'zext_ln97_42' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1493 [1/1] (0.00ns)   --->   "%temp_V_addr_49 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_42" [cnn/src/conv.cpp:97]   --->   Operation 1493 'getelementptr' 'temp_V_addr_49' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1494 [2/2] (3.25ns)   --->   "%temp_V_load_48 = load i8* %temp_V_addr_49, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1494 'load' 'temp_V_load_48' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_59 : Operation 1495 [1/1] (2.55ns)   --->   "%add_ln1117_48 = add i33 %zext_ln103_53, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1495 'add' 'add_ln1117_48' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln1117_232 = sext i33 %add_ln1117_48 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1496 'sext' 'sext_ln1117_232' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_59 : Operation 1497 [1/1] (0.00ns)   --->   "%bias_V_addr_49 = getelementptr i8* %input_V, i64 %sext_ln1117_232" [cnn/src/conv.cpp:97]   --->   Operation 1497 'getelementptr' 'bias_V_addr_49' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 60 <SV = 58> <Delay = 8.75>
ST_60 : Operation 1498 [1/1] (1.63ns)   --->   "%add_ln103_43 = add i11 49, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1498 'add' 'add_ln103_43' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln103_54 = zext i11 %add_ln103_43 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1499 'zext' 'zext_ln103_54' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_151)   --->   "%sum_3_4_1_0 = phi i8 [ %add_ln703_150, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.0 ], [ %sum_3_4_0_2, %.preheader.preheader.4.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1500 'phi' 'sum_3_4_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln1117_151 = sext i8 %temp_V_load_40 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1501 'sext' 'sext_ln1117_151' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i8 %bias_V_addr_41_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1502 'sext' 'sext_ln1118_151' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1503 [1/1] (4.17ns)   --->   "%mul_ln1118_151 = mul i11 %sext_ln1118_151, %sext_ln1117_151" [cnn/src/conv.cpp:97]   --->   Operation 1503 'mul' 'mul_ln1118_151' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_151)   --->   "%trunc_ln708_149 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_151, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1504 'partselect' 'trunc_ln708_149' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1505 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_151 = add i8 %trunc_ln708_149, %sum_3_4_1_0" [cnn/src/conv.cpp:98]   --->   Operation 1505 'add' 'add_ln703_151' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1506 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2, label %.preheader.preheader.4.2" [cnn/src/conv.cpp:91]   --->   Operation 1506 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_60 : Operation 1507 [1/1] (8.75ns)   --->   "%bias_V_addr_42_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_42)" [cnn/src/conv.cpp:97]   --->   Operation 1507 'read' 'bias_V_addr_42_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1508 [1/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1508 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1509 [2/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1509 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1510 [3/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1510 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1511 [4/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1511 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1512 [5/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1512 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1513 [6/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1513 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1514 [1/2] (3.25ns)   --->   "%temp_V_load_48 = load i8* %temp_V_addr_49, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1514 'load' 'temp_V_load_48' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_60 : Operation 1515 [7/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1515 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1516 [1/1] (1.63ns)   --->   "%add_ln92_70 = add i11 %select_ln75_19, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1516 'add' 'add_ln92_70' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln97_43 = zext i11 %add_ln92_70 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1517 'zext' 'zext_ln97_43' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1518 [1/1] (0.00ns)   --->   "%temp_V_addr_50 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_43" [cnn/src/conv.cpp:97]   --->   Operation 1518 'getelementptr' 'temp_V_addr_50' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1519 [2/2] (3.25ns)   --->   "%temp_V_load_49 = load i8* %temp_V_addr_50, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1519 'load' 'temp_V_load_49' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_60 : Operation 1520 [1/1] (2.55ns)   --->   "%add_ln1117_49 = add i33 %zext_ln103_54, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1520 'add' 'add_ln1117_49' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1117_233 = sext i33 %add_ln1117_49 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1521 'sext' 'sext_ln1117_233' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_60 : Operation 1522 [1/1] (0.00ns)   --->   "%bias_V_addr_50 = getelementptr i8* %input_V, i64 %sext_ln1117_233" [cnn/src/conv.cpp:97]   --->   Operation 1522 'getelementptr' 'bias_V_addr_50' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 61 <SV = 59> <Delay = 8.75>
ST_61 : Operation 1523 [1/1] (1.63ns)   --->   "%add_ln103_44 = add i11 50, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1523 'add' 'add_ln103_44' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln103_55 = zext i11 %add_ln103_44 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1524 'zext' 'zext_ln103_55' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_61 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1117_152 = sext i8 %temp_V_load_41 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1525 'sext' 'sext_ln1117_152' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i8 %bias_V_addr_42_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1526 'sext' 'sext_ln1118_152' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1527 [1/1] (4.17ns)   --->   "%mul_ln1118_152 = mul i11 %sext_ln1118_152, %sext_ln1117_152" [cnn/src/conv.cpp:97]   --->   Operation 1527 'mul' 'mul_ln1118_152' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln708_150 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_152, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1528 'partselect' 'trunc_ln708_150' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1529 [1/1] (1.91ns)   --->   "%add_ln703_152 = add i8 %trunc_ln708_150, %add_ln703_151" [cnn/src/conv.cpp:98]   --->   Operation 1529 'add' 'add_ln703_152' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1530 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.4.2" [cnn/src/conv.cpp:99]   --->   Operation 1530 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_61 : Operation 1531 [1/1] (8.75ns)   --->   "%bias_V_addr_43_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_43)" [cnn/src/conv.cpp:97]   --->   Operation 1531 'read' 'bias_V_addr_43_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1532 [1/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1532 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1533 [2/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1533 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1534 [3/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1534 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1535 [4/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1535 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1536 [5/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1536 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1537 [6/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1537 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1538 [1/2] (3.25ns)   --->   "%temp_V_load_49 = load i8* %temp_V_addr_50, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1538 'load' 'temp_V_load_49' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_61 : Operation 1539 [7/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1539 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1540 [1/1] (1.63ns)   --->   "%add_ln92_71 = add i11 %select_ln75_19, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1540 'add' 'add_ln92_71' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln97_44 = zext i11 %add_ln92_71 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1541 'zext' 'zext_ln97_44' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1542 [1/1] (0.00ns)   --->   "%temp_V_addr_51 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_44" [cnn/src/conv.cpp:97]   --->   Operation 1542 'getelementptr' 'temp_V_addr_51' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1543 [2/2] (3.25ns)   --->   "%temp_V_load_50 = load i8* %temp_V_addr_51, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1543 'load' 'temp_V_load_50' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_61 : Operation 1544 [1/1] (2.55ns)   --->   "%add_ln1117_50 = add i33 %zext_ln103_55, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1544 'add' 'add_ln1117_50' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1117_234 = sext i33 %add_ln1117_50 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1545 'sext' 'sext_ln1117_234' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_61 : Operation 1546 [1/1] (0.00ns)   --->   "%bias_V_addr_51 = getelementptr i8* %input_V, i64 %sext_ln1117_234" [cnn/src/conv.cpp:97]   --->   Operation 1546 'getelementptr' 'bias_V_addr_51' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>

State 62 <SV = 60> <Delay = 8.75>
ST_62 : Operation 1547 [1/1] (1.63ns)   --->   "%add_ln103_45 = add i11 51, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1547 'add' 'add_ln103_45' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln103_56 = zext i11 %add_ln103_45 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1548 'zext' 'zext_ln103_56' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_62 : Operation 1549 [1/1] (0.00ns)   --->   "%sum_3_4_1_2 = phi i8 [ %add_ln703_152, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.2 ], [ %add_ln703_151, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1549 'phi' 'sum_3_4_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_62 : Operation 1550 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0, label %.preheader.4.2.1" [cnn/src/conv.cpp:91]   --->   Operation 1550 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_62 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1117_153 = sext i8 %temp_V_load_42 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1551 'sext' 'sext_ln1117_153' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i8 %bias_V_addr_43_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1552 'sext' 'sext_ln1118_153' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1553 [1/1] (4.17ns)   --->   "%mul_ln1118_153 = mul i11 %sext_ln1118_153, %sext_ln1117_153" [cnn/src/conv.cpp:97]   --->   Operation 1553 'mul' 'mul_ln1118_153' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln708_151 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_153, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1554 'partselect' 'trunc_ln708_151' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1555 [1/1] (1.91ns)   --->   "%add_ln703_153 = add i8 %trunc_ln708_151, %sum_3_4_1_2" [cnn/src/conv.cpp:98]   --->   Operation 1555 'add' 'add_ln703_153' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1556 [1/1] (1.76ns)   --->   "br label %.preheader.4.2.1" [cnn/src/conv.cpp:99]   --->   Operation 1556 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_62 : Operation 1557 [1/1] (8.75ns)   --->   "%bias_V_addr_44_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_44)" [cnn/src/conv.cpp:97]   --->   Operation 1557 'read' 'bias_V_addr_44_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1558 [1/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1558 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1559 [2/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1559 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1560 [3/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1560 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1561 [4/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1561 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1562 [5/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1562 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1563 [6/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1563 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1564 [1/2] (3.25ns)   --->   "%temp_V_load_50 = load i8* %temp_V_addr_51, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1564 'load' 'temp_V_load_50' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_62 : Operation 1565 [7/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1565 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1566 [1/1] (1.63ns)   --->   "%add_ln92_72 = add i11 %select_ln75_20, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1566 'add' 'add_ln92_72' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln97_45 = zext i11 %add_ln92_72 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1567 'zext' 'zext_ln97_45' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1568 [1/1] (0.00ns)   --->   "%temp_V_addr_52 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_45" [cnn/src/conv.cpp:97]   --->   Operation 1568 'getelementptr' 'temp_V_addr_52' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1569 [2/2] (3.25ns)   --->   "%temp_V_load_51 = load i8* %temp_V_addr_52, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1569 'load' 'temp_V_load_51' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_62 : Operation 1570 [1/1] (2.55ns)   --->   "%add_ln1117_51 = add i33 %zext_ln103_56, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1570 'add' 'add_ln1117_51' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1117_235 = sext i33 %add_ln1117_51 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1571 'sext' 'sext_ln1117_235' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_62 : Operation 1572 [1/1] (0.00ns)   --->   "%bias_V_addr_52 = getelementptr i8* %input_V, i64 %sext_ln1117_235" [cnn/src/conv.cpp:97]   --->   Operation 1572 'getelementptr' 'bias_V_addr_52' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 63 <SV = 61> <Delay = 8.75>
ST_63 : Operation 1573 [1/1] (1.63ns)   --->   "%add_ln103_46 = add i11 52, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1573 'add' 'add_ln103_46' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln103_57 = zext i11 %add_ln103_46 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1574 'zext' 'zext_ln103_57' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_63 : Operation 1575 [1/1] (0.00ns)   --->   "%sum_3_4_2_0 = phi i8 [ %add_ln703_153, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.0 ], [ %sum_3_4_1_2, %.preheader.preheader.4.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1575 'phi' 'sum_3_4_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_63 : Operation 1576 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1, label %.preheader.4.2.2" [cnn/src/conv.cpp:91]   --->   Operation 1576 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_63 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1117_154 = sext i8 %temp_V_load_43 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1577 'sext' 'sext_ln1117_154' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i8 %bias_V_addr_44_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1578 'sext' 'sext_ln1118_154' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1579 [1/1] (4.17ns)   --->   "%mul_ln1118_154 = mul i11 %sext_ln1118_154, %sext_ln1117_154" [cnn/src/conv.cpp:97]   --->   Operation 1579 'mul' 'mul_ln1118_154' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln708_152 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_154, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1580 'partselect' 'trunc_ln708_152' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1581 [1/1] (1.91ns)   --->   "%add_ln703_154 = add i8 %trunc_ln708_152, %sum_3_4_2_0" [cnn/src/conv.cpp:98]   --->   Operation 1581 'add' 'add_ln703_154' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1582 [1/1] (1.76ns)   --->   "br label %.preheader.4.2.2" [cnn/src/conv.cpp:99]   --->   Operation 1582 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_63 : Operation 1583 [1/1] (8.75ns)   --->   "%bias_V_addr_45_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_45)" [cnn/src/conv.cpp:97]   --->   Operation 1583 'read' 'bias_V_addr_45_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1584 [1/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1584 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1585 [2/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1585 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1586 [3/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1586 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1587 [4/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1587 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1588 [5/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1588 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1589 [6/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1589 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1590 [1/2] (3.25ns)   --->   "%temp_V_load_51 = load i8* %temp_V_addr_52, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1590 'load' 'temp_V_load_51' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_63 : Operation 1591 [7/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1591 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1592 [1/1] (1.63ns)   --->   "%add_ln92_73 = add i11 %select_ln75_20, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1592 'add' 'add_ln92_73' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln97_46 = zext i11 %add_ln92_73 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1593 'zext' 'zext_ln97_46' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1594 [1/1] (0.00ns)   --->   "%temp_V_addr_53 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_46" [cnn/src/conv.cpp:97]   --->   Operation 1594 'getelementptr' 'temp_V_addr_53' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1595 [2/2] (3.25ns)   --->   "%temp_V_load_52 = load i8* %temp_V_addr_53, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1595 'load' 'temp_V_load_52' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_63 : Operation 1596 [1/1] (2.55ns)   --->   "%add_ln1117_52 = add i33 %zext_ln103_57, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1596 'add' 'add_ln1117_52' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln1117_236 = sext i33 %add_ln1117_52 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1597 'sext' 'sext_ln1117_236' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_63 : Operation 1598 [1/1] (0.00ns)   --->   "%bias_V_addr_53 = getelementptr i8* %input_V, i64 %sext_ln1117_236" [cnn/src/conv.cpp:97]   --->   Operation 1598 'getelementptr' 'bias_V_addr_53' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 64 <SV = 62> <Delay = 8.75>
ST_64 : Operation 1599 [1/1] (1.63ns)   --->   "%add_ln103_47 = add i11 53, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1599 'add' 'add_ln103_47' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln103_58 = zext i11 %add_ln103_47 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1600 'zext' 'zext_ln103_58' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_64 : Operation 1601 [1/1] (0.00ns)   --->   "%sum_3_4_2_1 = phi i8 [ %add_ln703_154, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.1 ], [ %sum_3_4_2_0, %.preheader.4.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1601 'phi' 'sum_3_4_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_64 : Operation 1602 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2, label %.preheader.4.2.3" [cnn/src/conv.cpp:91]   --->   Operation 1602 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_64 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln1117_155 = sext i8 %temp_V_load_44 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1603 'sext' 'sext_ln1117_155' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i8 %bias_V_addr_45_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1604 'sext' 'sext_ln1118_155' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1605 [1/1] (4.17ns)   --->   "%mul_ln1118_155 = mul i11 %sext_ln1118_155, %sext_ln1117_155" [cnn/src/conv.cpp:97]   --->   Operation 1605 'mul' 'mul_ln1118_155' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln708_153 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_155, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1606 'partselect' 'trunc_ln708_153' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1607 [1/1] (1.91ns)   --->   "%add_ln703_155 = add i8 %trunc_ln708_153, %sum_3_4_2_1" [cnn/src/conv.cpp:98]   --->   Operation 1607 'add' 'add_ln703_155' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1608 [1/1] (1.76ns)   --->   "br label %.preheader.4.2.3" [cnn/src/conv.cpp:99]   --->   Operation 1608 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_64 : Operation 1609 [1/1] (8.75ns)   --->   "%bias_V_addr_46_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_46)" [cnn/src/conv.cpp:97]   --->   Operation 1609 'read' 'bias_V_addr_46_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1610 [1/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1610 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1611 [2/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1611 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1612 [3/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1612 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1613 [4/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1613 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1614 [5/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1614 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1615 [6/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1615 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1616 [1/2] (3.25ns)   --->   "%temp_V_load_52 = load i8* %temp_V_addr_53, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1616 'load' 'temp_V_load_52' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_64 : Operation 1617 [7/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1617 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1618 [1/1] (1.63ns)   --->   "%add_ln92_74 = add i11 %select_ln75_20, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1618 'add' 'add_ln92_74' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln97_47 = zext i11 %add_ln92_74 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1619 'zext' 'zext_ln97_47' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1620 [1/1] (0.00ns)   --->   "%temp_V_addr_54 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_47" [cnn/src/conv.cpp:97]   --->   Operation 1620 'getelementptr' 'temp_V_addr_54' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1621 [2/2] (3.25ns)   --->   "%temp_V_load_53 = load i8* %temp_V_addr_54, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1621 'load' 'temp_V_load_53' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_64 : Operation 1622 [1/1] (2.55ns)   --->   "%add_ln1117_53 = add i33 %zext_ln103_58, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1622 'add' 'add_ln1117_53' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln1117_237 = sext i33 %add_ln1117_53 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1623 'sext' 'sext_ln1117_237' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_64 : Operation 1624 [1/1] (0.00ns)   --->   "%bias_V_addr_54 = getelementptr i8* %input_V, i64 %sext_ln1117_237" [cnn/src/conv.cpp:97]   --->   Operation 1624 'getelementptr' 'bias_V_addr_54' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 65 <SV = 63> <Delay = 8.75>
ST_65 : Operation 1625 [1/1] (1.63ns)   --->   "%add_ln103_48 = add i11 54, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1625 'add' 'add_ln103_48' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln103_59 = zext i11 %add_ln103_48 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1626 'zext' 'zext_ln103_59' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_65 : Operation 1627 [1/1] (0.00ns)   --->   "%sum_3_4_2_2 = phi i8 [ %add_ln703_155, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.4.2.2 ], [ %sum_3_4_2_1, %.preheader.4.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1627 'phi' 'sum_3_4_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_65 : Operation 1628 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0, label %.preheader.5.0.1" [cnn/src/conv.cpp:91]   --->   Operation 1628 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_65 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1117_156 = sext i8 %temp_V_load_45 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1629 'sext' 'sext_ln1117_156' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i8 %bias_V_addr_46_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1630 'sext' 'sext_ln1118_156' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1631 [1/1] (4.17ns)   --->   "%mul_ln1118_156 = mul i11 %sext_ln1118_156, %sext_ln1117_156" [cnn/src/conv.cpp:97]   --->   Operation 1631 'mul' 'mul_ln1118_156' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln708_154 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_156, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1632 'partselect' 'trunc_ln708_154' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1633 [1/1] (1.91ns)   --->   "%add_ln703_156 = add i8 %trunc_ln708_154, %sum_3_4_2_2" [cnn/src/conv.cpp:98]   --->   Operation 1633 'add' 'add_ln703_156' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1634 [1/1] (1.76ns)   --->   "br label %.preheader.5.0.1" [cnn/src/conv.cpp:99]   --->   Operation 1634 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_65 : Operation 1635 [1/1] (8.75ns)   --->   "%bias_V_addr_47_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_47)" [cnn/src/conv.cpp:97]   --->   Operation 1635 'read' 'bias_V_addr_47_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1636 [1/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1636 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1637 [2/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1637 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1638 [3/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1638 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1639 [4/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1639 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1640 [5/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1640 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1641 [6/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1641 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1642 [1/2] (3.25ns)   --->   "%temp_V_load_53 = load i8* %temp_V_addr_54, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1642 'load' 'temp_V_load_53' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_65 : Operation 1643 [7/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1643 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1644 [1/1] (1.63ns)   --->   "%add_ln92_75 = add i11 %select_ln75_21, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1644 'add' 'add_ln92_75' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln97_48 = zext i11 %add_ln92_75 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1645 'zext' 'zext_ln97_48' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1646 [1/1] (0.00ns)   --->   "%temp_V_addr_55 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_48" [cnn/src/conv.cpp:97]   --->   Operation 1646 'getelementptr' 'temp_V_addr_55' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1647 [2/2] (3.25ns)   --->   "%temp_V_load_54 = load i8* %temp_V_addr_55, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1647 'load' 'temp_V_load_54' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_65 : Operation 1648 [1/1] (2.55ns)   --->   "%add_ln1117_54 = add i33 %zext_ln103_59, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1648 'add' 'add_ln1117_54' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln1117_238 = sext i33 %add_ln1117_54 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1649 'sext' 'sext_ln1117_238' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_65 : Operation 1650 [1/1] (0.00ns)   --->   "%bias_V_addr_55 = getelementptr i8* %input_V, i64 %sext_ln1117_238" [cnn/src/conv.cpp:97]   --->   Operation 1650 'getelementptr' 'bias_V_addr_55' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 66 <SV = 64> <Delay = 8.75>
ST_66 : Operation 1651 [1/1] (1.63ns)   --->   "%add_ln103_49 = add i11 55, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1651 'add' 'add_ln103_49' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln103_60 = zext i11 %add_ln103_49 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1652 'zext' 'zext_ln103_60' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_66 : Operation 1653 [1/1] (0.00ns)   --->   "%sum_3_5_0_0 = phi i8 [ %add_ln703_156, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.0 ], [ %sum_3_4_2_2, %.preheader.4.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 1653 'phi' 'sum_3_5_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_66 : Operation 1654 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1, label %.preheader.5.0.2" [cnn/src/conv.cpp:91]   --->   Operation 1654 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_66 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1117_157 = sext i8 %temp_V_load_46 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1655 'sext' 'sext_ln1117_157' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i8 %bias_V_addr_47_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1656 'sext' 'sext_ln1118_157' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1657 [1/1] (4.17ns)   --->   "%mul_ln1118_157 = mul i11 %sext_ln1118_157, %sext_ln1117_157" [cnn/src/conv.cpp:97]   --->   Operation 1657 'mul' 'mul_ln1118_157' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln708_155 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_157, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1658 'partselect' 'trunc_ln708_155' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1659 [1/1] (1.91ns)   --->   "%add_ln703_157 = add i8 %trunc_ln708_155, %sum_3_5_0_0" [cnn/src/conv.cpp:98]   --->   Operation 1659 'add' 'add_ln703_157' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1660 [1/1] (1.76ns)   --->   "br label %.preheader.5.0.2" [cnn/src/conv.cpp:99]   --->   Operation 1660 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_66 : Operation 1661 [1/1] (8.75ns)   --->   "%bias_V_addr_48_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_48)" [cnn/src/conv.cpp:97]   --->   Operation 1661 'read' 'bias_V_addr_48_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1662 [1/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1662 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1663 [2/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1663 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1664 [3/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1664 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1665 [4/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1665 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1666 [5/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1666 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1667 [6/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1667 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1668 [1/2] (3.25ns)   --->   "%temp_V_load_54 = load i8* %temp_V_addr_55, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1668 'load' 'temp_V_load_54' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_66 : Operation 1669 [7/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1669 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1670 [1/1] (1.63ns)   --->   "%add_ln92_76 = add i11 %select_ln75_21, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1670 'add' 'add_ln92_76' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln97_49 = zext i11 %add_ln92_76 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1671 'zext' 'zext_ln97_49' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1672 [1/1] (0.00ns)   --->   "%temp_V_addr_56 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_49" [cnn/src/conv.cpp:97]   --->   Operation 1672 'getelementptr' 'temp_V_addr_56' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1673 [2/2] (3.25ns)   --->   "%temp_V_load_55 = load i8* %temp_V_addr_56, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1673 'load' 'temp_V_load_55' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_66 : Operation 1674 [1/1] (2.55ns)   --->   "%add_ln1117_55 = add i33 %zext_ln103_60, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1674 'add' 'add_ln1117_55' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln1117_239 = sext i33 %add_ln1117_55 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1675 'sext' 'sext_ln1117_239' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_66 : Operation 1676 [1/1] (0.00ns)   --->   "%bias_V_addr_56 = getelementptr i8* %input_V, i64 %sext_ln1117_239" [cnn/src/conv.cpp:97]   --->   Operation 1676 'getelementptr' 'bias_V_addr_56' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 67 <SV = 65> <Delay = 8.75>
ST_67 : Operation 1677 [1/1] (1.63ns)   --->   "%add_ln103_50 = add i11 56, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1677 'add' 'add_ln103_50' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln103_61 = zext i11 %add_ln103_50 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1678 'zext' 'zext_ln103_61' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_67 : Operation 1679 [1/1] (0.00ns)   --->   "%sum_3_5_0_1 = phi i8 [ %add_ln703_157, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.1 ], [ %sum_3_5_0_0, %.preheader.5.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1679 'phi' 'sum_3_5_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_67 : Operation 1680 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2, label %.preheader.preheader.5.1" [cnn/src/conv.cpp:91]   --->   Operation 1680 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_67 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1117_158 = sext i8 %temp_V_load_47 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1681 'sext' 'sext_ln1117_158' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i8 %bias_V_addr_48_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1682 'sext' 'sext_ln1118_158' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1683 [1/1] (4.17ns)   --->   "%mul_ln1118_158 = mul i11 %sext_ln1118_158, %sext_ln1117_158" [cnn/src/conv.cpp:97]   --->   Operation 1683 'mul' 'mul_ln1118_158' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln708_156 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_158, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1684 'partselect' 'trunc_ln708_156' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1685 [1/1] (1.91ns)   --->   "%add_ln703_158 = add i8 %trunc_ln708_156, %sum_3_5_0_1" [cnn/src/conv.cpp:98]   --->   Operation 1685 'add' 'add_ln703_158' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1686 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.5.1" [cnn/src/conv.cpp:99]   --->   Operation 1686 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_67 : Operation 1687 [1/1] (8.75ns)   --->   "%bias_V_addr_49_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_49)" [cnn/src/conv.cpp:97]   --->   Operation 1687 'read' 'bias_V_addr_49_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1688 [1/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1688 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1689 [2/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1689 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1690 [3/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1690 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1691 [4/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1691 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1692 [5/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1692 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1693 [6/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1693 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1694 [1/2] (3.25ns)   --->   "%temp_V_load_55 = load i8* %temp_V_addr_56, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1694 'load' 'temp_V_load_55' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_67 : Operation 1695 [7/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1695 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1696 [1/1] (1.63ns)   --->   "%add_ln92_77 = add i11 %select_ln75_21, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1696 'add' 'add_ln92_77' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln97_50 = zext i11 %add_ln92_77 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1697 'zext' 'zext_ln97_50' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1698 [1/1] (0.00ns)   --->   "%temp_V_addr_57 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_50" [cnn/src/conv.cpp:97]   --->   Operation 1698 'getelementptr' 'temp_V_addr_57' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1699 [2/2] (3.25ns)   --->   "%temp_V_load_56 = load i8* %temp_V_addr_57, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1699 'load' 'temp_V_load_56' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_67 : Operation 1700 [1/1] (2.55ns)   --->   "%add_ln1117_56 = add i33 %zext_ln103_61, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1700 'add' 'add_ln1117_56' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln1117_240 = sext i33 %add_ln1117_56 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1701 'sext' 'sext_ln1117_240' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_67 : Operation 1702 [1/1] (0.00ns)   --->   "%bias_V_addr_57 = getelementptr i8* %input_V, i64 %sext_ln1117_240" [cnn/src/conv.cpp:97]   --->   Operation 1702 'getelementptr' 'bias_V_addr_57' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 68 <SV = 66> <Delay = 8.75>
ST_68 : Operation 1703 [1/1] (1.63ns)   --->   "%add_ln103_51 = add i11 57, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1703 'add' 'add_ln103_51' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln103_62 = zext i11 %add_ln103_51 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1704 'zext' 'zext_ln103_62' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_68 : Operation 1705 [1/1] (0.00ns)   --->   "%sum_3_5_0_2 = phi i8 [ %add_ln703_158, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.0.2 ], [ %sum_3_5_0_1, %.preheader.5.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1705 'phi' 'sum_3_5_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_68 : Operation 1706 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1" [cnn/src/conv.cpp:91]   --->   Operation 1706 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_68 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1117_159 = sext i8 %temp_V_load_48 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1707 'sext' 'sext_ln1117_159' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i8 %bias_V_addr_49_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1708 'sext' 'sext_ln1118_159' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1709 [1/1] (4.17ns)   --->   "%mul_ln1118_159 = mul i11 %sext_ln1118_159, %sext_ln1117_159" [cnn/src/conv.cpp:97]   --->   Operation 1709 'mul' 'mul_ln1118_159' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln708_157 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_159, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1710 'partselect' 'trunc_ln708_157' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1711 [1/1] (1.91ns)   --->   "%add_ln703_159 = add i8 %trunc_ln708_157, %sum_3_5_0_2" [cnn/src/conv.cpp:98]   --->   Operation 1711 'add' 'add_ln703_159' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1712 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1" [cnn/src/conv.cpp:99]   --->   Operation 1712 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_68 : Operation 1713 [1/1] (8.75ns)   --->   "%bias_V_addr_50_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_50)" [cnn/src/conv.cpp:97]   --->   Operation 1713 'read' 'bias_V_addr_50_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1714 [1/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1714 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1715 [2/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1715 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1716 [3/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1716 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1717 [4/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1717 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1718 [5/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1718 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1719 [6/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1719 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1720 [1/2] (3.25ns)   --->   "%temp_V_load_56 = load i8* %temp_V_addr_57, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1720 'load' 'temp_V_load_56' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_68 : Operation 1721 [7/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1721 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1722 [1/1] (1.63ns)   --->   "%add_ln92_78 = add i11 %select_ln75_22, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1722 'add' 'add_ln92_78' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln97_51 = zext i11 %add_ln92_78 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1723 'zext' 'zext_ln97_51' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1724 [1/1] (0.00ns)   --->   "%temp_V_addr_58 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_51" [cnn/src/conv.cpp:97]   --->   Operation 1724 'getelementptr' 'temp_V_addr_58' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1725 [2/2] (3.25ns)   --->   "%temp_V_load_57 = load i8* %temp_V_addr_58, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1725 'load' 'temp_V_load_57' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_68 : Operation 1726 [1/1] (2.55ns)   --->   "%add_ln1117_57 = add i33 %zext_ln103_62, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1726 'add' 'add_ln1117_57' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1117_241 = sext i33 %add_ln1117_57 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1727 'sext' 'sext_ln1117_241' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_68 : Operation 1728 [1/1] (0.00ns)   --->   "%bias_V_addr_58 = getelementptr i8* %input_V, i64 %sext_ln1117_241" [cnn/src/conv.cpp:97]   --->   Operation 1728 'getelementptr' 'bias_V_addr_58' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 69 <SV = 67> <Delay = 8.75>
ST_69 : Operation 1729 [1/1] (1.63ns)   --->   "%add_ln103_52 = add i11 58, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1729 'add' 'add_ln103_52' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln103_63 = zext i11 %add_ln103_52 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1730 'zext' 'zext_ln103_63' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%sum_3_5_1_0 = phi i8 [ %add_ln703_159, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.0 ], [ %sum_3_5_0_2, %.preheader.preheader.5.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1731 'phi' 'sum_3_5_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln1117_160 = sext i8 %temp_V_load_49 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1732 'sext' 'sext_ln1117_160' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1118_160 = sext i8 %bias_V_addr_50_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1733 'sext' 'sext_ln1118_160' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1734 [1/1] (4.17ns)   --->   "%mul_ln1118_160 = mul i11 %sext_ln1118_160, %sext_ln1117_160" [cnn/src/conv.cpp:97]   --->   Operation 1734 'mul' 'mul_ln1118_160' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%trunc_ln708_158 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_160, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1735 'partselect' 'trunc_ln708_158' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1736 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_160 = add i8 %trunc_ln708_158, %sum_3_5_1_0" [cnn/src/conv.cpp:98]   --->   Operation 1736 'add' 'add_ln703_160' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1737 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2, label %.preheader.preheader.5.2" [cnn/src/conv.cpp:91]   --->   Operation 1737 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_69 : Operation 1738 [1/1] (8.75ns)   --->   "%bias_V_addr_51_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_51)" [cnn/src/conv.cpp:97]   --->   Operation 1738 'read' 'bias_V_addr_51_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1739 [1/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1739 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1740 [2/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1740 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1741 [3/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1741 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1742 [4/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1742 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1743 [5/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1743 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1744 [6/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1744 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1745 [1/2] (3.25ns)   --->   "%temp_V_load_57 = load i8* %temp_V_addr_58, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1745 'load' 'temp_V_load_57' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_69 : Operation 1746 [7/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1746 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1747 [1/1] (1.63ns)   --->   "%add_ln92_79 = add i11 %select_ln75_22, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1747 'add' 'add_ln92_79' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln97_52 = zext i11 %add_ln92_79 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1748 'zext' 'zext_ln97_52' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1749 [1/1] (0.00ns)   --->   "%temp_V_addr_59 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_52" [cnn/src/conv.cpp:97]   --->   Operation 1749 'getelementptr' 'temp_V_addr_59' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1750 [2/2] (3.25ns)   --->   "%temp_V_load_58 = load i8* %temp_V_addr_59, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1750 'load' 'temp_V_load_58' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_69 : Operation 1751 [1/1] (2.55ns)   --->   "%add_ln1117_58 = add i33 %zext_ln103_63, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1751 'add' 'add_ln1117_58' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1117_242 = sext i33 %add_ln1117_58 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1752 'sext' 'sext_ln1117_242' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_69 : Operation 1753 [1/1] (0.00ns)   --->   "%bias_V_addr_59 = getelementptr i8* %input_V, i64 %sext_ln1117_242" [cnn/src/conv.cpp:97]   --->   Operation 1753 'getelementptr' 'bias_V_addr_59' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 70 <SV = 68> <Delay = 8.75>
ST_70 : Operation 1754 [1/1] (1.63ns)   --->   "%add_ln103_53 = add i11 59, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1754 'add' 'add_ln103_53' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln103_64 = zext i11 %add_ln103_53 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1755 'zext' 'zext_ln103_64' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_70 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln1117_161 = sext i8 %temp_V_load_50 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1756 'sext' 'sext_ln1117_161' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i8 %bias_V_addr_51_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1757 'sext' 'sext_ln1118_161' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1758 [1/1] (4.17ns)   --->   "%mul_ln1118_161 = mul i11 %sext_ln1118_161, %sext_ln1117_161" [cnn/src/conv.cpp:97]   --->   Operation 1758 'mul' 'mul_ln1118_161' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln708_159 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_161, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1759 'partselect' 'trunc_ln708_159' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1760 [1/1] (1.91ns)   --->   "%add_ln703_161 = add i8 %trunc_ln708_159, %add_ln703_160" [cnn/src/conv.cpp:98]   --->   Operation 1760 'add' 'add_ln703_161' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1761 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.5.2" [cnn/src/conv.cpp:99]   --->   Operation 1761 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_70 : Operation 1762 [1/1] (8.75ns)   --->   "%bias_V_addr_52_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_52)" [cnn/src/conv.cpp:97]   --->   Operation 1762 'read' 'bias_V_addr_52_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1763 [1/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1763 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1764 [2/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1764 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1765 [3/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1765 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1766 [4/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1766 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1767 [5/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1767 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1768 [6/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1768 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1769 [1/2] (3.25ns)   --->   "%temp_V_load_58 = load i8* %temp_V_addr_59, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1769 'load' 'temp_V_load_58' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_70 : Operation 1770 [7/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1770 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1771 [1/1] (1.63ns)   --->   "%add_ln92_80 = add i11 %select_ln75_22, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1771 'add' 'add_ln92_80' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln97_53 = zext i11 %add_ln92_80 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1772 'zext' 'zext_ln97_53' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1773 [1/1] (0.00ns)   --->   "%temp_V_addr_60 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_53" [cnn/src/conv.cpp:97]   --->   Operation 1773 'getelementptr' 'temp_V_addr_60' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1774 [2/2] (3.25ns)   --->   "%temp_V_load_59 = load i8* %temp_V_addr_60, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1774 'load' 'temp_V_load_59' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_70 : Operation 1775 [1/1] (2.55ns)   --->   "%add_ln1117_59 = add i33 %zext_ln103_64, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1775 'add' 'add_ln1117_59' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1117_243 = sext i33 %add_ln1117_59 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1776 'sext' 'sext_ln1117_243' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_70 : Operation 1777 [1/1] (0.00ns)   --->   "%bias_V_addr_60 = getelementptr i8* %input_V, i64 %sext_ln1117_243" [cnn/src/conv.cpp:97]   --->   Operation 1777 'getelementptr' 'bias_V_addr_60' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>

State 71 <SV = 69> <Delay = 8.75>
ST_71 : Operation 1778 [1/1] (1.63ns)   --->   "%add_ln103_54 = add i11 60, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1778 'add' 'add_ln103_54' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln103_65 = zext i11 %add_ln103_54 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1779 'zext' 'zext_ln103_65' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_71 : Operation 1780 [1/1] (0.00ns)   --->   "%sum_3_5_1_2 = phi i8 [ %add_ln703_161, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.2 ], [ %add_ln703_160, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1780 'phi' 'sum_3_5_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_71 : Operation 1781 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0, label %.preheader.5.2.1" [cnn/src/conv.cpp:91]   --->   Operation 1781 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_71 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1117_162 = sext i8 %temp_V_load_51 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1782 'sext' 'sext_ln1117_162' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i8 %bias_V_addr_52_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1783 'sext' 'sext_ln1118_162' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1784 [1/1] (4.17ns)   --->   "%mul_ln1118_162 = mul i11 %sext_ln1118_162, %sext_ln1117_162" [cnn/src/conv.cpp:97]   --->   Operation 1784 'mul' 'mul_ln1118_162' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln708_160 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_162, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1785 'partselect' 'trunc_ln708_160' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1786 [1/1] (1.91ns)   --->   "%add_ln703_162 = add i8 %trunc_ln708_160, %sum_3_5_1_2" [cnn/src/conv.cpp:98]   --->   Operation 1786 'add' 'add_ln703_162' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1787 [1/1] (1.76ns)   --->   "br label %.preheader.5.2.1" [cnn/src/conv.cpp:99]   --->   Operation 1787 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_71 : Operation 1788 [1/1] (8.75ns)   --->   "%bias_V_addr_53_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_53)" [cnn/src/conv.cpp:97]   --->   Operation 1788 'read' 'bias_V_addr_53_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1789 [1/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1789 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1790 [2/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1790 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1791 [3/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1791 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1792 [4/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1792 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1793 [5/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1793 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1794 [6/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1794 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1795 [1/2] (3.25ns)   --->   "%temp_V_load_59 = load i8* %temp_V_addr_60, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1795 'load' 'temp_V_load_59' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_71 : Operation 1796 [7/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1796 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1797 [1/1] (1.63ns)   --->   "%add_ln92_81 = add i11 %select_ln75_23, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1797 'add' 'add_ln92_81' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln97_54 = zext i11 %add_ln92_81 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1798 'zext' 'zext_ln97_54' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1799 [1/1] (0.00ns)   --->   "%temp_V_addr_61 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_54" [cnn/src/conv.cpp:97]   --->   Operation 1799 'getelementptr' 'temp_V_addr_61' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1800 [2/2] (3.25ns)   --->   "%temp_V_load_60 = load i8* %temp_V_addr_61, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1800 'load' 'temp_V_load_60' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_71 : Operation 1801 [1/1] (2.55ns)   --->   "%add_ln1117_60 = add i33 %zext_ln103_65, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1801 'add' 'add_ln1117_60' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln1117_244 = sext i33 %add_ln1117_60 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1802 'sext' 'sext_ln1117_244' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_71 : Operation 1803 [1/1] (0.00ns)   --->   "%bias_V_addr_61 = getelementptr i8* %input_V, i64 %sext_ln1117_244" [cnn/src/conv.cpp:97]   --->   Operation 1803 'getelementptr' 'bias_V_addr_61' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>

State 72 <SV = 70> <Delay = 8.75>
ST_72 : Operation 1804 [1/1] (1.63ns)   --->   "%add_ln103_55 = add i11 61, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1804 'add' 'add_ln103_55' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln103_66 = zext i11 %add_ln103_55 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1805 'zext' 'zext_ln103_66' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_72 : Operation 1806 [1/1] (0.00ns)   --->   "%sum_3_5_2_0 = phi i8 [ %add_ln703_162, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.0 ], [ %sum_3_5_1_2, %.preheader.preheader.5.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1806 'phi' 'sum_3_5_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_72 : Operation 1807 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1, label %.preheader.5.2.2" [cnn/src/conv.cpp:91]   --->   Operation 1807 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_72 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1117_163 = sext i8 %temp_V_load_52 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1808 'sext' 'sext_ln1117_163' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i8 %bias_V_addr_53_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1809 'sext' 'sext_ln1118_163' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1810 [1/1] (4.17ns)   --->   "%mul_ln1118_163 = mul i11 %sext_ln1118_163, %sext_ln1117_163" [cnn/src/conv.cpp:97]   --->   Operation 1810 'mul' 'mul_ln1118_163' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln708_161 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_163, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1811 'partselect' 'trunc_ln708_161' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1812 [1/1] (1.91ns)   --->   "%add_ln703_163 = add i8 %trunc_ln708_161, %sum_3_5_2_0" [cnn/src/conv.cpp:98]   --->   Operation 1812 'add' 'add_ln703_163' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1813 [1/1] (1.76ns)   --->   "br label %.preheader.5.2.2" [cnn/src/conv.cpp:99]   --->   Operation 1813 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_72 : Operation 1814 [1/1] (8.75ns)   --->   "%bias_V_addr_54_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_54)" [cnn/src/conv.cpp:97]   --->   Operation 1814 'read' 'bias_V_addr_54_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1815 [1/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1815 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1816 [2/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1816 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1817 [3/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1817 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1818 [4/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1818 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1819 [5/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1819 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1820 [6/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1820 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1821 [1/2] (3.25ns)   --->   "%temp_V_load_60 = load i8* %temp_V_addr_61, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1821 'load' 'temp_V_load_60' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_72 : Operation 1822 [7/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1822 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1823 [1/1] (1.63ns)   --->   "%add_ln92_82 = add i11 %select_ln75_23, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1823 'add' 'add_ln92_82' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln97_55 = zext i11 %add_ln92_82 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1824 'zext' 'zext_ln97_55' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1825 [1/1] (0.00ns)   --->   "%temp_V_addr_62 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_55" [cnn/src/conv.cpp:97]   --->   Operation 1825 'getelementptr' 'temp_V_addr_62' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1826 [2/2] (3.25ns)   --->   "%temp_V_load_61 = load i8* %temp_V_addr_62, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1826 'load' 'temp_V_load_61' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_72 : Operation 1827 [1/1] (2.55ns)   --->   "%add_ln1117_61 = add i33 %zext_ln103_66, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1827 'add' 'add_ln1117_61' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln1117_245 = sext i33 %add_ln1117_61 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1828 'sext' 'sext_ln1117_245' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_72 : Operation 1829 [1/1] (0.00ns)   --->   "%bias_V_addr_62 = getelementptr i8* %input_V, i64 %sext_ln1117_245" [cnn/src/conv.cpp:97]   --->   Operation 1829 'getelementptr' 'bias_V_addr_62' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>

State 73 <SV = 71> <Delay = 8.75>
ST_73 : Operation 1830 [1/1] (1.63ns)   --->   "%add_ln103_56 = add i11 62, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1830 'add' 'add_ln103_56' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln103_67 = zext i11 %add_ln103_56 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1831 'zext' 'zext_ln103_67' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_73 : Operation 1832 [1/1] (0.00ns)   --->   "%sum_3_5_2_1 = phi i8 [ %add_ln703_163, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.1 ], [ %sum_3_5_2_0, %.preheader.5.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1832 'phi' 'sum_3_5_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_73 : Operation 1833 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2, label %.preheader.5.2.3" [cnn/src/conv.cpp:91]   --->   Operation 1833 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_73 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1117_164 = sext i8 %temp_V_load_53 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1834 'sext' 'sext_ln1117_164' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i8 %bias_V_addr_54_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1835 'sext' 'sext_ln1118_164' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1836 [1/1] (4.17ns)   --->   "%mul_ln1118_164 = mul i11 %sext_ln1118_164, %sext_ln1117_164" [cnn/src/conv.cpp:97]   --->   Operation 1836 'mul' 'mul_ln1118_164' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln708_162 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_164, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1837 'partselect' 'trunc_ln708_162' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1838 [1/1] (1.91ns)   --->   "%add_ln703_164 = add i8 %trunc_ln708_162, %sum_3_5_2_1" [cnn/src/conv.cpp:98]   --->   Operation 1838 'add' 'add_ln703_164' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1839 [1/1] (1.76ns)   --->   "br label %.preheader.5.2.3" [cnn/src/conv.cpp:99]   --->   Operation 1839 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_73 : Operation 1840 [1/1] (8.75ns)   --->   "%bias_V_addr_55_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_55)" [cnn/src/conv.cpp:97]   --->   Operation 1840 'read' 'bias_V_addr_55_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1841 [1/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1841 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1842 [2/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1842 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1843 [3/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1843 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1844 [4/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1844 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1845 [5/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1845 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1846 [6/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1846 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1847 [1/2] (3.25ns)   --->   "%temp_V_load_61 = load i8* %temp_V_addr_62, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1847 'load' 'temp_V_load_61' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_73 : Operation 1848 [7/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1848 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1849 [1/1] (1.63ns)   --->   "%add_ln92_83 = add i11 %select_ln75_23, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1849 'add' 'add_ln92_83' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln97_56 = zext i11 %add_ln92_83 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1850 'zext' 'zext_ln97_56' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1851 [1/1] (0.00ns)   --->   "%temp_V_addr_63 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_56" [cnn/src/conv.cpp:97]   --->   Operation 1851 'getelementptr' 'temp_V_addr_63' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1852 [2/2] (3.25ns)   --->   "%temp_V_load_62 = load i8* %temp_V_addr_63, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1852 'load' 'temp_V_load_62' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_73 : Operation 1853 [1/1] (2.55ns)   --->   "%add_ln1117_62 = add i33 %zext_ln103_67, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1853 'add' 'add_ln1117_62' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln1117_246 = sext i33 %add_ln1117_62 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1854 'sext' 'sext_ln1117_246' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_73 : Operation 1855 [1/1] (0.00ns)   --->   "%bias_V_addr_63 = getelementptr i8* %input_V, i64 %sext_ln1117_246" [cnn/src/conv.cpp:97]   --->   Operation 1855 'getelementptr' 'bias_V_addr_63' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 74 <SV = 72> <Delay = 8.75>
ST_74 : Operation 1856 [1/1] (1.63ns)   --->   "%add_ln103_57 = add i11 63, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1856 'add' 'add_ln103_57' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln103_68 = zext i11 %add_ln103_57 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1857 'zext' 'zext_ln103_68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_74 : Operation 1858 [1/1] (0.00ns)   --->   "%sum_3_5_2_2 = phi i8 [ %add_ln703_164, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.5.2.2 ], [ %sum_3_5_2_1, %.preheader.5.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1858 'phi' 'sum_3_5_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_74 : Operation 1859 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0, label %.preheader.6.0.1" [cnn/src/conv.cpp:91]   --->   Operation 1859 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_74 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln1117_165 = sext i8 %temp_V_load_54 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1860 'sext' 'sext_ln1117_165' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i8 %bias_V_addr_55_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1861 'sext' 'sext_ln1118_165' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1862 [1/1] (4.17ns)   --->   "%mul_ln1118_165 = mul i11 %sext_ln1118_165, %sext_ln1117_165" [cnn/src/conv.cpp:97]   --->   Operation 1862 'mul' 'mul_ln1118_165' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln708_163 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_165, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1863 'partselect' 'trunc_ln708_163' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1864 [1/1] (1.91ns)   --->   "%add_ln703_165 = add i8 %trunc_ln708_163, %sum_3_5_2_2" [cnn/src/conv.cpp:98]   --->   Operation 1864 'add' 'add_ln703_165' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1865 [1/1] (1.76ns)   --->   "br label %.preheader.6.0.1" [cnn/src/conv.cpp:99]   --->   Operation 1865 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_74 : Operation 1866 [1/1] (8.75ns)   --->   "%bias_V_addr_56_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_56)" [cnn/src/conv.cpp:97]   --->   Operation 1866 'read' 'bias_V_addr_56_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1867 [1/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1867 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1868 [2/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1868 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1869 [3/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1869 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1870 [4/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1870 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1871 [5/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1871 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1872 [6/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1872 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1873 [1/2] (3.25ns)   --->   "%temp_V_load_62 = load i8* %temp_V_addr_63, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1873 'load' 'temp_V_load_62' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_74 : Operation 1874 [7/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1874 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1875 [1/1] (1.63ns)   --->   "%add_ln92_84 = add i11 %select_ln75_24, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1875 'add' 'add_ln92_84' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln97_57 = zext i11 %add_ln92_84 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1876 'zext' 'zext_ln97_57' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1877 [1/1] (0.00ns)   --->   "%temp_V_addr_64 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_57" [cnn/src/conv.cpp:97]   --->   Operation 1877 'getelementptr' 'temp_V_addr_64' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1878 [2/2] (3.25ns)   --->   "%temp_V_load_63 = load i8* %temp_V_addr_64, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1878 'load' 'temp_V_load_63' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_74 : Operation 1879 [1/1] (2.55ns)   --->   "%add_ln1117_63 = add i33 %zext_ln103_68, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1879 'add' 'add_ln1117_63' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln1117_247 = sext i33 %add_ln1117_63 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1880 'sext' 'sext_ln1117_247' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_74 : Operation 1881 [1/1] (0.00ns)   --->   "%bias_V_addr_64 = getelementptr i8* %input_V, i64 %sext_ln1117_247" [cnn/src/conv.cpp:97]   --->   Operation 1881 'getelementptr' 'bias_V_addr_64' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>

State 75 <SV = 73> <Delay = 8.75>
ST_75 : Operation 1882 [1/1] (1.63ns)   --->   "%add_ln103_58 = add i11 64, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1882 'add' 'add_ln103_58' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln103_69 = zext i11 %add_ln103_58 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1883 'zext' 'zext_ln103_69' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_75 : Operation 1884 [1/1] (0.00ns)   --->   "%sum_3_6_0_0 = phi i8 [ %add_ln703_165, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.0 ], [ %sum_3_5_2_2, %.preheader.5.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 1884 'phi' 'sum_3_6_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_75 : Operation 1885 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1, label %.preheader.6.0.2" [cnn/src/conv.cpp:91]   --->   Operation 1885 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_75 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1117_166 = sext i8 %temp_V_load_55 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1886 'sext' 'sext_ln1117_166' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i8 %bias_V_addr_56_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1887 'sext' 'sext_ln1118_166' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1888 [1/1] (4.17ns)   --->   "%mul_ln1118_166 = mul i11 %sext_ln1118_166, %sext_ln1117_166" [cnn/src/conv.cpp:97]   --->   Operation 1888 'mul' 'mul_ln1118_166' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln708_164 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_166, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1889 'partselect' 'trunc_ln708_164' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1890 [1/1] (1.91ns)   --->   "%add_ln703_166 = add i8 %trunc_ln708_164, %sum_3_6_0_0" [cnn/src/conv.cpp:98]   --->   Operation 1890 'add' 'add_ln703_166' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1891 [1/1] (1.76ns)   --->   "br label %.preheader.6.0.2" [cnn/src/conv.cpp:99]   --->   Operation 1891 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_75 : Operation 1892 [1/1] (8.75ns)   --->   "%bias_V_addr_57_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_57)" [cnn/src/conv.cpp:97]   --->   Operation 1892 'read' 'bias_V_addr_57_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1893 [1/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1893 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1894 [2/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1894 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1895 [3/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1895 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1896 [4/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1896 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1897 [5/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1897 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1898 [6/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1898 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1899 [1/2] (3.25ns)   --->   "%temp_V_load_63 = load i8* %temp_V_addr_64, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1899 'load' 'temp_V_load_63' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_75 : Operation 1900 [7/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1900 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1901 [1/1] (1.63ns)   --->   "%add_ln92_85 = add i11 %select_ln75_24, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1901 'add' 'add_ln92_85' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln97_58 = zext i11 %add_ln92_85 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1902 'zext' 'zext_ln97_58' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1903 [1/1] (0.00ns)   --->   "%temp_V_addr_65 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_58" [cnn/src/conv.cpp:97]   --->   Operation 1903 'getelementptr' 'temp_V_addr_65' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1904 [2/2] (3.25ns)   --->   "%temp_V_load_64 = load i8* %temp_V_addr_65, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1904 'load' 'temp_V_load_64' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_75 : Operation 1905 [1/1] (2.55ns)   --->   "%add_ln1117_64 = add i33 %zext_ln103_69, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1905 'add' 'add_ln1117_64' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln1117_248 = sext i33 %add_ln1117_64 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1906 'sext' 'sext_ln1117_248' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_75 : Operation 1907 [1/1] (0.00ns)   --->   "%bias_V_addr_65 = getelementptr i8* %input_V, i64 %sext_ln1117_248" [cnn/src/conv.cpp:97]   --->   Operation 1907 'getelementptr' 'bias_V_addr_65' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>

State 76 <SV = 74> <Delay = 8.75>
ST_76 : Operation 1908 [1/1] (1.63ns)   --->   "%add_ln103_59 = add i11 65, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1908 'add' 'add_ln103_59' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln103_70 = zext i11 %add_ln103_59 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1909 'zext' 'zext_ln103_70' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_76 : Operation 1910 [1/1] (0.00ns)   --->   "%sum_3_6_0_1 = phi i8 [ %add_ln703_166, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.1 ], [ %sum_3_6_0_0, %.preheader.6.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1910 'phi' 'sum_3_6_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_76 : Operation 1911 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2, label %.preheader.preheader.6.1" [cnn/src/conv.cpp:91]   --->   Operation 1911 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_76 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln1117_167 = sext i8 %temp_V_load_56 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1912 'sext' 'sext_ln1117_167' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i8 %bias_V_addr_57_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1913 'sext' 'sext_ln1118_167' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1914 [1/1] (4.17ns)   --->   "%mul_ln1118_167 = mul i11 %sext_ln1118_167, %sext_ln1117_167" [cnn/src/conv.cpp:97]   --->   Operation 1914 'mul' 'mul_ln1118_167' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln708_165 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_167, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1915 'partselect' 'trunc_ln708_165' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1916 [1/1] (1.91ns)   --->   "%add_ln703_167 = add i8 %trunc_ln708_165, %sum_3_6_0_1" [cnn/src/conv.cpp:98]   --->   Operation 1916 'add' 'add_ln703_167' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1917 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.6.1" [cnn/src/conv.cpp:99]   --->   Operation 1917 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_76 : Operation 1918 [1/1] (8.75ns)   --->   "%bias_V_addr_58_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_58)" [cnn/src/conv.cpp:97]   --->   Operation 1918 'read' 'bias_V_addr_58_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1919 [1/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1919 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1920 [2/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1920 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1921 [3/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1921 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1922 [4/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1922 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1923 [5/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1923 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1924 [6/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1924 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1925 [1/2] (3.25ns)   --->   "%temp_V_load_64 = load i8* %temp_V_addr_65, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1925 'load' 'temp_V_load_64' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_76 : Operation 1926 [7/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1926 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1927 [1/1] (1.63ns)   --->   "%add_ln92_86 = add i11 %select_ln75_24, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1927 'add' 'add_ln92_86' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln97_59 = zext i11 %add_ln92_86 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1928 'zext' 'zext_ln97_59' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1929 [1/1] (0.00ns)   --->   "%temp_V_addr_66 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_59" [cnn/src/conv.cpp:97]   --->   Operation 1929 'getelementptr' 'temp_V_addr_66' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1930 [2/2] (3.25ns)   --->   "%temp_V_load_65 = load i8* %temp_V_addr_66, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1930 'load' 'temp_V_load_65' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_76 : Operation 1931 [1/1] (2.55ns)   --->   "%add_ln1117_65 = add i33 %zext_ln103_70, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1931 'add' 'add_ln1117_65' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln1117_249 = sext i33 %add_ln1117_65 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1932 'sext' 'sext_ln1117_249' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_76 : Operation 1933 [1/1] (0.00ns)   --->   "%bias_V_addr_66 = getelementptr i8* %input_V, i64 %sext_ln1117_249" [cnn/src/conv.cpp:97]   --->   Operation 1933 'getelementptr' 'bias_V_addr_66' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>

State 77 <SV = 75> <Delay = 8.75>
ST_77 : Operation 1934 [1/1] (1.63ns)   --->   "%add_ln103_60 = add i11 66, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1934 'add' 'add_ln103_60' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln103_71 = zext i11 %add_ln103_60 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1935 'zext' 'zext_ln103_71' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_77 : Operation 1936 [1/1] (0.00ns)   --->   "%sum_3_6_0_2 = phi i8 [ %add_ln703_167, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.0.2 ], [ %sum_3_6_0_1, %.preheader.6.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 1936 'phi' 'sum_3_6_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_77 : Operation 1937 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1" [cnn/src/conv.cpp:91]   --->   Operation 1937 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_77 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1117_168 = sext i8 %temp_V_load_57 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1938 'sext' 'sext_ln1117_168' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i8 %bias_V_addr_58_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1939 'sext' 'sext_ln1118_168' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1940 [1/1] (4.17ns)   --->   "%mul_ln1118_168 = mul i11 %sext_ln1118_168, %sext_ln1117_168" [cnn/src/conv.cpp:97]   --->   Operation 1940 'mul' 'mul_ln1118_168' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln708_166 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_168, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1941 'partselect' 'trunc_ln708_166' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1942 [1/1] (1.91ns)   --->   "%add_ln703_168 = add i8 %trunc_ln708_166, %sum_3_6_0_2" [cnn/src/conv.cpp:98]   --->   Operation 1942 'add' 'add_ln703_168' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1943 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1" [cnn/src/conv.cpp:99]   --->   Operation 1943 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_77 : Operation 1944 [1/1] (8.75ns)   --->   "%bias_V_addr_59_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_59)" [cnn/src/conv.cpp:97]   --->   Operation 1944 'read' 'bias_V_addr_59_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1945 [1/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1945 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1946 [2/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1946 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1947 [3/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1947 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1948 [4/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1948 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1949 [5/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1949 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1950 [6/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1950 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1951 [1/2] (3.25ns)   --->   "%temp_V_load_65 = load i8* %temp_V_addr_66, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1951 'load' 'temp_V_load_65' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_77 : Operation 1952 [7/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1952 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1953 [1/1] (1.63ns)   --->   "%add_ln92_87 = add i11 %select_ln75_25, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1953 'add' 'add_ln92_87' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln97_60 = zext i11 %add_ln92_87 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1954 'zext' 'zext_ln97_60' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1955 [1/1] (0.00ns)   --->   "%temp_V_addr_67 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_60" [cnn/src/conv.cpp:97]   --->   Operation 1955 'getelementptr' 'temp_V_addr_67' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1956 [2/2] (3.25ns)   --->   "%temp_V_load_66 = load i8* %temp_V_addr_67, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1956 'load' 'temp_V_load_66' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_77 : Operation 1957 [1/1] (2.55ns)   --->   "%add_ln1117_66 = add i33 %zext_ln103_71, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1957 'add' 'add_ln1117_66' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln1117_250 = sext i33 %add_ln1117_66 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1958 'sext' 'sext_ln1117_250' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_77 : Operation 1959 [1/1] (0.00ns)   --->   "%bias_V_addr_67 = getelementptr i8* %input_V, i64 %sext_ln1117_250" [cnn/src/conv.cpp:97]   --->   Operation 1959 'getelementptr' 'bias_V_addr_67' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>

State 78 <SV = 76> <Delay = 8.75>
ST_78 : Operation 1960 [1/1] (1.63ns)   --->   "%add_ln103_61 = add i11 67, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1960 'add' 'add_ln103_61' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln103_72 = zext i11 %add_ln103_61 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1961 'zext' 'zext_ln103_72' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1962 [1/1] (1.63ns)   --->   "%add_ln103_62 = add i11 68, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1962 'add' 'add_ln103_62' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln103_73 = zext i11 %add_ln103_62 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1963 'zext' 'zext_ln103_73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1964 [1/1] (1.63ns)   --->   "%add_ln103_63 = add i11 69, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1964 'add' 'add_ln103_63' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln103_74 = zext i11 %add_ln103_63 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1965 'zext' 'zext_ln103_74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1966 [1/1] (1.63ns)   --->   "%add_ln103_64 = add i11 70, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1966 'add' 'add_ln103_64' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln103_75 = zext i11 %add_ln103_64 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1967 'zext' 'zext_ln103_75' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1968 [1/1] (1.63ns)   --->   "%add_ln103_65 = add i11 71, %select_ln103_3" [cnn/src/conv.cpp:103]   --->   Operation 1968 'add' 'add_ln103_65' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln103_76 = zext i11 %add_ln103_65 to i33" [cnn/src/conv.cpp:103]   --->   Operation 1969 'zext' 'zext_ln103_76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%sum_3_6_1_0 = phi i8 [ %add_ln703_168, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.0 ], [ %sum_3_6_0_2, %.preheader.preheader.6.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 1970 'phi' 'sum_3_6_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln1117_169 = sext i8 %temp_V_load_58 to i11" [cnn/src/conv.cpp:97]   --->   Operation 1971 'sext' 'sext_ln1117_169' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i8 %bias_V_addr_59_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 1972 'sext' 'sext_ln1118_169' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1973 [1/1] (4.17ns)   --->   "%mul_ln1118_169 = mul i11 %sext_ln1118_169, %sext_ln1117_169" [cnn/src/conv.cpp:97]   --->   Operation 1973 'mul' 'mul_ln1118_169' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%trunc_ln708_167 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_169, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 1974 'partselect' 'trunc_ln708_167' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1975 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_169 = add i8 %trunc_ln708_167, %sum_3_6_1_0" [cnn/src/conv.cpp:98]   --->   Operation 1975 'add' 'add_ln703_169' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1976 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2, label %.preheader.preheader.6.2" [cnn/src/conv.cpp:91]   --->   Operation 1976 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_78 : Operation 1977 [1/1] (8.75ns)   --->   "%bias_V_addr_60_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_60)" [cnn/src/conv.cpp:97]   --->   Operation 1977 'read' 'bias_V_addr_60_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1978 [1/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1978 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1979 [2/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1979 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1980 [3/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1980 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1981 [4/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1981 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1982 [5/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1982 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1983 [6/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1983 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1984 [1/2] (3.25ns)   --->   "%temp_V_load_66 = load i8* %temp_V_addr_67, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1984 'load' 'temp_V_load_66' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_78 : Operation 1985 [7/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 1985 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1986 [1/1] (1.63ns)   --->   "%add_ln92_88 = add i11 %select_ln75_25, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 1986 'add' 'add_ln92_88' <Predicate = (!icmp_ln73)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln97_61 = zext i11 %add_ln92_88 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1987 'zext' 'zext_ln97_61' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1988 [1/1] (0.00ns)   --->   "%temp_V_addr_68 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_61" [cnn/src/conv.cpp:97]   --->   Operation 1988 'getelementptr' 'temp_V_addr_68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1989 [2/2] (3.25ns)   --->   "%temp_V_load_67 = load i8* %temp_V_addr_68, align 1" [cnn/src/conv.cpp:97]   --->   Operation 1989 'load' 'temp_V_load_67' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_78 : Operation 1990 [1/1] (2.55ns)   --->   "%add_ln1117_67 = add i33 %zext_ln103_72, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1990 'add' 'add_ln1117_67' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1117_251 = sext i33 %add_ln1117_67 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1991 'sext' 'sext_ln1117_251' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1992 [1/1] (0.00ns)   --->   "%bias_V_addr_68 = getelementptr i8* %input_V, i64 %sext_ln1117_251" [cnn/src/conv.cpp:97]   --->   Operation 1992 'getelementptr' 'bias_V_addr_68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_78 : Operation 1993 [1/1] (1.63ns)   --->   "%add_ln92_89 = add i11 %select_ln75_25, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1993 'add' 'add_ln92_89' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1994 [1/1] (2.55ns)   --->   "%add_ln1117_68 = add i33 %zext_ln103_73, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1994 'add' 'add_ln1117_68' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln1117_252 = sext i33 %add_ln1117_68 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1995 'sext' 'sext_ln1117_252' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_78 : Operation 1996 [1/1] (0.00ns)   --->   "%bias_V_addr_69 = getelementptr i8* %input_V, i64 %sext_ln1117_252" [cnn/src/conv.cpp:97]   --->   Operation 1996 'getelementptr' 'bias_V_addr_69' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_78 : Operation 1997 [1/1] (1.63ns)   --->   "%add_ln92_90 = add i11 %select_ln75_26, %sext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 1997 'add' 'add_ln92_90' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1998 [1/1] (2.55ns)   --->   "%add_ln1117_69 = add i33 %zext_ln103_74, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 1998 'add' 'add_ln1117_69' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln1117_253 = sext i33 %add_ln1117_69 to i64" [cnn/src/conv.cpp:97]   --->   Operation 1999 'sext' 'sext_ln1117_253' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_78 : Operation 2000 [1/1] (0.00ns)   --->   "%bias_V_addr_70 = getelementptr i8* %input_V, i64 %sext_ln1117_253" [cnn/src/conv.cpp:97]   --->   Operation 2000 'getelementptr' 'bias_V_addr_70' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_78 : Operation 2001 [1/1] (1.63ns)   --->   "%add_ln92_91 = add i11 %select_ln75_26, %zext_ln77" [cnn/src/conv.cpp:92]   --->   Operation 2001 'add' 'add_ln92_91' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2002 [1/1] (2.55ns)   --->   "%add_ln1117_70 = add i33 %zext_ln103_75, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 2002 'add' 'add_ln1117_70' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln1117_254 = sext i33 %add_ln1117_70 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2003 'sext' 'sext_ln1117_254' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_78 : Operation 2004 [1/1] (0.00ns)   --->   "%bias_V_addr_71 = getelementptr i8* %input_V, i64 %sext_ln1117_254" [cnn/src/conv.cpp:97]   --->   Operation 2004 'getelementptr' 'bias_V_addr_71' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_78 : Operation 2005 [1/1] (1.63ns)   --->   "%add_ln92_92 = add i11 %select_ln75_26, %zext_ln89" [cnn/src/conv.cpp:92]   --->   Operation 2005 'add' 'add_ln92_92' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2006 [1/1] (2.55ns)   --->   "%add_ln1117_71 = add i33 %zext_ln103_76, %sext_ln203" [cnn/src/conv.cpp:97]   --->   Operation 2006 'add' 'add_ln1117_71' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1117_255 = sext i33 %add_ln1117_71 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2007 'sext' 'sext_ln1117_255' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_78 : Operation 2008 [1/1] (0.00ns)   --->   "%bias_V_addr_72 = getelementptr i8* %input_V, i64 %sext_ln1117_255" [cnn/src/conv.cpp:97]   --->   Operation 2008 'getelementptr' 'bias_V_addr_72' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>

State 79 <SV = 77> <Delay = 8.75>
ST_79 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1117_170 = sext i8 %temp_V_load_59 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2009 'sext' 'sext_ln1117_170' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_79 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i8 %bias_V_addr_60_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2010 'sext' 'sext_ln1118_170' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_79 : Operation 2011 [1/1] (4.17ns)   --->   "%mul_ln1118_170 = mul i11 %sext_ln1118_170, %sext_ln1117_170" [cnn/src/conv.cpp:97]   --->   Operation 2011 'mul' 'mul_ln1118_170' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln708_168 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_170, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2012 'partselect' 'trunc_ln708_168' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_79 : Operation 2013 [1/1] (1.91ns)   --->   "%add_ln703_170 = add i8 %trunc_ln708_168, %add_ln703_169" [cnn/src/conv.cpp:98]   --->   Operation 2013 'add' 'add_ln703_170' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2014 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.6.2" [cnn/src/conv.cpp:99]   --->   Operation 2014 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_79 : Operation 2015 [1/1] (8.75ns)   --->   "%bias_V_addr_61_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_61)" [cnn/src/conv.cpp:97]   --->   Operation 2015 'read' 'bias_V_addr_61_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2016 [1/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2016 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2017 [2/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2017 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2018 [3/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2018 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2019 [4/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2019 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2020 [5/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2020 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2021 [6/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2021 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2022 [1/2] (3.25ns)   --->   "%temp_V_load_67 = load i8* %temp_V_addr_68, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2022 'load' 'temp_V_load_67' <Predicate = (!icmp_ln73)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_79 : Operation 2023 [7/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2023 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln97_62 = zext i11 %add_ln92_89 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2024 'zext' 'zext_ln97_62' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_79 : Operation 2025 [1/1] (0.00ns)   --->   "%temp_V_addr_69 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_62" [cnn/src/conv.cpp:97]   --->   Operation 2025 'getelementptr' 'temp_V_addr_69' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_79 : Operation 2026 [2/2] (3.25ns)   --->   "%temp_V_load_68 = load i8* %temp_V_addr_69, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2026 'load' 'temp_V_load_68' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>

State 80 <SV = 78> <Delay = 8.75>
ST_80 : Operation 2027 [1/1] (0.00ns)   --->   "%sum_3_6_1_2 = phi i8 [ %add_ln703_170, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.2 ], [ %add_ln703_169, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2027 'phi' 'sum_3_6_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_80 : Operation 2028 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0, label %.preheader.6.2.1" [cnn/src/conv.cpp:91]   --->   Operation 2028 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_80 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln1117_171 = sext i8 %temp_V_load_60 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2029 'sext' 'sext_ln1117_171' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_80 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i8 %bias_V_addr_61_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2030 'sext' 'sext_ln1118_171' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_80 : Operation 2031 [1/1] (4.17ns)   --->   "%mul_ln1118_171 = mul i11 %sext_ln1118_171, %sext_ln1117_171" [cnn/src/conv.cpp:97]   --->   Operation 2031 'mul' 'mul_ln1118_171' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln708_169 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_171, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2032 'partselect' 'trunc_ln708_169' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_80 : Operation 2033 [1/1] (1.91ns)   --->   "%add_ln703_171 = add i8 %trunc_ln708_169, %sum_3_6_1_2" [cnn/src/conv.cpp:98]   --->   Operation 2033 'add' 'add_ln703_171' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2034 [1/1] (1.76ns)   --->   "br label %.preheader.6.2.1" [cnn/src/conv.cpp:99]   --->   Operation 2034 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_80 : Operation 2035 [1/1] (8.75ns)   --->   "%bias_V_addr_62_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_62)" [cnn/src/conv.cpp:97]   --->   Operation 2035 'read' 'bias_V_addr_62_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2036 [1/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2036 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2037 [2/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2037 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2038 [3/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2038 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2039 [4/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2039 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2040 [5/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2040 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2041 [6/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2041 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2042 [1/2] (3.25ns)   --->   "%temp_V_load_68 = load i8* %temp_V_addr_69, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2042 'load' 'temp_V_load_68' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_80 : Operation 2043 [7/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2043 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln97_63 = zext i11 %add_ln92_90 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2044 'zext' 'zext_ln97_63' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_80 : Operation 2045 [1/1] (0.00ns)   --->   "%temp_V_addr_70 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_63" [cnn/src/conv.cpp:97]   --->   Operation 2045 'getelementptr' 'temp_V_addr_70' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_80 : Operation 2046 [2/2] (3.25ns)   --->   "%temp_V_load_69 = load i8* %temp_V_addr_70, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2046 'load' 'temp_V_load_69' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>

State 81 <SV = 79> <Delay = 8.75>
ST_81 : Operation 2047 [1/1] (0.00ns)   --->   "%sum_3_6_2_0 = phi i8 [ %add_ln703_171, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.0 ], [ %sum_3_6_1_2, %.preheader.preheader.6.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 2047 'phi' 'sum_3_6_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 2048 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1, label %.preheader.6.2.2" [cnn/src/conv.cpp:91]   --->   Operation 2048 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_81 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln1117_172 = sext i8 %temp_V_load_61 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2049 'sext' 'sext_ln1117_172' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_81 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i8 %bias_V_addr_62_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2050 'sext' 'sext_ln1118_172' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_81 : Operation 2051 [1/1] (4.17ns)   --->   "%mul_ln1118_172 = mul i11 %sext_ln1118_172, %sext_ln1117_172" [cnn/src/conv.cpp:97]   --->   Operation 2051 'mul' 'mul_ln1118_172' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln708_170 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_172, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2052 'partselect' 'trunc_ln708_170' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_81 : Operation 2053 [1/1] (1.91ns)   --->   "%add_ln703_172 = add i8 %trunc_ln708_170, %sum_3_6_2_0" [cnn/src/conv.cpp:98]   --->   Operation 2053 'add' 'add_ln703_172' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2054 [1/1] (1.76ns)   --->   "br label %.preheader.6.2.2" [cnn/src/conv.cpp:99]   --->   Operation 2054 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>
ST_81 : Operation 2055 [1/1] (8.75ns)   --->   "%bias_V_addr_63_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_63)" [cnn/src/conv.cpp:97]   --->   Operation 2055 'read' 'bias_V_addr_63_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2056 [1/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2056 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2057 [2/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2057 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2058 [3/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2058 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2059 [4/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2059 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2060 [5/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2060 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2061 [6/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2061 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2062 [1/2] (3.25ns)   --->   "%temp_V_load_69 = load i8* %temp_V_addr_70, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2062 'load' 'temp_V_load_69' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_81 : Operation 2063 [7/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2063 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln97_64 = zext i11 %add_ln92_91 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2064 'zext' 'zext_ln97_64' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_81 : Operation 2065 [1/1] (0.00ns)   --->   "%temp_V_addr_71 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_64" [cnn/src/conv.cpp:97]   --->   Operation 2065 'getelementptr' 'temp_V_addr_71' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_81 : Operation 2066 [2/2] (3.25ns)   --->   "%temp_V_load_70 = load i8* %temp_V_addr_71, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2066 'load' 'temp_V_load_70' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>

State 82 <SV = 80> <Delay = 8.75>
ST_82 : Operation 2067 [1/1] (0.00ns)   --->   "%sum_3_6_2_1 = phi i8 [ %add_ln703_172, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.1 ], [ %sum_3_6_2_0, %.preheader.6.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2067 'phi' 'sum_3_6_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 2068 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2, label %.preheader.6.2.3" [cnn/src/conv.cpp:91]   --->   Operation 2068 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_82 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln1117_173 = sext i8 %temp_V_load_62 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2069 'sext' 'sext_ln1117_173' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_82 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i8 %bias_V_addr_63_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2070 'sext' 'sext_ln1118_173' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_82 : Operation 2071 [1/1] (4.17ns)   --->   "%mul_ln1118_173 = mul i11 %sext_ln1118_173, %sext_ln1117_173" [cnn/src/conv.cpp:97]   --->   Operation 2071 'mul' 'mul_ln1118_173' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln708_171 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_173, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2072 'partselect' 'trunc_ln708_171' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_82 : Operation 2073 [1/1] (1.91ns)   --->   "%add_ln703_173 = add i8 %trunc_ln708_171, %sum_3_6_2_1" [cnn/src/conv.cpp:98]   --->   Operation 2073 'add' 'add_ln703_173' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2074 [1/1] (1.76ns)   --->   "br label %.preheader.6.2.3" [cnn/src/conv.cpp:99]   --->   Operation 2074 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>
ST_82 : Operation 2075 [1/1] (8.75ns)   --->   "%bias_V_addr_64_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_64)" [cnn/src/conv.cpp:97]   --->   Operation 2075 'read' 'bias_V_addr_64_read' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2076 [1/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2076 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2077 [2/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2077 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2078 [3/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2078 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2079 [4/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2079 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2080 [5/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2080 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2081 [6/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2081 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2082 [1/2] (3.25ns)   --->   "%temp_V_load_70 = load i8* %temp_V_addr_71, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2082 'load' 'temp_V_load_70' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_82 : Operation 2083 [7/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2083 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln97_65 = zext i11 %add_ln92_92 to i64" [cnn/src/conv.cpp:97]   --->   Operation 2084 'zext' 'zext_ln97_65' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_82 : Operation 2085 [1/1] (0.00ns)   --->   "%temp_V_addr_72 = getelementptr [1568 x i8]* %temp_V, i64 0, i64 %zext_ln97_65" [cnn/src/conv.cpp:97]   --->   Operation 2085 'getelementptr' 'temp_V_addr_72' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_82 : Operation 2086 [2/2] (3.25ns)   --->   "%temp_V_load_71 = load i8* %temp_V_addr_72, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2086 'load' 'temp_V_load_71' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>

State 83 <SV = 81> <Delay = 8.75>
ST_83 : Operation 2087 [1/1] (0.00ns)   --->   "%sum_3_6_2_2 = phi i8 [ %add_ln703_173, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.6.2.2 ], [ %sum_3_6_2_1, %.preheader.6.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 2087 'phi' 'sum_3_6_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_83 : Operation 2088 [1/1] (1.76ns)   --->   "br i1 %and_ln91, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0, label %.preheader.7.0.1" [cnn/src/conv.cpp:91]   --->   Operation 2088 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_83 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1117_174 = sext i8 %temp_V_load_63 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2089 'sext' 'sext_ln1117_174' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_83 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1118_174 = sext i8 %bias_V_addr_64_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2090 'sext' 'sext_ln1118_174' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_83 : Operation 2091 [1/1] (4.17ns)   --->   "%mul_ln1118_174 = mul i11 %sext_ln1118_174, %sext_ln1117_174" [cnn/src/conv.cpp:97]   --->   Operation 2091 'mul' 'mul_ln1118_174' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln708_172 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_174, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2092 'partselect' 'trunc_ln708_172' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 0.00>
ST_83 : Operation 2093 [1/1] (1.91ns)   --->   "%add_ln703_174 = add i8 %trunc_ln708_172, %sum_3_6_2_2" [cnn/src/conv.cpp:98]   --->   Operation 2093 'add' 'add_ln703_174' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2094 [1/1] (1.76ns)   --->   "br label %.preheader.7.0.1" [cnn/src/conv.cpp:99]   --->   Operation 2094 'br' <Predicate = (!icmp_ln73 & and_ln91)> <Delay = 1.76>
ST_83 : Operation 2095 [1/1] (8.75ns)   --->   "%bias_V_addr_65_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_65)" [cnn/src/conv.cpp:97]   --->   Operation 2095 'read' 'bias_V_addr_65_read' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2096 [1/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2096 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2097 [2/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2097 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2098 [3/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2098 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2099 [4/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2099 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2100 [5/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2100 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2101 [6/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2101 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2102 [1/2] (3.25ns)   --->   "%temp_V_load_71 = load i8* %temp_V_addr_72, align 1" [cnn/src/conv.cpp:97]   --->   Operation 2102 'load' 'temp_V_load_71' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1568> <RAM>
ST_83 : Operation 2103 [7/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2103 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 82> <Delay = 8.75>
ST_84 : Operation 2104 [1/1] (0.00ns)   --->   "%sum_3_7_0_0 = phi i8 [ %add_ln703_174, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.0 ], [ %sum_3_6_2_2, %.preheader.6.2.3 ]" [cnn/src/conv.cpp:98]   --->   Operation 2104 'phi' 'sum_3_7_0_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_84 : Operation 2105 [1/1] (1.76ns)   --->   "br i1 %select_ln75_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1, label %.preheader.7.0.2" [cnn/src/conv.cpp:91]   --->   Operation 2105 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_84 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln1117_175 = sext i8 %temp_V_load_64 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2106 'sext' 'sext_ln1117_175' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_84 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1118_175 = sext i8 %bias_V_addr_65_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2107 'sext' 'sext_ln1118_175' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_84 : Operation 2108 [1/1] (4.17ns)   --->   "%mul_ln1118_175 = mul i11 %sext_ln1118_175, %sext_ln1117_175" [cnn/src/conv.cpp:97]   --->   Operation 2108 'mul' 'mul_ln1118_175' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2109 [1/1] (0.00ns)   --->   "%trunc_ln708_173 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_175, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2109 'partselect' 'trunc_ln708_173' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 0.00>
ST_84 : Operation 2110 [1/1] (1.91ns)   --->   "%add_ln703_175 = add i8 %trunc_ln708_173, %sum_3_7_0_0" [cnn/src/conv.cpp:98]   --->   Operation 2110 'add' 'add_ln703_175' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2111 [1/1] (1.76ns)   --->   "br label %.preheader.7.0.2" [cnn/src/conv.cpp:99]   --->   Operation 2111 'br' <Predicate = (!icmp_ln73 & select_ln75_2)> <Delay = 1.76>
ST_84 : Operation 2112 [1/1] (8.75ns)   --->   "%bias_V_addr_66_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_66)" [cnn/src/conv.cpp:97]   --->   Operation 2112 'read' 'bias_V_addr_66_read' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2113 [1/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2113 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2114 [2/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2114 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2115 [3/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2115 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2116 [4/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2116 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2117 [5/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2117 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2118 [6/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2118 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 83> <Delay = 8.75>
ST_85 : Operation 2119 [1/1] (0.00ns)   --->   "%sum_3_7_0_1 = phi i8 [ %add_ln703_175, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.1 ], [ %sum_3_7_0_0, %.preheader.7.0.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2119 'phi' 'sum_3_7_0_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 2120 [1/1] (1.76ns)   --->   "br i1 %and_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2, label %.preheader.preheader.7.1" [cnn/src/conv.cpp:91]   --->   Operation 2120 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_85 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln1117_176 = sext i8 %temp_V_load_65 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2121 'sext' 'sext_ln1117_176' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_85 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1118_176 = sext i8 %bias_V_addr_66_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2122 'sext' 'sext_ln1118_176' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_85 : Operation 2123 [1/1] (4.17ns)   --->   "%mul_ln1118_176 = mul i11 %sext_ln1118_176, %sext_ln1117_176" [cnn/src/conv.cpp:97]   --->   Operation 2123 'mul' 'mul_ln1118_176' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln708_174 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_176, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2124 'partselect' 'trunc_ln708_174' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 0.00>
ST_85 : Operation 2125 [1/1] (1.91ns)   --->   "%add_ln703_176 = add i8 %trunc_ln708_174, %sum_3_7_0_1" [cnn/src/conv.cpp:98]   --->   Operation 2125 'add' 'add_ln703_176' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2126 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.7.1" [cnn/src/conv.cpp:99]   --->   Operation 2126 'br' <Predicate = (!icmp_ln73 & and_ln91_1)> <Delay = 1.76>
ST_85 : Operation 2127 [1/1] (8.75ns)   --->   "%bias_V_addr_67_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_67)" [cnn/src/conv.cpp:97]   --->   Operation 2127 'read' 'bias_V_addr_67_read' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2128 [1/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2128 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2129 [2/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2129 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2130 [3/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2130 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2131 [4/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2131 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2132 [5/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2132 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 84> <Delay = 8.75>
ST_86 : Operation 2133 [1/1] (0.00ns)   --->   "%sum_3_7_0_2 = phi i8 [ %add_ln703_176, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.0.2 ], [ %sum_3_7_0_1, %.preheader.7.0.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 2133 'phi' 'sum_3_7_0_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_86 : Operation 2134 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_1, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1" [cnn/src/conv.cpp:91]   --->   Operation 2134 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_86 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1117_177 = sext i8 %temp_V_load_66 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2135 'sext' 'sext_ln1117_177' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_86 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1118_177 = sext i8 %bias_V_addr_67_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2136 'sext' 'sext_ln1118_177' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_86 : Operation 2137 [1/1] (4.17ns)   --->   "%mul_ln1118_177 = mul i11 %sext_ln1118_177, %sext_ln1117_177" [cnn/src/conv.cpp:97]   --->   Operation 2137 'mul' 'mul_ln1118_177' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln708_175 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_177, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2138 'partselect' 'trunc_ln708_175' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 0.00>
ST_86 : Operation 2139 [1/1] (1.91ns)   --->   "%add_ln703_177 = add i8 %trunc_ln708_175, %sum_3_7_0_2" [cnn/src/conv.cpp:98]   --->   Operation 2139 'add' 'add_ln703_177' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2140 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1" [cnn/src/conv.cpp:99]   --->   Operation 2140 'br' <Predicate = (!icmp_ln73 & icmp_ln91_1)> <Delay = 1.76>
ST_86 : Operation 2141 [1/1] (8.75ns)   --->   "%bias_V_addr_68_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_68)" [cnn/src/conv.cpp:97]   --->   Operation 2141 'read' 'bias_V_addr_68_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2142 [1/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2142 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2143 [2/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2143 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2144 [3/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2144 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2145 [4/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2145 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 85> <Delay = 8.75>
ST_87 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%sum_3_7_1_0 = phi i8 [ %add_ln703_177, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.0 ], [ %sum_3_7_0_2, %.preheader.preheader.7.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2146 'phi' 'sum_3_7_1_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_87 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1117_178 = sext i8 %temp_V_load_67 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2147 'sext' 'sext_ln1117_178' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_87 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1118_178 = sext i8 %bias_V_addr_68_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2148 'sext' 'sext_ln1118_178' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_87 : Operation 2149 [1/1] (4.17ns)   --->   "%mul_ln1118_178 = mul i11 %sext_ln1118_178, %sext_ln1117_178" [cnn/src/conv.cpp:97]   --->   Operation 2149 'mul' 'mul_ln1118_178' <Predicate = (!icmp_ln73)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%trunc_ln708_176 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_178, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2150 'partselect' 'trunc_ln708_176' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_87 : Operation 2151 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln703_178 = add i8 %trunc_ln708_176, %sum_3_7_1_0" [cnn/src/conv.cpp:98]   --->   Operation 2151 'add' 'add_ln703_178' <Predicate = (!icmp_ln73)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2152 [1/1] (1.76ns)   --->   "br i1 %icmp_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2, label %.preheader.preheader.7.2" [cnn/src/conv.cpp:91]   --->   Operation 2152 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_87 : Operation 2153 [1/1] (8.75ns)   --->   "%bias_V_addr_69_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_69)" [cnn/src/conv.cpp:97]   --->   Operation 2153 'read' 'bias_V_addr_69_read' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2154 [1/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2154 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2155 [2/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2155 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2156 [3/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2156 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 86> <Delay = 8.75>
ST_88 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln1117_179 = sext i8 %temp_V_load_68 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2157 'sext' 'sext_ln1117_179' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_88 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1118_179 = sext i8 %bias_V_addr_69_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2158 'sext' 'sext_ln1118_179' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_88 : Operation 2159 [1/1] (4.17ns)   --->   "%mul_ln1118_179 = mul i11 %sext_ln1118_179, %sext_ln1117_179" [cnn/src/conv.cpp:97]   --->   Operation 2159 'mul' 'mul_ln1118_179' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln708_177 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_179, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2160 'partselect' 'trunc_ln708_177' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 0.00>
ST_88 : Operation 2161 [1/1] (1.91ns)   --->   "%add_ln703_179 = add i8 %trunc_ln708_177, %add_ln703_178" [cnn/src/conv.cpp:98]   --->   Operation 2161 'add' 'add_ln703_179' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2162 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.7.2" [cnn/src/conv.cpp:99]   --->   Operation 2162 'br' <Predicate = (!icmp_ln73 & icmp_ln91_2)> <Delay = 1.76>
ST_88 : Operation 2163 [1/1] (8.75ns)   --->   "%bias_V_addr_70_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_70)" [cnn/src/conv.cpp:97]   --->   Operation 2163 'read' 'bias_V_addr_70_read' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2164 [1/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2164 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2165 [2/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2165 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 87> <Delay = 8.75>
ST_89 : Operation 2166 [1/1] (0.00ns)   --->   "%sum_3_7_1_2 = phi i8 [ %add_ln703_179, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.2 ], [ %add_ln703_178, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.1.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2166 'phi' 'sum_3_7_1_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_89 : Operation 2167 [1/1] (1.76ns)   --->   "br i1 %and_ln91_2, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0, label %.preheader.7.2.1" [cnn/src/conv.cpp:91]   --->   Operation 2167 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_89 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln1117_180 = sext i8 %temp_V_load_69 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2168 'sext' 'sext_ln1117_180' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_89 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln1118_180 = sext i8 %bias_V_addr_70_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2169 'sext' 'sext_ln1118_180' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_89 : Operation 2170 [1/1] (4.17ns)   --->   "%mul_ln1118_180 = mul i11 %sext_ln1118_180, %sext_ln1117_180" [cnn/src/conv.cpp:97]   --->   Operation 2170 'mul' 'mul_ln1118_180' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2171 [1/1] (0.00ns)   --->   "%trunc_ln708_178 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_180, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2171 'partselect' 'trunc_ln708_178' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 0.00>
ST_89 : Operation 2172 [1/1] (1.91ns)   --->   "%add_ln703_180 = add i8 %trunc_ln708_178, %sum_3_7_1_2" [cnn/src/conv.cpp:98]   --->   Operation 2172 'add' 'add_ln703_180' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2173 [1/1] (1.76ns)   --->   "br label %.preheader.7.2.1" [cnn/src/conv.cpp:99]   --->   Operation 2173 'br' <Predicate = (!icmp_ln73 & and_ln91_2)> <Delay = 1.76>
ST_89 : Operation 2174 [1/1] (8.75ns)   --->   "%bias_V_addr_71_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_71)" [cnn/src/conv.cpp:97]   --->   Operation 2174 'read' 'bias_V_addr_71_read' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2175 [1/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:97]   --->   Operation 2175 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 88> <Delay = 8.75>
ST_90 : Operation 2176 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 2176 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i5 %select_ln103_4 to i13" [cnn/src/conv.cpp:103]   --->   Operation 2177 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2178 [1/1] (4.35ns)   --->   "%mul_ln103 = mul i13 196, %zext_ln103_2" [cnn/src/conv.cpp:103]   --->   Operation 2178 'mul' 'mul_ln103' <Predicate = (!icmp_ln73)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [cnn/src/conv.cpp:78]   --->   Operation 2179 'specpipeline' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2180 [1/1] (0.00ns)   --->   "%sum_3_7_2_0 = phi i8 [ %add_ln703_180, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.0 ], [ %sum_3_7_1_2, %.preheader.preheader.7.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 2180 'phi' 'sum_3_7_2_0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2181 [1/1] (1.76ns)   --->   "br i1 %select_ln75_4, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1, label %.preheader.7.2.2" [cnn/src/conv.cpp:91]   --->   Operation 2181 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_90 : Operation 2182 [1/1] (8.75ns)   --->   "%bias_V_addr_72_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_72)" [cnn/src/conv.cpp:97]   --->   Operation 2182 'read' 'bias_V_addr_72_read' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln103_2 = sext i9 %add_ln92_4 to i13" [cnn/src/conv.cpp:103]   --->   Operation 2183 'sext' 'sext_ln103_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2184 [1/1] (1.67ns)   --->   "%outIdx = add i13 %mul_ln103, %sext_ln103_2" [cnn/src/conv.cpp:103]   --->   Operation 2184 'add' 'outIdx' <Predicate = (!icmp_ln73)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln103_3 = sext i13 %outIdx to i32" [cnn/src/conv.cpp:103]   --->   Operation 2185 'sext' 'sext_ln103_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i32 %sext_ln103_3 to i34" [cnn/src/conv.cpp:104]   --->   Operation 2186 'zext' 'zext_ln1494' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2187 [1/1] (2.55ns)   --->   "%add_ln203 = add i34 %sext_ln73, %zext_ln1494" [cnn/src/conv.cpp:104]   --->   Operation 2187 'add' 'add_ln203' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i34 %add_ln203 to i64" [cnn/src/conv.cpp:104]   --->   Operation 2188 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_90 : Operation 2189 [1/1] (0.00ns)   --->   "%bias_V_addr_73 = getelementptr i8* %input_V, i64 %sext_ln203_1" [cnn/src/conv.cpp:104]   --->   Operation 2189 'getelementptr' 'bias_V_addr_73' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 91 <SV = 89> <Delay = 6.08>
ST_91 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln1117_181 = sext i8 %temp_V_load_70 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2190 'sext' 'sext_ln1117_181' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_91 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1118_181 = sext i8 %bias_V_addr_71_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2191 'sext' 'sext_ln1118_181' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_91 : Operation 2192 [1/1] (4.17ns)   --->   "%mul_ln1118_181 = mul i11 %sext_ln1118_181, %sext_ln1117_181" [cnn/src/conv.cpp:97]   --->   Operation 2192 'mul' 'mul_ln1118_181' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln708_179 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_181, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2193 'partselect' 'trunc_ln708_179' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 0.00>
ST_91 : Operation 2194 [1/1] (1.91ns)   --->   "%add_ln703_181 = add i8 %trunc_ln708_179, %sum_3_7_2_0" [cnn/src/conv.cpp:98]   --->   Operation 2194 'add' 'add_ln703_181' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2195 [1/1] (1.76ns)   --->   "br label %.preheader.7.2.2" [cnn/src/conv.cpp:99]   --->   Operation 2195 'br' <Predicate = (!icmp_ln73 & select_ln75_4)> <Delay = 1.76>

State 92 <SV = 90> <Delay = 6.08>
ST_92 : Operation 2196 [1/1] (0.00ns)   --->   "%sum_3_7_2_1 = phi i8 [ %add_ln703_181, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.1 ], [ %sum_3_7_2_0, %.preheader.7.2.1 ]" [cnn/src/conv.cpp:98]   --->   Operation 2196 'phi' 'sum_3_7_2_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_92 : Operation 2197 [1/1] (1.76ns)   --->   "br i1 %and_ln91_3, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2, label %hls_label_2_end" [cnn/src/conv.cpp:91]   --->   Operation 2197 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_92 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln1117_182 = sext i8 %temp_V_load_71 to i11" [cnn/src/conv.cpp:97]   --->   Operation 2198 'sext' 'sext_ln1117_182' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_92 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln1118_182 = sext i8 %bias_V_addr_72_read to i11" [cnn/src/conv.cpp:97]   --->   Operation 2199 'sext' 'sext_ln1118_182' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_92 : Operation 2200 [1/1] (4.17ns)   --->   "%mul_ln1118_182 = mul i11 %sext_ln1118_182, %sext_ln1117_182" [cnn/src/conv.cpp:97]   --->   Operation 2200 'mul' 'mul_ln1118_182' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln708_180 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_182, i32 3, i32 10)" [cnn/src/conv.cpp:97]   --->   Operation 2201 'partselect' 'trunc_ln708_180' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 0.00>
ST_92 : Operation 2202 [1/1] (1.91ns)   --->   "%add_ln703_182 = add i8 %trunc_ln708_180, %sum_3_7_2_1" [cnn/src/conv.cpp:98]   --->   Operation 2202 'add' 'add_ln703_182' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2203 [1/1] (1.76ns)   --->   "br label %hls_label_2_end" [cnn/src/conv.cpp:99]   --->   Operation 2203 'br' <Predicate = (!icmp_ln73 & and_ln91_3)> <Delay = 1.76>

State 93 <SV = 91> <Delay = 8.75>
ST_93 : Operation 2204 [1/1] (0.00ns)   --->   "%sum_3_7_2_2 = phi i8 [ %add_ln703_182, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.7.2.2 ], [ %sum_3_7_2_1, %.preheader.7.2.2 ]" [cnn/src/conv.cpp:98]   --->   Operation 2204 'phi' 'sum_3_7_2_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_93 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i8 %sum_3_7_2_2 to i7" [cnn/src/conv.cpp:103]   --->   Operation 2205 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_93 : Operation 2206 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %sum_3_7_2_2, 0" [cnn/src/conv.cpp:104]   --->   Operation 2206 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln73)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2207 [1/1] (0.99ns)   --->   "%select_ln104 = select i1 %icmp_ln1494, i7 %trunc_ln103, i7 0" [cnn/src/conv.cpp:104]   --->   Operation 2207 'select' 'select_ln104' <Predicate = (!icmp_ln73)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2208 [1/1] (8.75ns)   --->   "%bias_V_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_73, i32 1)" [cnn/src/conv.cpp:104]   --->   Operation 2208 'writereq' 'bias_V_addr_74_req' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 92> <Delay = 8.75>
ST_94 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %select_ln104 to i8" [cnn/src/conv.cpp:104]   --->   Operation 2209 'zext' 'zext_ln104' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_94 : Operation 2210 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_73, i8 %zext_ln104, i1 true)" [cnn/src/conv.cpp:104]   --->   Operation 2210 'write' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 93> <Delay = 8.75>
ST_95 : Operation 2211 [5/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:104]   --->   Operation 2211 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 94> <Delay = 8.75>
ST_96 : Operation 2212 [4/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:104]   --->   Operation 2212 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 95> <Delay = 8.75>
ST_97 : Operation 2213 [3/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:104]   --->   Operation 2213 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 96> <Delay = 8.75>
ST_98 : Operation 2214 [2/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:104]   --->   Operation 2214 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 97> <Delay = 8.75>
ST_99 : Operation 2215 [1/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:104]   --->   Operation 2215 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 2216 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [cnn/src/conv.cpp:105]   --->   Operation 2216 'specregionend' 'empty_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_99 : Operation 2217 [1/1] (0.00ns)   --->   "br label %.preheader176" [cnn/src/conv.cpp:77]   --->   Operation 2217 'br' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 100 <SV = 9> <Delay = 0.00>
ST_100 : Operation 2218 [1/1] (0.00ns)   --->   "ret void" [cnn/src/conv.cpp:108]   --->   Operation 2218 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'input_V_offset' (cnn/src/conv.cpp:59) [9]  (0 ns)
	'getelementptr' operation ('input_V_addr', cnn/src/conv.cpp:59) [11]  (0 ns)
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:65) [17]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:65) [27]  (8.75 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_V_addr', cnn/src/conv.cpp:65) [28]  (0 ns)
	'store' operation ('store_ln65', cnn/src/conv.cpp:65) of variable 'input_V_addr_read', cnn/src/conv.cpp:65 on array 'temp.V', cnn/src/conv.cpp:63 [29]  (3.25 ns)

 <State 10>: 6.61ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/src/conv.cpp:75) with incoming values : ('select_ln75_28', cnn/src/conv.cpp:75) [40]  (0 ns)
	'icmp' operation ('icmp_ln75', cnn/src/conv.cpp:75) [100]  (1.55 ns)
	'select' operation ('select_ln103', cnn/src/conv.cpp:103) [101]  (1.02 ns)
	'add' operation ('add_ln88_2', cnn/src/conv.cpp:88) [289]  (1.74 ns)
	'icmp' operation ('icmp_ln91_4', cnn/src/conv.cpp:91) [309]  (1.3 ns)
	'select' operation ('select_ln75_2', cnn/src/conv.cpp:75) [310]  (0.993 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:79) [374]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:79) [375]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [393]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [416]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [437]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [456]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [473]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [489]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [509]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [528]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [548]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [567]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [586]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [605]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [624]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [641]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [657]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [676]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [695]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [714]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [733]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [752]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [771]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [790]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [807]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [823]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [842]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [861]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [880]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [899]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [918]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [937]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [956]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [973]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [989]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1008]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1027]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1046]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1065]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1084]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1103]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1122]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1139]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1155]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1174]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1193]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1212]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1231]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1250]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1269]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1288]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1305]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1321]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1340]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1359]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1378]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1397]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1416]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1435]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1454]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1471]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1487]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1506]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1525]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1544]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1563]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1582]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1601]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1620]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1637]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1653]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1672]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1691]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:97) [1710]  (8.75 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_181', cnn/src/conv.cpp:97) [1693]  (4.17 ns)
	'add' operation ('add_ln703_181', cnn/src/conv.cpp:98) [1695]  (1.92 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_182', cnn/src/conv.cpp:97) [1712]  (4.17 ns)
	'add' operation ('add_ln703_182', cnn/src/conv.cpp:98) [1714]  (1.92 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:104) [1729]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus write on port 'input_V' (cnn/src/conv.cpp:104) [1730]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:104) [1731]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:104) [1731]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:104) [1731]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:104) [1731]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:104) [1731]  (8.75 ns)

 <State 100>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
