
Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005360  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000132  00800060  00005360  000053f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00800192  00800192  00005526  2**0
                  ALLOC
  3 .stab         00008568  00000000  00000000  00005528  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003e62  00000000  00000000  0000da90  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  000118f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00011a92  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00011c84  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0001408f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00015415  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  000165ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  000167ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00016aa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00017410  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__vector_1>
       8:	0c 94 5e 12 	jmp	0x24bc	; 0x24bc <__vector_2>
       c:	0c 94 a3 12 	jmp	0x2546	; 0x2546 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 e1 0c 	jmp	0x19c2	; 0x19c2 <__vector_6>
      1c:	0c 94 3b 09 	jmp	0x1276	; 0x1276 <__vector_7>
      20:	0c 94 84 09 	jmp	0x1308	; 0x1308 <__vector_8>
      24:	0c 94 4e 08 	jmp	0x109c	; 0x109c <__vector_9>
      28:	0c 94 4c 0e 	jmp	0x1c98	; 0x1c98 <__vector_10>
      2c:	0c 94 72 0d 	jmp	0x1ae4	; 0x1ae4 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 42 19 	jmp	0x3284	; 0x3284 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e6       	ldi	r30, 0x60	; 96
      68:	f3 e5       	ldi	r31, 0x53	; 83
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 39       	cpi	r26, 0x92	; 146
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e9       	ldi	r26, 0x92	; 146
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 65 28 	call	0x50ca	; 0x50ca <main>
      8a:	0c 94 ae 29 	jmp	0x535c	; 0x535c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 77 29 	jmp	0x52ee	; 0x52ee <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 93 29 	jmp	0x5326	; 0x5326 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 83 29 	jmp	0x5306	; 0x5306 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 9f 29 	jmp	0x533e	; 0x533e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 83 29 	jmp	0x5306	; 0x5306 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 9f 29 	jmp	0x533e	; 0x533e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 77 29 	jmp	0x52ee	; 0x52ee <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 93 29 	jmp	0x5326	; 0x5326 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 7f 29 	jmp	0x52fe	; 0x52fe <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 9b 29 	jmp	0x5336	; 0x5336 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 83 29 	jmp	0x5306	; 0x5306 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 9f 29 	jmp	0x533e	; 0x533e <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 83 29 	jmp	0x5306	; 0x5306 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 9f 29 	jmp	0x533e	; 0x533e <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 83 29 	jmp	0x5306	; 0x5306 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 9f 29 	jmp	0x533e	; 0x533e <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 87 29 	jmp	0x530e	; 0x530e <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 a3 29 	jmp	0x5346	; 0x5346 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 7f 29 	jmp	0x52fe	; 0x52fe <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 9b 29 	jmp	0x5336	; 0x5336 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <UART_voidInit>:
 */

#include "UART_Interface.h"

void UART_voidInit(u32 BoudRate)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	00 d0       	rcall	.+0      	; 0xe34 <UART_voidInit+0x6>
     e34:	00 d0       	rcall	.+0      	; 0xe36 <UART_voidInit+0x8>
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	69 83       	std	Y+1, r22	; 0x01
     e3c:	7a 83       	std	Y+2, r23	; 0x02
     e3e:	8b 83       	std	Y+3, r24	; 0x03
     e40:	9c 83       	std	Y+4, r25	; 0x04
	/*Set boud rate*/
	clear_bit(UART_UBRRH,UBRRH_URSEL);
     e42:	a0 e4       	ldi	r26, 0x40	; 64
     e44:	b0 e0       	ldi	r27, 0x00	; 0
     e46:	e0 e4       	ldi	r30, 0x40	; 64
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	80 81       	ld	r24, Z
     e4c:	8f 77       	andi	r24, 0x7F	; 127
     e4e:	8c 93       	st	X, r24
	UART_UBRRH=0;
     e50:	e0 e4       	ldi	r30, 0x40	; 64
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	10 82       	st	Z, r1
	UART_UBRRL=BoudRate;
     e56:	e9 e2       	ldi	r30, 0x29	; 41
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	89 81       	ldd	r24, Y+1	; 0x01
     e5c:	80 83       	st	Z, r24

	/*Interrupts*/
#if TXIEState==disable
	clear_bit(UART_UCSRB,UCSRB_TXCIE);
     e5e:	aa e2       	ldi	r26, 0x2A	; 42
     e60:	b0 e0       	ldi	r27, 0x00	; 0
     e62:	ea e2       	ldi	r30, 0x2A	; 42
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	8f 7b       	andi	r24, 0xBF	; 191
     e6a:	8c 93       	st	X, r24
#elif TXIEState==enable
	set_bit(UART_UCSRB,UCSRB_TXCIE);
#endif

#if RXIEState==disable
	clear_bit(UART_UCSRB,UCSRB_RXCIE);
     e6c:	aa e2       	ldi	r26, 0x2A	; 42
     e6e:	b0 e0       	ldi	r27, 0x00	; 0
     e70:	ea e2       	ldi	r30, 0x2A	; 42
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	80 81       	ld	r24, Z
     e76:	8f 77       	andi	r24, 0x7F	; 127
     e78:	8c 93       	st	X, r24
#elif RXIEState==enable
	set_bit(UART_UCSRB,UCSRB_RXCIE);
#endif

#if UDIEState==disable
	clear_bit(UART_UCSRB,UCSRB_UDRIE);
     e7a:	aa e2       	ldi	r26, 0x2A	; 42
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	ea e2       	ldi	r30, 0x2A	; 42
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	8f 7d       	andi	r24, 0xDF	; 223
     e86:	8c 93       	st	X, r24
#elif UDIEState==enable
	set_bit(UART_UCSRB,UCSRB_UDRIE);
#endif

	/*Async*/
	set_bit(UART_UCSRC,UCSRC_URSEL);
     e88:	a0 e4       	ldi	r26, 0x40	; 64
     e8a:	b0 e0       	ldi	r27, 0x00	; 0
     e8c:	e0 e4       	ldi	r30, 0x40	; 64
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	80 81       	ld	r24, Z
     e92:	80 68       	ori	r24, 0x80	; 128
     e94:	8c 93       	st	X, r24
	clear_bit(UART_UCSRC,UCSRC_UMSEL);
     e96:	a0 e4       	ldi	r26, 0x40	; 64
     e98:	b0 e0       	ldi	r27, 0x00	; 0
     e9a:	e0 e4       	ldi	r30, 0x40	; 64
     e9c:	f0 e0       	ldi	r31, 0x00	; 0
     e9e:	80 81       	ld	r24, Z
     ea0:	8f 7b       	andi	r24, 0xBF	; 191
     ea2:	8c 93       	st	X, r24

	/*parity*/
#if ParityEnable==enable
#if Parity==odd
	set_bit(UART_UCSRC,UCSRC_UPM0);
     ea4:	a0 e4       	ldi	r26, 0x40	; 64
     ea6:	b0 e0       	ldi	r27, 0x00	; 0
     ea8:	e0 e4       	ldi	r30, 0x40	; 64
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
     eae:	80 61       	ori	r24, 0x10	; 16
     eb0:	8c 93       	st	X, r24
	set_bit(UART_UCSRC,UCSRC_UPM1);
     eb2:	a0 e4       	ldi	r26, 0x40	; 64
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	e0 e4       	ldi	r30, 0x40	; 64
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	80 62       	ori	r24, 0x20	; 32
     ebe:	8c 93       	st	X, r24
	clear_bit(UART_UCSRC,UCSRC_UPM1);
#endif

	/*Stop bits*/
#if NoStopBits==1
	clear_bit(UART_UCSRC,UCSRC_USBS);
     ec0:	a0 e4       	ldi	r26, 0x40	; 64
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e0 e4       	ldi	r30, 0x40	; 64
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	87 7f       	andi	r24, 0xF7	; 247
     ecc:	8c 93       	st	X, r24
#elif DataSize==7
	clear_bit(UART_UCSRC,UCSRC_UCSZ0);
	set_bit(UART_UCSRC,UCSRC_UCSZ1);
	clear_bit(UART_UCSRB,UCSRB_UCSZ2);
#elif DataSize==8
	set_bit(UART_UCSRC,UCSRC_UCSZ0);
     ece:	a0 e4       	ldi	r26, 0x40	; 64
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e0 e4       	ldi	r30, 0x40	; 64
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	82 60       	ori	r24, 0x02	; 2
     eda:	8c 93       	st	X, r24
	set_bit(UART_UCSRC,UCSRC_UCSZ1);
     edc:	a0 e4       	ldi	r26, 0x40	; 64
     ede:	b0 e0       	ldi	r27, 0x00	; 0
     ee0:	e0 e4       	ldi	r30, 0x40	; 64
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	84 60       	ori	r24, 0x04	; 4
     ee8:	8c 93       	st	X, r24
	clear_bit(UART_UCSRB,UCSRB_UCSZ2);
     eea:	aa e2       	ldi	r26, 0x2A	; 42
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	ea e2       	ldi	r30, 0x2A	; 42
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8b 7f       	andi	r24, 0xFB	; 251
     ef6:	8c 93       	st	X, r24
	set_bit(UART_UCSRC,UCSRC_UCSZ1);
	set_bit(UART_UCSRB,UCSRB_UCSZ2);
#else
#error "Invalid Option"
#endif
}
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
     efe:	0f 90       	pop	r0
     f00:	cf 91       	pop	r28
     f02:	df 91       	pop	r29
     f04:	08 95       	ret

00000f06 <UART_voidSendData>:

void UART_voidSendData(u8 Data)
{
     f06:	df 93       	push	r29
     f08:	cf 93       	push	r28
     f0a:	0f 92       	push	r0
     f0c:	cd b7       	in	r28, 0x3d	; 61
     f0e:	de b7       	in	r29, 0x3e	; 62
     f10:	89 83       	std	Y+1, r24	; 0x01
	while (get_bit(UART_UCSRA,UCSRA_UDRE)==Full);
     f12:	eb e2       	ldi	r30, 0x2B	; 43
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	82 95       	swap	r24
     f1a:	86 95       	lsr	r24
     f1c:	87 70       	andi	r24, 0x07	; 7
     f1e:	88 2f       	mov	r24, r24
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	81 70       	andi	r24, 0x01	; 1
     f24:	90 70       	andi	r25, 0x00	; 0
     f26:	00 97       	sbiw	r24, 0x00	; 0
     f28:	a1 f3       	breq	.-24     	; 0xf12 <UART_voidSendData+0xc>
	set_bit(UART_UCSRA,UCSRA_UDRE);
     f2a:	ab e2       	ldi	r26, 0x2B	; 43
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	eb e2       	ldi	r30, 0x2B	; 43
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	80 62       	ori	r24, 0x20	; 32
     f36:	8c 93       	st	X, r24
	UART_UDR=Data;
     f38:	ec e2       	ldi	r30, 0x2C	; 44
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	89 81       	ldd	r24, Y+1	; 0x01
     f3e:	80 83       	st	Z, r24
	set_bit(UART_UCSRB,UCSRB_TXEN);
     f40:	aa e2       	ldi	r26, 0x2A	; 42
     f42:	b0 e0       	ldi	r27, 0x00	; 0
     f44:	ea e2       	ldi	r30, 0x2A	; 42
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	80 81       	ld	r24, Z
     f4a:	88 60       	ori	r24, 0x08	; 8
     f4c:	8c 93       	st	X, r24

}
     f4e:	0f 90       	pop	r0
     f50:	cf 91       	pop	r28
     f52:	df 91       	pop	r29
     f54:	08 95       	ret

00000f56 <UART_u8RecieveData>:

u8 UART_u8RecieveData()
{
     f56:	df 93       	push	r29
     f58:	cf 93       	push	r28
     f5a:	0f 92       	push	r0
     f5c:	cd b7       	in	r28, 0x3d	; 61
     f5e:	de b7       	in	r29, 0x3e	; 62
	u8 RecievedData;
	while (get_bit(UART_UCSRA,UCSRA_UDRE)==Full);
     f60:	eb e2       	ldi	r30, 0x2B	; 43
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	82 95       	swap	r24
     f68:	86 95       	lsr	r24
     f6a:	87 70       	andi	r24, 0x07	; 7
     f6c:	88 2f       	mov	r24, r24
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	81 70       	andi	r24, 0x01	; 1
     f72:	90 70       	andi	r25, 0x00	; 0
     f74:	00 97       	sbiw	r24, 0x00	; 0
     f76:	a1 f3       	breq	.-24     	; 0xf60 <UART_u8RecieveData+0xa>
	set_bit(UART_UCSRA,UCSRA_UDRE);
     f78:	ab e2       	ldi	r26, 0x2B	; 43
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	eb e2       	ldi	r30, 0x2B	; 43
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	80 62       	ori	r24, 0x20	; 32
     f84:	8c 93       	st	X, r24
	set_bit(UART_UCSRB,UCSRB_RXEN);
     f86:	aa e2       	ldi	r26, 0x2A	; 42
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	ea e2       	ldi	r30, 0x2A	; 42
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	80 61       	ori	r24, 0x10	; 16
     f92:	8c 93       	st	X, r24
	while (get_bit(UART_UCSRA,UCSRA_RXC)==Low);
     f94:	eb e2       	ldi	r30, 0x2B	; 43
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	88 23       	and	r24, r24
     f9c:	dc f7       	brge	.-10     	; 0xf94 <UART_u8RecieveData+0x3e>
	set_bit(UART_UCSRA,UCSRA_RXC);
     f9e:	ab e2       	ldi	r26, 0x2B	; 43
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	eb e2       	ldi	r30, 0x2B	; 43
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	80 68       	ori	r24, 0x80	; 128
     faa:	8c 93       	st	X, r24
	RecievedData=UART_UDR;
     fac:	ec e2       	ldi	r30, 0x2C	; 44
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	80 81       	ld	r24, Z
     fb2:	89 83       	std	Y+1, r24	; 0x01
	return RecievedData;
     fb4:	89 81       	ldd	r24, Y+1	; 0x01
}
     fb6:	0f 90       	pop	r0
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <T1_voidNormalModeInit>:



/*******************************Normal Mode Functions*******************************************/
void T1_voidNormalModeInit(u8 Prescaller,u8 PreloadValue,u8 InterruptState)
{
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <T1_voidNormalModeInit+0x6>
     fc4:	0f 92       	push	r0
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	89 83       	std	Y+1, r24	; 0x01
     fcc:	6a 83       	std	Y+2, r22	; 0x02
     fce:	4b 83       	std	Y+3, r20	; 0x03
	//select mode
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
     fd0:	af e4       	ldi	r26, 0x4F	; 79
     fd2:	b0 e0       	ldi	r27, 0x00	; 0
     fd4:	ef e4       	ldi	r30, 0x4F	; 79
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	8e 7f       	andi	r24, 0xFE	; 254
     fdc:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
     fde:	af e4       	ldi	r26, 0x4F	; 79
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	ef e4       	ldi	r30, 0x4F	; 79
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	8d 7f       	andi	r24, 0xFD	; 253
     fea:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
     fec:	ae e4       	ldi	r26, 0x4E	; 78
     fee:	b0 e0       	ldi	r27, 0x00	; 0
     ff0:	ee e4       	ldi	r30, 0x4E	; 78
     ff2:	f0 e0       	ldi	r31, 0x00	; 0
     ff4:	80 81       	ld	r24, Z
     ff6:	87 7f       	andi	r24, 0xF7	; 247
     ff8:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
     ffa:	ae e4       	ldi	r26, 0x4E	; 78
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	ee e4       	ldi	r30, 0x4E	; 78
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	8f 7e       	andi	r24, 0xEF	; 239
    1006:	8c 93       	st	X, r24
	//Prescaller
	Prescaller&=0x07;
    1008:	89 81       	ldd	r24, Y+1	; 0x01
    100a:	87 70       	andi	r24, 0x07	; 7
    100c:	89 83       	std	Y+1, r24	; 0x01
	T1_TCCR1B&=0xF8;
    100e:	ae e4       	ldi	r26, 0x4E	; 78
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	ee e4       	ldi	r30, 0x4E	; 78
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	88 7f       	andi	r24, 0xF8	; 248
    101a:	8c 93       	st	X, r24
	T1_TCCR1B|=Prescaller;
    101c:	ae e4       	ldi	r26, 0x4E	; 78
    101e:	b0 e0       	ldi	r27, 0x00	; 0
    1020:	ee e4       	ldi	r30, 0x4E	; 78
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	90 81       	ld	r25, Z
    1026:	89 81       	ldd	r24, Y+1	; 0x01
    1028:	89 2b       	or	r24, r25
    102a:	8c 93       	st	X, r24
	T1_TCNT1=PreloadValue;
    102c:	ec e4       	ldi	r30, 0x4C	; 76
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	8a 81       	ldd	r24, Y+2	; 0x02
    1032:	88 2f       	mov	r24, r24
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	91 83       	std	Z+1, r25	; 0x01
    1038:	80 83       	st	Z, r24
	if(InterruptState ==enable)
    103a:	8b 81       	ldd	r24, Y+3	; 0x03
    103c:	81 30       	cpi	r24, 0x01	; 1
    103e:	41 f4       	brne	.+16     	; 0x1050 <T1_voidNormalModeInit+0x92>
	{
		set_bit(T1_TIMSK,T1_TIMSK_TOIE1);
    1040:	a9 e5       	ldi	r26, 0x59	; 89
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	e9 e5       	ldi	r30, 0x59	; 89
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	84 60       	ori	r24, 0x04	; 4
    104c:	8c 93       	st	X, r24
    104e:	0a c0       	rjmp	.+20     	; 0x1064 <T1_voidNormalModeInit+0xa6>
	}
	else if(InterruptState ==disable)
    1050:	8b 81       	ldd	r24, Y+3	; 0x03
    1052:	82 30       	cpi	r24, 0x02	; 2
    1054:	39 f4       	brne	.+14     	; 0x1064 <T1_voidNormalModeInit+0xa6>
	{
		clear_bit(T1_TIMSK,T1_TIMSK_TOIE1);
    1056:	a9 e5       	ldi	r26, 0x59	; 89
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	e9 e5       	ldi	r30, 0x59	; 89
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	8b 7f       	andi	r24, 0xFB	; 251
    1062:	8c 93       	st	X, r24
	}

}
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	cf 91       	pop	r28
    106c:	df 91       	pop	r29
    106e:	08 95       	ret

00001070 <T1_voidCallBackFuncNormalMode>:


void T1_voidCallBackFuncNormalMode(void (*Normalpf)(void))
{
    1070:	df 93       	push	r29
    1072:	cf 93       	push	r28
    1074:	00 d0       	rcall	.+0      	; 0x1076 <T1_voidCallBackFuncNormalMode+0x6>
    1076:	cd b7       	in	r28, 0x3d	; 61
    1078:	de b7       	in	r29, 0x3e	; 62
    107a:	9a 83       	std	Y+2, r25	; 0x02
    107c:	89 83       	std	Y+1, r24	; 0x01
	if(Normalpf!=NULL)
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	9a 81       	ldd	r25, Y+2	; 0x02
    1082:	00 97       	sbiw	r24, 0x00	; 0
    1084:	31 f0       	breq	.+12     	; 0x1092 <T1_voidCallBackFuncNormalMode+0x22>
	{
		GlobalOVPf=Normalpf;
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	9a 81       	ldd	r25, Y+2	; 0x02
    108a:	90 93 95 01 	sts	0x0195, r25
    108e:	80 93 94 01 	sts	0x0194, r24
	}
}
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	cf 91       	pop	r28
    1098:	df 91       	pop	r29
    109a:	08 95       	ret

0000109c <__vector_9>:


void __vector_9(void)   __attribute__((signal));
void __vector_9(void)
{
    109c:	1f 92       	push	r1
    109e:	0f 92       	push	r0
    10a0:	0f b6       	in	r0, 0x3f	; 63
    10a2:	0f 92       	push	r0
    10a4:	11 24       	eor	r1, r1
    10a6:	2f 93       	push	r18
    10a8:	3f 93       	push	r19
    10aa:	4f 93       	push	r20
    10ac:	5f 93       	push	r21
    10ae:	6f 93       	push	r22
    10b0:	7f 93       	push	r23
    10b2:	8f 93       	push	r24
    10b4:	9f 93       	push	r25
    10b6:	af 93       	push	r26
    10b8:	bf 93       	push	r27
    10ba:	ef 93       	push	r30
    10bc:	ff 93       	push	r31
    10be:	df 93       	push	r29
    10c0:	cf 93       	push	r28
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62

	if (GlobalOVPf!=NULL)
    10c6:	80 91 94 01 	lds	r24, 0x0194
    10ca:	90 91 95 01 	lds	r25, 0x0195
    10ce:	00 97       	sbiw	r24, 0x00	; 0
    10d0:	29 f0       	breq	.+10     	; 0x10dc <__vector_9+0x40>
	{
		GlobalOVPf();
    10d2:	e0 91 94 01 	lds	r30, 0x0194
    10d6:	f0 91 95 01 	lds	r31, 0x0195
    10da:	09 95       	icall
	}

}
    10dc:	cf 91       	pop	r28
    10de:	df 91       	pop	r29
    10e0:	ff 91       	pop	r31
    10e2:	ef 91       	pop	r30
    10e4:	bf 91       	pop	r27
    10e6:	af 91       	pop	r26
    10e8:	9f 91       	pop	r25
    10ea:	8f 91       	pop	r24
    10ec:	7f 91       	pop	r23
    10ee:	6f 91       	pop	r22
    10f0:	5f 91       	pop	r21
    10f2:	4f 91       	pop	r20
    10f4:	3f 91       	pop	r19
    10f6:	2f 91       	pop	r18
    10f8:	0f 90       	pop	r0
    10fa:	0f be       	out	0x3f, r0	; 63
    10fc:	0f 90       	pop	r0
    10fe:	1f 90       	pop	r1
    1100:	18 95       	reti

00001102 <T1_voidCTCModeInit>:



/********************************CTC Functions****************************************************/
void T1_voidCTCModeInit(u8 Prescaller,u16 CompareValue,u8 Interruptstate,u8 OC1AState)
{
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	00 d0       	rcall	.+0      	; 0x1108 <T1_voidCTCModeInit+0x6>
    1108:	00 d0       	rcall	.+0      	; 0x110a <T1_voidCTCModeInit+0x8>
    110a:	0f 92       	push	r0
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
    1110:	89 83       	std	Y+1, r24	; 0x01
    1112:	7b 83       	std	Y+3, r23	; 0x03
    1114:	6a 83       	std	Y+2, r22	; 0x02
    1116:	4c 83       	std	Y+4, r20	; 0x04
    1118:	2d 83       	std	Y+5, r18	; 0x05
	//select mode
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    111a:	af e4       	ldi	r26, 0x4F	; 79
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	ef e4       	ldi	r30, 0x4F	; 79
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	8e 7f       	andi	r24, 0xFE	; 254
    1126:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    1128:	af e4       	ldi	r26, 0x4F	; 79
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	ef e4       	ldi	r30, 0x4F	; 79
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	8d 7f       	andi	r24, 0xFD	; 253
    1134:	8c 93       	st	X, r24
	set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    1136:	ae e4       	ldi	r26, 0x4E	; 78
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	ee e4       	ldi	r30, 0x4E	; 78
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	88 60       	ori	r24, 0x08	; 8
    1142:	8c 93       	st	X, r24
	set_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    1144:	ae e4       	ldi	r26, 0x4E	; 78
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	ee e4       	ldi	r30, 0x4E	; 78
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	80 61       	ori	r24, 0x10	; 16
    1150:	8c 93       	st	X, r24
	T1_ICR1=CompareValue;
    1152:	e6 e4       	ldi	r30, 0x46	; 70
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	8a 81       	ldd	r24, Y+2	; 0x02
    1158:	9b 81       	ldd	r25, Y+3	; 0x03
    115a:	91 83       	std	Z+1, r25	; 0x01
    115c:	80 83       	st	Z, r24
	if (Interruptstate==enable)
    115e:	8c 81       	ldd	r24, Y+4	; 0x04
    1160:	81 30       	cpi	r24, 0x01	; 1
    1162:	41 f4       	brne	.+16     	; 0x1174 <T1_voidCTCModeInit+0x72>
	{
		set_bit(T1_TIMSK,T1_TIMSK_OCIE1A);
    1164:	a9 e5       	ldi	r26, 0x59	; 89
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	e9 e5       	ldi	r30, 0x59	; 89
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	80 61       	ori	r24, 0x10	; 16
    1170:	8c 93       	st	X, r24
    1172:	0a c0       	rjmp	.+20     	; 0x1188 <T1_voidCTCModeInit+0x86>
	}
	else if (Interruptstate==disable)
    1174:	8c 81       	ldd	r24, Y+4	; 0x04
    1176:	82 30       	cpi	r24, 0x02	; 2
    1178:	39 f4       	brne	.+14     	; 0x1188 <T1_voidCTCModeInit+0x86>
	{
		clear_bit(T1_TIMSK,T1_TIMSK_OCIE1A);
    117a:	a9 e5       	ldi	r26, 0x59	; 89
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e9 e5       	ldi	r30, 0x59	; 89
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	8f 7e       	andi	r24, 0xEF	; 239
    1186:	8c 93       	st	X, r24
	}
	if(OC1AState==CTC_OC1A_Disconnect)
    1188:	8d 81       	ldd	r24, Y+5	; 0x05
    118a:	81 30       	cpi	r24, 0x01	; 1
    118c:	79 f4       	brne	.+30     	; 0x11ac <T1_voidCTCModeInit+0xaa>
	{//disconnect  pin OC0
		clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    118e:	af e4       	ldi	r26, 0x4F	; 79
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	ef e4       	ldi	r30, 0x4F	; 79
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	8f 7b       	andi	r24, 0xBF	; 191
    119a:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    119c:	af e4       	ldi	r26, 0x4F	; 79
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	ef e4       	ldi	r30, 0x4F	; 79
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8f 77       	andi	r24, 0x7F	; 127
    11a8:	8c 93       	st	X, r24
    11aa:	35 c0       	rjmp	.+106    	; 0x1216 <T1_voidCTCModeInit+0x114>
	}
	else if (OC1AState==CTC_OC1A_Tog)
    11ac:	8d 81       	ldd	r24, Y+5	; 0x05
    11ae:	82 30       	cpi	r24, 0x02	; 2
    11b0:	79 f4       	brne	.+30     	; 0x11d0 <T1_voidCTCModeInit+0xce>
	{	//Tog Pin OC0
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    11b2:	af e4       	ldi	r26, 0x4F	; 79
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	ef e4       	ldi	r30, 0x4F	; 79
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	80 64       	ori	r24, 0x40	; 64
    11be:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    11c0:	af e4       	ldi	r26, 0x4F	; 79
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	ef e4       	ldi	r30, 0x4F	; 79
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	8f 77       	andi	r24, 0x7F	; 127
    11cc:	8c 93       	st	X, r24
    11ce:	23 c0       	rjmp	.+70     	; 0x1216 <T1_voidCTCModeInit+0x114>
	}
	else if (OC1AState==CTC_OC1A_CLr)
    11d0:	8d 81       	ldd	r24, Y+5	; 0x05
    11d2:	83 30       	cpi	r24, 0x03	; 3
    11d4:	79 f4       	brne	.+30     	; 0x11f4 <T1_voidCTCModeInit+0xf2>
	{
		//clr Pin OC0
		clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    11d6:	af e4       	ldi	r26, 0x4F	; 79
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	ef e4       	ldi	r30, 0x4F	; 79
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	80 81       	ld	r24, Z
    11e0:	8f 7b       	andi	r24, 0xBF	; 191
    11e2:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    11e4:	af e4       	ldi	r26, 0x4F	; 79
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	ef e4       	ldi	r30, 0x4F	; 79
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	80 68       	ori	r24, 0x80	; 128
    11f0:	8c 93       	st	X, r24
    11f2:	11 c0       	rjmp	.+34     	; 0x1216 <T1_voidCTCModeInit+0x114>
	}
	else if (OC1AState==CTC_OC1A_Set)
    11f4:	8d 81       	ldd	r24, Y+5	; 0x05
    11f6:	84 30       	cpi	r24, 0x04	; 4
    11f8:	71 f4       	brne	.+28     	; 0x1216 <T1_voidCTCModeInit+0x114>
	{
		//set Pin OC0
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    11fa:	af e4       	ldi	r26, 0x4F	; 79
    11fc:	b0 e0       	ldi	r27, 0x00	; 0
    11fe:	ef e4       	ldi	r30, 0x4F	; 79
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	80 64       	ori	r24, 0x40	; 64
    1206:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    1208:	af e4       	ldi	r26, 0x4F	; 79
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	ef e4       	ldi	r30, 0x4F	; 79
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	80 81       	ld	r24, Z
    1212:	80 68       	ori	r24, 0x80	; 128
    1214:	8c 93       	st	X, r24
	}
	Prescaller&=0x07;
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	87 70       	andi	r24, 0x07	; 7
    121a:	89 83       	std	Y+1, r24	; 0x01
	T1_TCCR1B&=0xF8;
    121c:	ae e4       	ldi	r26, 0x4E	; 78
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	ee e4       	ldi	r30, 0x4E	; 78
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	80 81       	ld	r24, Z
    1226:	88 7f       	andi	r24, 0xF8	; 248
    1228:	8c 93       	st	X, r24
	T1_TCCR1B|=Prescaller;
    122a:	ae e4       	ldi	r26, 0x4E	; 78
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	ee e4       	ldi	r30, 0x4E	; 78
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	90 81       	ld	r25, Z
    1234:	89 81       	ldd	r24, Y+1	; 0x01
    1236:	89 2b       	or	r24, r25
    1238:	8c 93       	st	X, r24
}
    123a:	0f 90       	pop	r0
    123c:	0f 90       	pop	r0
    123e:	0f 90       	pop	r0
    1240:	0f 90       	pop	r0
    1242:	0f 90       	pop	r0
    1244:	cf 91       	pop	r28
    1246:	df 91       	pop	r29
    1248:	08 95       	ret

0000124a <T1_voidCallBackFuncOCA>:


void T1_voidCallBackFuncOCA(void (*CTCApf)(void))
{
    124a:	df 93       	push	r29
    124c:	cf 93       	push	r28
    124e:	00 d0       	rcall	.+0      	; 0x1250 <T1_voidCallBackFuncOCA+0x6>
    1250:	cd b7       	in	r28, 0x3d	; 61
    1252:	de b7       	in	r29, 0x3e	; 62
    1254:	9a 83       	std	Y+2, r25	; 0x02
    1256:	89 83       	std	Y+1, r24	; 0x01
	if(CTCApf!=NULL)
    1258:	89 81       	ldd	r24, Y+1	; 0x01
    125a:	9a 81       	ldd	r25, Y+2	; 0x02
    125c:	00 97       	sbiw	r24, 0x00	; 0
    125e:	31 f0       	breq	.+12     	; 0x126c <T1_voidCallBackFuncOCA+0x22>
	{
		GlobalOCAPf=CTCApf;
    1260:	89 81       	ldd	r24, Y+1	; 0x01
    1262:	9a 81       	ldd	r25, Y+2	; 0x02
    1264:	90 93 97 01 	sts	0x0197, r25
    1268:	80 93 96 01 	sts	0x0196, r24
	}
}
    126c:	0f 90       	pop	r0
    126e:	0f 90       	pop	r0
    1270:	cf 91       	pop	r28
    1272:	df 91       	pop	r29
    1274:	08 95       	ret

00001276 <__vector_7>:


void __vector_7(void)   __attribute__((signal));
void __vector_7(void)
{
    1276:	1f 92       	push	r1
    1278:	0f 92       	push	r0
    127a:	0f b6       	in	r0, 0x3f	; 63
    127c:	0f 92       	push	r0
    127e:	11 24       	eor	r1, r1
    1280:	2f 93       	push	r18
    1282:	3f 93       	push	r19
    1284:	4f 93       	push	r20
    1286:	5f 93       	push	r21
    1288:	6f 93       	push	r22
    128a:	7f 93       	push	r23
    128c:	8f 93       	push	r24
    128e:	9f 93       	push	r25
    1290:	af 93       	push	r26
    1292:	bf 93       	push	r27
    1294:	ef 93       	push	r30
    1296:	ff 93       	push	r31
    1298:	df 93       	push	r29
    129a:	cf 93       	push	r28
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62

	if (GlobalOCAPf!=NULL)
    12a0:	80 91 96 01 	lds	r24, 0x0196
    12a4:	90 91 97 01 	lds	r25, 0x0197
    12a8:	00 97       	sbiw	r24, 0x00	; 0
    12aa:	29 f0       	breq	.+10     	; 0x12b6 <__vector_7+0x40>
	{
		GlobalOCAPf();
    12ac:	e0 91 96 01 	lds	r30, 0x0196
    12b0:	f0 91 97 01 	lds	r31, 0x0197
    12b4:	09 95       	icall
	}
}
    12b6:	cf 91       	pop	r28
    12b8:	df 91       	pop	r29
    12ba:	ff 91       	pop	r31
    12bc:	ef 91       	pop	r30
    12be:	bf 91       	pop	r27
    12c0:	af 91       	pop	r26
    12c2:	9f 91       	pop	r25
    12c4:	8f 91       	pop	r24
    12c6:	7f 91       	pop	r23
    12c8:	6f 91       	pop	r22
    12ca:	5f 91       	pop	r21
    12cc:	4f 91       	pop	r20
    12ce:	3f 91       	pop	r19
    12d0:	2f 91       	pop	r18
    12d2:	0f 90       	pop	r0
    12d4:	0f be       	out	0x3f, r0	; 63
    12d6:	0f 90       	pop	r0
    12d8:	1f 90       	pop	r1
    12da:	18 95       	reti

000012dc <T1_voidCallBackFuncOCB>:


void T1_voidCallBackFuncOCB(void (*CTCBpf)(void))
{
    12dc:	df 93       	push	r29
    12de:	cf 93       	push	r28
    12e0:	00 d0       	rcall	.+0      	; 0x12e2 <T1_voidCallBackFuncOCB+0x6>
    12e2:	cd b7       	in	r28, 0x3d	; 61
    12e4:	de b7       	in	r29, 0x3e	; 62
    12e6:	9a 83       	std	Y+2, r25	; 0x02
    12e8:	89 83       	std	Y+1, r24	; 0x01
	if(CTCBpf!=NULL)
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	9a 81       	ldd	r25, Y+2	; 0x02
    12ee:	00 97       	sbiw	r24, 0x00	; 0
    12f0:	31 f0       	breq	.+12     	; 0x12fe <T1_voidCallBackFuncOCB+0x22>
	{
		GlobalOCBPf=CTCBpf;
    12f2:	89 81       	ldd	r24, Y+1	; 0x01
    12f4:	9a 81       	ldd	r25, Y+2	; 0x02
    12f6:	90 93 99 01 	sts	0x0199, r25
    12fa:	80 93 98 01 	sts	0x0198, r24
	}
}
    12fe:	0f 90       	pop	r0
    1300:	0f 90       	pop	r0
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <__vector_8>:


void __vector_8(void)   __attribute__((signal));
void __vector_8(void)
{
    1308:	1f 92       	push	r1
    130a:	0f 92       	push	r0
    130c:	0f b6       	in	r0, 0x3f	; 63
    130e:	0f 92       	push	r0
    1310:	11 24       	eor	r1, r1
    1312:	2f 93       	push	r18
    1314:	3f 93       	push	r19
    1316:	4f 93       	push	r20
    1318:	5f 93       	push	r21
    131a:	6f 93       	push	r22
    131c:	7f 93       	push	r23
    131e:	8f 93       	push	r24
    1320:	9f 93       	push	r25
    1322:	af 93       	push	r26
    1324:	bf 93       	push	r27
    1326:	ef 93       	push	r30
    1328:	ff 93       	push	r31
    132a:	df 93       	push	r29
    132c:	cf 93       	push	r28
    132e:	cd b7       	in	r28, 0x3d	; 61
    1330:	de b7       	in	r29, 0x3e	; 62

	if (GlobalOCBPf!=NULL)
    1332:	80 91 98 01 	lds	r24, 0x0198
    1336:	90 91 99 01 	lds	r25, 0x0199
    133a:	00 97       	sbiw	r24, 0x00	; 0
    133c:	29 f0       	breq	.+10     	; 0x1348 <__vector_8+0x40>
	{
		GlobalOCBPf();
    133e:	e0 91 98 01 	lds	r30, 0x0198
    1342:	f0 91 99 01 	lds	r31, 0x0199
    1346:	09 95       	icall
	}
}
    1348:	cf 91       	pop	r28
    134a:	df 91       	pop	r29
    134c:	ff 91       	pop	r31
    134e:	ef 91       	pop	r30
    1350:	bf 91       	pop	r27
    1352:	af 91       	pop	r26
    1354:	9f 91       	pop	r25
    1356:	8f 91       	pop	r24
    1358:	7f 91       	pop	r23
    135a:	6f 91       	pop	r22
    135c:	5f 91       	pop	r21
    135e:	4f 91       	pop	r20
    1360:	3f 91       	pop	r19
    1362:	2f 91       	pop	r18
    1364:	0f 90       	pop	r0
    1366:	0f be       	out	0x3f, r0	; 63
    1368:	0f 90       	pop	r0
    136a:	1f 90       	pop	r1
    136c:	18 95       	reti

0000136e <T1_voidFastPWMFixedTop>:



/*******************************Fast PWM*********************************/
void T1_voidFastPWMFixedTop(u8 Type,u8 PreScaller ,u8 PWMMode , u8 DutyCycle)
{
    136e:	df 93       	push	r29
    1370:	cf 93       	push	r28
    1372:	00 d0       	rcall	.+0      	; 0x1374 <T1_voidFastPWMFixedTop+0x6>
    1374:	00 d0       	rcall	.+0      	; 0x1376 <T1_voidFastPWMFixedTop+0x8>
    1376:	cd b7       	in	r28, 0x3d	; 61
    1378:	de b7       	in	r29, 0x3e	; 62
    137a:	89 83       	std	Y+1, r24	; 0x01
    137c:	6a 83       	std	Y+2, r22	; 0x02
    137e:	4b 83       	std	Y+3, r20	; 0x03
    1380:	2c 83       	std	Y+4, r18	; 0x04
	//prescaller
	PreScaller&=0x07;
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	87 70       	andi	r24, 0x07	; 7
    1386:	8a 83       	std	Y+2, r24	; 0x02
	T1_TCCR1B&=0xF8;
    1388:	ae e4       	ldi	r26, 0x4E	; 78
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	ee e4       	ldi	r30, 0x4E	; 78
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	88 7f       	andi	r24, 0xF8	; 248
    1394:	8c 93       	st	X, r24
	T1_TCCR1B|=PreScaller;
    1396:	ae e4       	ldi	r26, 0x4E	; 78
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	ee e4       	ldi	r30, 0x4E	; 78
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	90 81       	ld	r25, Z
    13a0:	8a 81       	ldd	r24, Y+2	; 0x02
    13a2:	89 2b       	or	r24, r25
    13a4:	8c 93       	st	X, r24
	//select mode
	if (PWMMode==NonInverting)
    13a6:	8b 81       	ldd	r24, Y+3	; 0x03
    13a8:	82 30       	cpi	r24, 0x02	; 2
    13aa:	79 f4       	brne	.+30     	; 0x13ca <T1_voidFastPWMFixedTop+0x5c>
	{
		clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    13ac:	af e4       	ldi	r26, 0x4F	; 79
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	ef e4       	ldi	r30, 0x4F	; 79
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	8f 7b       	andi	r24, 0xBF	; 191
    13b8:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    13ba:	af e4       	ldi	r26, 0x4F	; 79
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	ef e4       	ldi	r30, 0x4F	; 79
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	80 68       	ori	r24, 0x80	; 128
    13c6:	8c 93       	st	X, r24
    13c8:	11 c0       	rjmp	.+34     	; 0x13ec <T1_voidFastPWMFixedTop+0x7e>
	}
	else if (PWMMode==Inverting)
    13ca:	8b 81       	ldd	r24, Y+3	; 0x03
    13cc:	81 30       	cpi	r24, 0x01	; 1
    13ce:	71 f4       	brne	.+28     	; 0x13ec <T1_voidFastPWMFixedTop+0x7e>
	{
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1B0);
    13d0:	af e4       	ldi	r26, 0x4F	; 79
    13d2:	b0 e0       	ldi	r27, 0x00	; 0
    13d4:	ef e4       	ldi	r30, 0x4F	; 79
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	80 81       	ld	r24, Z
    13da:	80 61       	ori	r24, 0x10	; 16
    13dc:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_COM1B1);
    13de:	af e4       	ldi	r26, 0x4F	; 79
    13e0:	b0 e0       	ldi	r27, 0x00	; 0
    13e2:	ef e4       	ldi	r30, 0x4F	; 79
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	80 62       	ori	r24, 0x20	; 32
    13ea:	8c 93       	st	X, r24
	}
	//select Type & set duty cycle
	if (Type==FastPWM_8Bit)
    13ec:	89 81       	ldd	r24, Y+1	; 0x01
    13ee:	88 23       	and	r24, r24
    13f0:	09 f0       	breq	.+2      	; 0x13f4 <T1_voidFastPWMFixedTop+0x86>
    13f2:	5f c0       	rjmp	.+190    	; 0x14b2 <T1_voidFastPWMFixedTop+0x144>
	{
		set_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    13f4:	af e4       	ldi	r26, 0x4F	; 79
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	ef e4       	ldi	r30, 0x4F	; 79
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	81 60       	ori	r24, 0x01	; 1
    1400:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    1402:	af e4       	ldi	r26, 0x4F	; 79
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	ef e4       	ldi	r30, 0x4F	; 79
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	8d 7f       	andi	r24, 0xFD	; 253
    140e:	8c 93       	st	X, r24
		set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    1410:	ae e4       	ldi	r26, 0x4E	; 78
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	ee e4       	ldi	r30, 0x4E	; 78
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	88 60       	ori	r24, 0x08	; 8
    141c:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    141e:	ae e4       	ldi	r26, 0x4E	; 78
    1420:	b0 e0       	ldi	r27, 0x00	; 0
    1422:	ee e4       	ldi	r30, 0x4E	; 78
    1424:	f0 e0       	ldi	r31, 0x00	; 0
    1426:	80 81       	ld	r24, Z
    1428:	8f 7e       	andi	r24, 0xEF	; 239
    142a:	8c 93       	st	X, r24
		if (PWMMode==Inverting)
    142c:	8b 81       	ldd	r24, Y+3	; 0x03
    142e:	81 30       	cpi	r24, 0x01	; 1
    1430:	01 f5       	brne	.+64     	; 0x1472 <T1_voidFastPWMFixedTop+0x104>
		{
			T1_OCR1A = (FastPWM_8BitTopValue*(100-DutyCycle))/100;
    1432:	ea e4       	ldi	r30, 0x4A	; 74
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	8c 81       	ldd	r24, Y+4	; 0x04
    1438:	28 2f       	mov	r18, r24
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	84 e6       	ldi	r24, 0x64	; 100
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	ac 01       	movw	r20, r24
    1442:	42 1b       	sub	r20, r18
    1444:	53 0b       	sbc	r21, r19
    1446:	ca 01       	movw	r24, r20
    1448:	9c 01       	movw	r18, r24
    144a:	22 0f       	add	r18, r18
    144c:	33 1f       	adc	r19, r19
    144e:	c9 01       	movw	r24, r18
    1450:	96 95       	lsr	r25
    1452:	98 2f       	mov	r25, r24
    1454:	88 27       	eor	r24, r24
    1456:	97 95       	ror	r25
    1458:	87 95       	ror	r24
    145a:	82 1b       	sub	r24, r18
    145c:	93 0b       	sbc	r25, r19
    145e:	84 0f       	add	r24, r20
    1460:	95 1f       	adc	r25, r21
    1462:	24 e6       	ldi	r18, 0x64	; 100
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	b9 01       	movw	r22, r18
    1468:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    146c:	cb 01       	movw	r24, r22
    146e:	91 83       	std	Z+1, r25	; 0x01
    1470:	80 83       	st	Z, r24
		}
		if (PWMMode==NonInverting)
    1472:	8b 81       	ldd	r24, Y+3	; 0x03
    1474:	82 30       	cpi	r24, 0x02	; 2
    1476:	09 f0       	breq	.+2      	; 0x147a <T1_voidFastPWMFixedTop+0x10c>
    1478:	d2 c0       	rjmp	.+420    	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
		{
			T1_OCR1A = (FastPWM_8BitTopValue*DutyCycle)/100;
    147a:	ea e4       	ldi	r30, 0x4A	; 74
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	8c 81       	ldd	r24, Y+4	; 0x04
    1480:	48 2f       	mov	r20, r24
    1482:	50 e0       	ldi	r21, 0x00	; 0
    1484:	ca 01       	movw	r24, r20
    1486:	9c 01       	movw	r18, r24
    1488:	22 0f       	add	r18, r18
    148a:	33 1f       	adc	r19, r19
    148c:	c9 01       	movw	r24, r18
    148e:	96 95       	lsr	r25
    1490:	98 2f       	mov	r25, r24
    1492:	88 27       	eor	r24, r24
    1494:	97 95       	ror	r25
    1496:	87 95       	ror	r24
    1498:	82 1b       	sub	r24, r18
    149a:	93 0b       	sbc	r25, r19
    149c:	84 0f       	add	r24, r20
    149e:	95 1f       	adc	r25, r21
    14a0:	24 e6       	ldi	r18, 0x64	; 100
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	b9 01       	movw	r22, r18
    14a6:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    14aa:	cb 01       	movw	r24, r22
    14ac:	91 83       	std	Z+1, r25	; 0x01
    14ae:	80 83       	st	Z, r24
    14b0:	b6 c0       	rjmp	.+364    	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
		}
	}
	else if (Type==FastPWM_9Bit)
    14b2:	89 81       	ldd	r24, Y+1	; 0x01
    14b4:	81 30       	cpi	r24, 0x01	; 1
    14b6:	09 f0       	breq	.+2      	; 0x14ba <T1_voidFastPWMFixedTop+0x14c>
    14b8:	58 c0       	rjmp	.+176    	; 0x156a <T1_voidFastPWMFixedTop+0x1fc>
	{
		clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    14ba:	af e4       	ldi	r26, 0x4F	; 79
    14bc:	b0 e0       	ldi	r27, 0x00	; 0
    14be:	ef e4       	ldi	r30, 0x4F	; 79
    14c0:	f0 e0       	ldi	r31, 0x00	; 0
    14c2:	80 81       	ld	r24, Z
    14c4:	8e 7f       	andi	r24, 0xFE	; 254
    14c6:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    14c8:	af e4       	ldi	r26, 0x4F	; 79
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	ef e4       	ldi	r30, 0x4F	; 79
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	82 60       	ori	r24, 0x02	; 2
    14d4:	8c 93       	st	X, r24
		set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    14d6:	ae e4       	ldi	r26, 0x4E	; 78
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	ee e4       	ldi	r30, 0x4E	; 78
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	88 60       	ori	r24, 0x08	; 8
    14e2:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    14e4:	ae e4       	ldi	r26, 0x4E	; 78
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	ee e4       	ldi	r30, 0x4E	; 78
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	80 81       	ld	r24, Z
    14ee:	8f 7e       	andi	r24, 0xEF	; 239
    14f0:	8c 93       	st	X, r24
		if (PWMMode==Inverting)
    14f2:	8b 81       	ldd	r24, Y+3	; 0x03
    14f4:	81 30       	cpi	r24, 0x01	; 1
    14f6:	e9 f4       	brne	.+58     	; 0x1532 <T1_voidFastPWMFixedTop+0x1c4>
		{
			T1_OCR1A = (FastPWM_9BitTopValue*(100-DutyCycle))/100;
    14f8:	ea e4       	ldi	r30, 0x4A	; 74
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	8c 81       	ldd	r24, Y+4	; 0x04
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	84 e6       	ldi	r24, 0x64	; 100
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	ac 01       	movw	r20, r24
    1508:	42 1b       	sub	r20, r18
    150a:	53 0b       	sbc	r21, r19
    150c:	9a 01       	movw	r18, r20
    150e:	8f ef       	ldi	r24, 0xFF	; 255
    1510:	91 e0       	ldi	r25, 0x01	; 1
    1512:	ac 01       	movw	r20, r24
    1514:	24 9f       	mul	r18, r20
    1516:	c0 01       	movw	r24, r0
    1518:	25 9f       	mul	r18, r21
    151a:	90 0d       	add	r25, r0
    151c:	34 9f       	mul	r19, r20
    151e:	90 0d       	add	r25, r0
    1520:	11 24       	eor	r1, r1
    1522:	24 e6       	ldi	r18, 0x64	; 100
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	b9 01       	movw	r22, r18
    1528:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    152c:	cb 01       	movw	r24, r22
    152e:	91 83       	std	Z+1, r25	; 0x01
    1530:	80 83       	st	Z, r24
		}
		if (PWMMode==NonInverting)
    1532:	8b 81       	ldd	r24, Y+3	; 0x03
    1534:	82 30       	cpi	r24, 0x02	; 2
    1536:	09 f0       	breq	.+2      	; 0x153a <T1_voidFastPWMFixedTop+0x1cc>
    1538:	72 c0       	rjmp	.+228    	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
		{
			T1_OCR1A = (FastPWM_9BitTopValue*DutyCycle)/100;
    153a:	ea e4       	ldi	r30, 0x4A	; 74
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	8c 81       	ldd	r24, Y+4	; 0x04
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	8f ef       	ldi	r24, 0xFF	; 255
    1546:	91 e0       	ldi	r25, 0x01	; 1
    1548:	ac 01       	movw	r20, r24
    154a:	24 9f       	mul	r18, r20
    154c:	c0 01       	movw	r24, r0
    154e:	25 9f       	mul	r18, r21
    1550:	90 0d       	add	r25, r0
    1552:	34 9f       	mul	r19, r20
    1554:	90 0d       	add	r25, r0
    1556:	11 24       	eor	r1, r1
    1558:	24 e6       	ldi	r18, 0x64	; 100
    155a:	30 e0       	ldi	r19, 0x00	; 0
    155c:	b9 01       	movw	r22, r18
    155e:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1562:	cb 01       	movw	r24, r22
    1564:	91 83       	std	Z+1, r25	; 0x01
    1566:	80 83       	st	Z, r24
    1568:	5a c0       	rjmp	.+180    	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
		}
	}
	else if (Type==FastPWM_10Bit)
    156a:	89 81       	ldd	r24, Y+1	; 0x01
    156c:	82 30       	cpi	r24, 0x02	; 2
    156e:	09 f0       	breq	.+2      	; 0x1572 <T1_voidFastPWMFixedTop+0x204>
    1570:	56 c0       	rjmp	.+172    	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
	{
		set_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    1572:	af e4       	ldi	r26, 0x4F	; 79
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	ef e4       	ldi	r30, 0x4F	; 79
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	81 60       	ori	r24, 0x01	; 1
    157e:	8c 93       	st	X, r24
		set_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    1580:	af e4       	ldi	r26, 0x4F	; 79
    1582:	b0 e0       	ldi	r27, 0x00	; 0
    1584:	ef e4       	ldi	r30, 0x4F	; 79
    1586:	f0 e0       	ldi	r31, 0x00	; 0
    1588:	80 81       	ld	r24, Z
    158a:	82 60       	ori	r24, 0x02	; 2
    158c:	8c 93       	st	X, r24
		set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    158e:	ae e4       	ldi	r26, 0x4E	; 78
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	ee e4       	ldi	r30, 0x4E	; 78
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	88 60       	ori	r24, 0x08	; 8
    159a:	8c 93       	st	X, r24
		clear_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    159c:	ae e4       	ldi	r26, 0x4E	; 78
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	ee e4       	ldi	r30, 0x4E	; 78
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	8f 7e       	andi	r24, 0xEF	; 239
    15a8:	8c 93       	st	X, r24
		if (PWMMode==Inverting)
    15aa:	8b 81       	ldd	r24, Y+3	; 0x03
    15ac:	81 30       	cpi	r24, 0x01	; 1
    15ae:	e9 f4       	brne	.+58     	; 0x15ea <T1_voidFastPWMFixedTop+0x27c>
		{
			T1_OCR1A = (FastPWM_10BitTopValue*(100-DutyCycle))/100;
    15b0:	ea e4       	ldi	r30, 0x4A	; 74
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	8c 81       	ldd	r24, Y+4	; 0x04
    15b6:	28 2f       	mov	r18, r24
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	84 e6       	ldi	r24, 0x64	; 100
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	ac 01       	movw	r20, r24
    15c0:	42 1b       	sub	r20, r18
    15c2:	53 0b       	sbc	r21, r19
    15c4:	9a 01       	movw	r18, r20
    15c6:	8f ef       	ldi	r24, 0xFF	; 255
    15c8:	93 e0       	ldi	r25, 0x03	; 3
    15ca:	ac 01       	movw	r20, r24
    15cc:	24 9f       	mul	r18, r20
    15ce:	c0 01       	movw	r24, r0
    15d0:	25 9f       	mul	r18, r21
    15d2:	90 0d       	add	r25, r0
    15d4:	34 9f       	mul	r19, r20
    15d6:	90 0d       	add	r25, r0
    15d8:	11 24       	eor	r1, r1
    15da:	24 e6       	ldi	r18, 0x64	; 100
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	b9 01       	movw	r22, r18
    15e0:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    15e4:	cb 01       	movw	r24, r22
    15e6:	91 83       	std	Z+1, r25	; 0x01
    15e8:	80 83       	st	Z, r24
		}
		if (PWMMode==NonInverting)
    15ea:	8b 81       	ldd	r24, Y+3	; 0x03
    15ec:	82 30       	cpi	r24, 0x02	; 2
    15ee:	b9 f4       	brne	.+46     	; 0x161e <T1_voidFastPWMFixedTop+0x2b0>
		{
			T1_OCR1A = (FastPWM_10BitTopValue*DutyCycle)/100;
    15f0:	ea e4       	ldi	r30, 0x4A	; 74
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	8c 81       	ldd	r24, Y+4	; 0x04
    15f6:	28 2f       	mov	r18, r24
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	8f ef       	ldi	r24, 0xFF	; 255
    15fc:	93 e0       	ldi	r25, 0x03	; 3
    15fe:	ac 01       	movw	r20, r24
    1600:	24 9f       	mul	r18, r20
    1602:	c0 01       	movw	r24, r0
    1604:	25 9f       	mul	r18, r21
    1606:	90 0d       	add	r25, r0
    1608:	34 9f       	mul	r19, r20
    160a:	90 0d       	add	r25, r0
    160c:	11 24       	eor	r1, r1
    160e:	24 e6       	ldi	r18, 0x64	; 100
    1610:	30 e0       	ldi	r19, 0x00	; 0
    1612:	b9 01       	movw	r22, r18
    1614:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1618:	cb 01       	movw	r24, r22
    161a:	91 83       	std	Z+1, r25	; 0x01
    161c:	80 83       	st	Z, r24
		}
	}

}
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	0f 90       	pop	r0
    1624:	0f 90       	pop	r0
    1626:	cf 91       	pop	r28
    1628:	df 91       	pop	r29
    162a:	08 95       	ret

0000162c <T1_voidFastPWMSetTop>:


void T1_voidFastPWMSetTop(u8 Type,u8 PreScaller ,u8 PWMMode ,u16 TopValue, u8 DutyCycle)
{
    162c:	0f 93       	push	r16
    162e:	df 93       	push	r29
    1630:	cf 93       	push	r28
    1632:	00 d0       	rcall	.+0      	; 0x1634 <T1_voidFastPWMSetTop+0x8>
    1634:	00 d0       	rcall	.+0      	; 0x1636 <T1_voidFastPWMSetTop+0xa>
    1636:	00 d0       	rcall	.+0      	; 0x1638 <T1_voidFastPWMSetTop+0xc>
    1638:	cd b7       	in	r28, 0x3d	; 61
    163a:	de b7       	in	r29, 0x3e	; 62
    163c:	89 83       	std	Y+1, r24	; 0x01
    163e:	6a 83       	std	Y+2, r22	; 0x02
    1640:	4b 83       	std	Y+3, r20	; 0x03
    1642:	3d 83       	std	Y+5, r19	; 0x05
    1644:	2c 83       	std	Y+4, r18	; 0x04
    1646:	0e 83       	std	Y+6, r16	; 0x06
	//prescaller
		PreScaller&=0x07;
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	87 70       	andi	r24, 0x07	; 7
    164c:	8a 83       	std	Y+2, r24	; 0x02
		T1_TCCR1B&=0xF8;
    164e:	ae e4       	ldi	r26, 0x4E	; 78
    1650:	b0 e0       	ldi	r27, 0x00	; 0
    1652:	ee e4       	ldi	r30, 0x4E	; 78
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	80 81       	ld	r24, Z
    1658:	88 7f       	andi	r24, 0xF8	; 248
    165a:	8c 93       	st	X, r24
		T1_TCCR1B|=PreScaller;
    165c:	ae e4       	ldi	r26, 0x4E	; 78
    165e:	b0 e0       	ldi	r27, 0x00	; 0
    1660:	ee e4       	ldi	r30, 0x4E	; 78
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	90 81       	ld	r25, Z
    1666:	8a 81       	ldd	r24, Y+2	; 0x02
    1668:	89 2b       	or	r24, r25
    166a:	8c 93       	st	X, r24
		//select mode
		if (PWMMode==NonInverting)
    166c:	8b 81       	ldd	r24, Y+3	; 0x03
    166e:	82 30       	cpi	r24, 0x02	; 2
    1670:	79 f4       	brne	.+30     	; 0x1690 <T1_voidFastPWMSetTop+0x64>
		{
			clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    1672:	af e4       	ldi	r26, 0x4F	; 79
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	ef e4       	ldi	r30, 0x4F	; 79
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	8f 7b       	andi	r24, 0xBF	; 191
    167e:	8c 93       	st	X, r24
			set_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    1680:	af e4       	ldi	r26, 0x4F	; 79
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	ef e4       	ldi	r30, 0x4F	; 79
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	80 68       	ori	r24, 0x80	; 128
    168c:	8c 93       	st	X, r24
    168e:	11 c0       	rjmp	.+34     	; 0x16b2 <T1_voidFastPWMSetTop+0x86>
		}
		else if (PWMMode==Inverting)
    1690:	8b 81       	ldd	r24, Y+3	; 0x03
    1692:	81 30       	cpi	r24, 0x01	; 1
    1694:	71 f4       	brne	.+28     	; 0x16b2 <T1_voidFastPWMSetTop+0x86>
		{
			set_bit(T1_TCCR1A,T1_TCCR1A_COM1B0);
    1696:	af e4       	ldi	r26, 0x4F	; 79
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	ef e4       	ldi	r30, 0x4F	; 79
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	80 61       	ori	r24, 0x10	; 16
    16a2:	8c 93       	st	X, r24
			set_bit(T1_TCCR1A,T1_TCCR1A_COM1B1);
    16a4:	af e4       	ldi	r26, 0x4F	; 79
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ef e4       	ldi	r30, 0x4F	; 79
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	80 62       	ori	r24, 0x20	; 32
    16b0:	8c 93       	st	X, r24
		}

		//select Type & set duty cycle & Set top value
		if (Type==FastPWM_ICR1)
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    16b4:	83 30       	cpi	r24, 0x03	; 3
    16b6:	09 f0       	breq	.+2      	; 0x16ba <T1_voidFastPWMSetTop+0x8e>
    16b8:	5e c0       	rjmp	.+188    	; 0x1776 <T1_voidFastPWMSetTop+0x14a>
		{
			clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    16ba:	af e4       	ldi	r26, 0x4F	; 79
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	ef e4       	ldi	r30, 0x4F	; 79
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	8e 7f       	andi	r24, 0xFE	; 254
    16c6:	8c 93       	st	X, r24
			set_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    16c8:	af e4       	ldi	r26, 0x4F	; 79
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	ef e4       	ldi	r30, 0x4F	; 79
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	82 60       	ori	r24, 0x02	; 2
    16d4:	8c 93       	st	X, r24
			set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    16d6:	ae e4       	ldi	r26, 0x4E	; 78
    16d8:	b0 e0       	ldi	r27, 0x00	; 0
    16da:	ee e4       	ldi	r30, 0x4E	; 78
    16dc:	f0 e0       	ldi	r31, 0x00	; 0
    16de:	80 81       	ld	r24, Z
    16e0:	88 60       	ori	r24, 0x08	; 8
    16e2:	8c 93       	st	X, r24
			set_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    16e4:	ae e4       	ldi	r26, 0x4E	; 78
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	ee e4       	ldi	r30, 0x4E	; 78
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	80 61       	ori	r24, 0x10	; 16
    16f0:	8c 93       	st	X, r24
			T1_ICR1=TopValue;
    16f2:	e6 e4       	ldi	r30, 0x46	; 70
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	8c 81       	ldd	r24, Y+4	; 0x04
    16f8:	9d 81       	ldd	r25, Y+5	; 0x05
    16fa:	91 83       	std	Z+1, r25	; 0x01
    16fc:	80 83       	st	Z, r24
			if (PWMMode==Inverting)
    16fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1700:	81 30       	cpi	r24, 0x01	; 1
    1702:	e9 f4       	brne	.+58     	; 0x173e <T1_voidFastPWMSetTop+0x112>
			{
				T1_OCR1A = (TopValue*(100-DutyCycle))/100;
    1704:	ea e4       	ldi	r30, 0x4A	; 74
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	8e 81       	ldd	r24, Y+6	; 0x06
    170a:	28 2f       	mov	r18, r24
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	84 e6       	ldi	r24, 0x64	; 100
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	82 1b       	sub	r24, r18
    1714:	93 0b       	sbc	r25, r19
    1716:	9c 01       	movw	r18, r24
    1718:	8c 81       	ldd	r24, Y+4	; 0x04
    171a:	9d 81       	ldd	r25, Y+5	; 0x05
    171c:	ac 01       	movw	r20, r24
    171e:	24 9f       	mul	r18, r20
    1720:	c0 01       	movw	r24, r0
    1722:	25 9f       	mul	r18, r21
    1724:	90 0d       	add	r25, r0
    1726:	34 9f       	mul	r19, r20
    1728:	90 0d       	add	r25, r0
    172a:	11 24       	eor	r1, r1
    172c:	24 e6       	ldi	r18, 0x64	; 100
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	b9 01       	movw	r22, r18
    1732:	0e 94 13 29 	call	0x5226	; 0x5226 <__udivmodhi4>
    1736:	cb 01       	movw	r24, r22
    1738:	91 83       	std	Z+1, r25	; 0x01
    173a:	80 83       	st	Z, r24
    173c:	7c c0       	rjmp	.+248    	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
			}
			else if (PWMMode==NonInverting)
    173e:	8b 81       	ldd	r24, Y+3	; 0x03
    1740:	82 30       	cpi	r24, 0x02	; 2
    1742:	09 f0       	breq	.+2      	; 0x1746 <T1_voidFastPWMSetTop+0x11a>
    1744:	78 c0       	rjmp	.+240    	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
			{
				T1_OCR1A = (TopValue*DutyCycle)/100;
    1746:	ea e4       	ldi	r30, 0x4A	; 74
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	8e 81       	ldd	r24, Y+6	; 0x06
    174c:	28 2f       	mov	r18, r24
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	8c 81       	ldd	r24, Y+4	; 0x04
    1752:	9d 81       	ldd	r25, Y+5	; 0x05
    1754:	ac 01       	movw	r20, r24
    1756:	24 9f       	mul	r18, r20
    1758:	c0 01       	movw	r24, r0
    175a:	25 9f       	mul	r18, r21
    175c:	90 0d       	add	r25, r0
    175e:	34 9f       	mul	r19, r20
    1760:	90 0d       	add	r25, r0
    1762:	11 24       	eor	r1, r1
    1764:	24 e6       	ldi	r18, 0x64	; 100
    1766:	30 e0       	ldi	r19, 0x00	; 0
    1768:	b9 01       	movw	r22, r18
    176a:	0e 94 13 29 	call	0x5226	; 0x5226 <__udivmodhi4>
    176e:	cb 01       	movw	r24, r22
    1770:	91 83       	std	Z+1, r25	; 0x01
    1772:	80 83       	st	Z, r24
    1774:	60 c0       	rjmp	.+192    	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
			}
		}
		else if (Type==FastPWM_OCR1A)
    1776:	89 81       	ldd	r24, Y+1	; 0x01
    1778:	84 30       	cpi	r24, 0x04	; 4
    177a:	09 f0       	breq	.+2      	; 0x177e <T1_voidFastPWMSetTop+0x152>
    177c:	5c c0       	rjmp	.+184    	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
		{
			set_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    177e:	af e4       	ldi	r26, 0x4F	; 79
    1780:	b0 e0       	ldi	r27, 0x00	; 0
    1782:	ef e4       	ldi	r30, 0x4F	; 79
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	80 81       	ld	r24, Z
    1788:	81 60       	ori	r24, 0x01	; 1
    178a:	8c 93       	st	X, r24
			set_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    178c:	af e4       	ldi	r26, 0x4F	; 79
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	ef e4       	ldi	r30, 0x4F	; 79
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	82 60       	ori	r24, 0x02	; 2
    1798:	8c 93       	st	X, r24
			set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    179a:	ae e4       	ldi	r26, 0x4E	; 78
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	ee e4       	ldi	r30, 0x4E	; 78
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	88 60       	ori	r24, 0x08	; 8
    17a6:	8c 93       	st	X, r24
			set_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    17a8:	ae e4       	ldi	r26, 0x4E	; 78
    17aa:	b0 e0       	ldi	r27, 0x00	; 0
    17ac:	ee e4       	ldi	r30, 0x4E	; 78
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	80 81       	ld	r24, Z
    17b2:	80 61       	ori	r24, 0x10	; 16
    17b4:	8c 93       	st	X, r24
			T1_OCR1A=TopValue;
    17b6:	ea e4       	ldi	r30, 0x4A	; 74
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	8c 81       	ldd	r24, Y+4	; 0x04
    17bc:	9d 81       	ldd	r25, Y+5	; 0x05
    17be:	91 83       	std	Z+1, r25	; 0x01
    17c0:	80 83       	st	Z, r24
			if (PWMMode==Inverting)
    17c2:	8b 81       	ldd	r24, Y+3	; 0x03
    17c4:	81 30       	cpi	r24, 0x01	; 1
    17c6:	e9 f4       	brne	.+58     	; 0x1802 <T1_voidFastPWMSetTop+0x1d6>
			{
				T1_OCR1B = (TopValue*(100-DutyCycle))/100;
    17c8:	e8 e4       	ldi	r30, 0x48	; 72
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	8e 81       	ldd	r24, Y+6	; 0x06
    17ce:	28 2f       	mov	r18, r24
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	84 e6       	ldi	r24, 0x64	; 100
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	82 1b       	sub	r24, r18
    17d8:	93 0b       	sbc	r25, r19
    17da:	9c 01       	movw	r18, r24
    17dc:	8c 81       	ldd	r24, Y+4	; 0x04
    17de:	9d 81       	ldd	r25, Y+5	; 0x05
    17e0:	ac 01       	movw	r20, r24
    17e2:	24 9f       	mul	r18, r20
    17e4:	c0 01       	movw	r24, r0
    17e6:	25 9f       	mul	r18, r21
    17e8:	90 0d       	add	r25, r0
    17ea:	34 9f       	mul	r19, r20
    17ec:	90 0d       	add	r25, r0
    17ee:	11 24       	eor	r1, r1
    17f0:	24 e6       	ldi	r18, 0x64	; 100
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	b9 01       	movw	r22, r18
    17f6:	0e 94 13 29 	call	0x5226	; 0x5226 <__udivmodhi4>
    17fa:	cb 01       	movw	r24, r22
    17fc:	91 83       	std	Z+1, r25	; 0x01
    17fe:	80 83       	st	Z, r24
    1800:	1a c0       	rjmp	.+52     	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
			}
			else if (PWMMode==NonInverting)
    1802:	8b 81       	ldd	r24, Y+3	; 0x03
    1804:	82 30       	cpi	r24, 0x02	; 2
    1806:	b9 f4       	brne	.+46     	; 0x1836 <T1_voidFastPWMSetTop+0x20a>
			{
				T1_OCR1B = (TopValue*DutyCycle)/100;
    1808:	e8 e4       	ldi	r30, 0x48	; 72
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	8e 81       	ldd	r24, Y+6	; 0x06
    180e:	28 2f       	mov	r18, r24
    1810:	30 e0       	ldi	r19, 0x00	; 0
    1812:	8c 81       	ldd	r24, Y+4	; 0x04
    1814:	9d 81       	ldd	r25, Y+5	; 0x05
    1816:	ac 01       	movw	r20, r24
    1818:	24 9f       	mul	r18, r20
    181a:	c0 01       	movw	r24, r0
    181c:	25 9f       	mul	r18, r21
    181e:	90 0d       	add	r25, r0
    1820:	34 9f       	mul	r19, r20
    1822:	90 0d       	add	r25, r0
    1824:	11 24       	eor	r1, r1
    1826:	24 e6       	ldi	r18, 0x64	; 100
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	b9 01       	movw	r22, r18
    182c:	0e 94 13 29 	call	0x5226	; 0x5226 <__udivmodhi4>
    1830:	cb 01       	movw	r24, r22
    1832:	91 83       	std	Z+1, r25	; 0x01
    1834:	80 83       	st	Z, r24
			}
		}
}
    1836:	26 96       	adiw	r28, 0x06	; 6
    1838:	0f b6       	in	r0, 0x3f	; 63
    183a:	f8 94       	cli
    183c:	de bf       	out	0x3e, r29	; 62
    183e:	0f be       	out	0x3f, r0	; 63
    1840:	cd bf       	out	0x3d, r28	; 61
    1842:	cf 91       	pop	r28
    1844:	df 91       	pop	r29
    1846:	0f 91       	pop	r16
    1848:	08 95       	ret

0000184a <T1_voidFastPWMServoInit>:



/****************************Servo Functions*************************/
void T1_voidFastPWMServoInit()
{
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	0f 92       	push	r0
    1850:	cd b7       	in	r28, 0x3d	; 61
    1852:	de b7       	in	r29, 0x3e	; 62
	//COM1A1/COM1B1 COM1A0/COM1B0  1 0 Clear OC1A/OC1B on compare match, set  OC1A/OC1B at TOP
	clear_bit(T1_TCCR1A,T1_TCCR1A_COM1A0);
    1854:	af e4       	ldi	r26, 0x4F	; 79
    1856:	b0 e0       	ldi	r27, 0x00	; 0
    1858:	ef e4       	ldi	r30, 0x4F	; 79
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	80 81       	ld	r24, Z
    185e:	8f 7b       	andi	r24, 0xBF	; 191
    1860:	8c 93       	st	X, r24
	set_bit(T1_TCCR1A,T1_TCCR1A_COM1A1);
    1862:	af e4       	ldi	r26, 0x4F	; 79
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	ef e4       	ldi	r30, 0x4F	; 79
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	80 68       	ori	r24, 0x80	; 128
    186e:	8c 93       	st	X, r24

	/*WGM13 WGM12	WGM11	WGM10	Timer/Counter Mode of Operation TOP Update of OCR1x	TOV1 Flag Set 	on
      1      1       1        0        Fast PWM                      ICR1 TOP TOP*/
	set_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    1870:	ae e4       	ldi	r26, 0x4E	; 78
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	ee e4       	ldi	r30, 0x4E	; 78
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	80 61       	ori	r24, 0x10	; 16
    187c:	8c 93       	st	X, r24
	set_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    187e:	ae e4       	ldi	r26, 0x4E	; 78
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	ee e4       	ldi	r30, 0x4E	; 78
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	88 60       	ori	r24, 0x08	; 8
    188a:	8c 93       	st	X, r24
	set_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    188c:	af e4       	ldi	r26, 0x4F	; 79
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	ef e4       	ldi	r30, 0x4F	; 79
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	82 60       	ori	r24, 0x02	; 2
    1898:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    189a:	af e4       	ldi	r26, 0x4F	; 79
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	ef e4       	ldi	r30, 0x4F	; 79
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	8e 7f       	andi	r24, 0xFE	; 254
    18a6:	8c 93       	st	X, r24

	//PreScaller
	u8 PreScaller=prescaler8;
    18a8:	82 e0       	ldi	r24, 0x02	; 2
    18aa:	89 83       	std	Y+1, r24	; 0x01
	PreScaller&=0x07;
    18ac:	89 81       	ldd	r24, Y+1	; 0x01
    18ae:	87 70       	andi	r24, 0x07	; 7
    18b0:	89 83       	std	Y+1, r24	; 0x01
	T1_TCCR1B&=0xF8;
    18b2:	ae e4       	ldi	r26, 0x4E	; 78
    18b4:	b0 e0       	ldi	r27, 0x00	; 0
    18b6:	ee e4       	ldi	r30, 0x4E	; 78
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	88 7f       	andi	r24, 0xF8	; 248
    18be:	8c 93       	st	X, r24
	T1_TCCR1B|=PreScaller;
    18c0:	ae e4       	ldi	r26, 0x4E	; 78
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	ee e4       	ldi	r30, 0x4E	; 78
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	90 81       	ld	r25, Z
    18ca:	89 81       	ldd	r24, Y+1	; 0x01
    18cc:	89 2b       	or	r24, r25
    18ce:	8c 93       	st	X, r24


	T1_ICR1=Servo_value;
    18d0:	e6 e4       	ldi	r30, 0x46	; 70
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	8f e1       	ldi	r24, 0x1F	; 31
    18d6:	9e e4       	ldi	r25, 0x4E	; 78
    18d8:	91 83       	std	Z+1, r25	; 0x01
    18da:	80 83       	st	Z, r24


}
    18dc:	0f 90       	pop	r0
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	08 95       	ret

000018e4 <T1_voidFastPWMServoSetAngle>:

void T1_voidFastPWMServoSetAngle(u16 angle)
{
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	00 d0       	rcall	.+0      	; 0x18ea <T1_voidFastPWMServoSetAngle+0x6>
    18ea:	cd b7       	in	r28, 0x3d	; 61
    18ec:	de b7       	in	r29, 0x3e	; 62
    18ee:	9a 83       	std	Y+2, r25	; 0x02
    18f0:	89 83       	std	Y+1, r24	; 0x01
	T1_OCR1A=angle;
    18f2:	ea e4       	ldi	r30, 0x4A	; 74
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	89 81       	ldd	r24, Y+1	; 0x01
    18f8:	9a 81       	ldd	r25, Y+2	; 0x02
    18fa:	91 83       	std	Z+1, r25	; 0x01
    18fc:	80 83       	st	Z, r24
	}
    18fe:	0f 90       	pop	r0
    1900:	0f 90       	pop	r0
    1902:	cf 91       	pop	r28
    1904:	df 91       	pop	r29
    1906:	08 95       	ret

00001908 <T1_voidICUInit>:



/***********************ICU functions*******************************/
void T1_voidICUInit(void)
{
    1908:	df 93       	push	r29
    190a:	cf 93       	push	r28
    190c:	0f 92       	push	r0
    190e:	cd b7       	in	r28, 0x3d	; 61
    1910:	de b7       	in	r29, 0x3e	; 62
	u8 Prescaller=prescaler8;
    1912:	82 e0       	ldi	r24, 0x02	; 2
    1914:	89 83       	std	Y+1, r24	; 0x01
	//NormalMode
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM10);
    1916:	af e4       	ldi	r26, 0x4F	; 79
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	ef e4       	ldi	r30, 0x4F	; 79
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	8e 7f       	andi	r24, 0xFE	; 254
    1922:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1A,T1_TCCR1A_WGM11);
    1924:	af e4       	ldi	r26, 0x4F	; 79
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	ef e4       	ldi	r30, 0x4F	; 79
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	8d 7f       	andi	r24, 0xFD	; 253
    1930:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1B,T1_TCCR1B_WGM12);
    1932:	ae e4       	ldi	r26, 0x4E	; 78
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	ee e4       	ldi	r30, 0x4E	; 78
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	87 7f       	andi	r24, 0xF7	; 247
    193e:	8c 93       	st	X, r24
	clear_bit(T1_TCCR1B,T1_TCCR1B_WGM13);
    1940:	ae e4       	ldi	r26, 0x4E	; 78
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	ee e4       	ldi	r30, 0x4E	; 78
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	8f 7e       	andi	r24, 0xEF	; 239
    194c:	8c 93       	st	X, r24
	//Prescaller
	Prescaller&=0x07;
    194e:	89 81       	ldd	r24, Y+1	; 0x01
    1950:	87 70       	andi	r24, 0x07	; 7
    1952:	89 83       	std	Y+1, r24	; 0x01
	T1_TCCR1B&=0xF8;
    1954:	ae e4       	ldi	r26, 0x4E	; 78
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	ee e4       	ldi	r30, 0x4E	; 78
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	88 7f       	andi	r24, 0xF8	; 248
    1960:	8c 93       	st	X, r24
	T1_TCCR1B|=Prescaller;
    1962:	ae e4       	ldi	r26, 0x4E	; 78
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	ee e4       	ldi	r30, 0x4E	; 78
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	90 81       	ld	r25, Z
    196c:	89 81       	ldd	r24, Y+1	; 0x01
    196e:	89 2b       	or	r24, r25
    1970:	8c 93       	st	X, r24
	//Set ICU Bit to Rising
	set_bit(T1_TCCR1B,T1_TCCR1B_ICES1);
    1972:	ae e4       	ldi	r26, 0x4E	; 78
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	ee e4       	ldi	r30, 0x4E	; 78
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	80 64       	ori	r24, 0x40	; 64
    197e:	8c 93       	st	X, r24
	//Enable ICU Interrupt
	set_bit(T1_TIMSK,T1_TIMSK_TICIE1);
    1980:	a9 e5       	ldi	r26, 0x59	; 89
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e9 e5       	ldi	r30, 0x59	; 89
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	80 62       	ori	r24, 0x20	; 32
    198c:	8c 93       	st	X, r24
	}
    198e:	0f 90       	pop	r0
    1990:	cf 91       	pop	r28
    1992:	df 91       	pop	r29
    1994:	08 95       	ret

00001996 <T1_voidCallBackFuncICUMode>:


void T1_voidCallBackFuncICUMode(void (*ICUpf)(void))
{
    1996:	df 93       	push	r29
    1998:	cf 93       	push	r28
    199a:	00 d0       	rcall	.+0      	; 0x199c <T1_voidCallBackFuncICUMode+0x6>
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
    19a0:	9a 83       	std	Y+2, r25	; 0x02
    19a2:	89 83       	std	Y+1, r24	; 0x01
	if(ICUpf!=NULL)
    19a4:	89 81       	ldd	r24, Y+1	; 0x01
    19a6:	9a 81       	ldd	r25, Y+2	; 0x02
    19a8:	00 97       	sbiw	r24, 0x00	; 0
    19aa:	31 f0       	breq	.+12     	; 0x19b8 <T1_voidCallBackFuncICUMode+0x22>
	{
		GlobalICUPf=ICUpf;
    19ac:	89 81       	ldd	r24, Y+1	; 0x01
    19ae:	9a 81       	ldd	r25, Y+2	; 0x02
    19b0:	90 93 93 01 	sts	0x0193, r25
    19b4:	80 93 92 01 	sts	0x0192, r24
	}
}
    19b8:	0f 90       	pop	r0
    19ba:	0f 90       	pop	r0
    19bc:	cf 91       	pop	r28
    19be:	df 91       	pop	r29
    19c0:	08 95       	ret

000019c2 <__vector_6>:


void __vector_6(void)   __attribute__((signal));
void __vector_6(void)
{
    19c2:	1f 92       	push	r1
    19c4:	0f 92       	push	r0
    19c6:	0f b6       	in	r0, 0x3f	; 63
    19c8:	0f 92       	push	r0
    19ca:	11 24       	eor	r1, r1
    19cc:	2f 93       	push	r18
    19ce:	3f 93       	push	r19
    19d0:	4f 93       	push	r20
    19d2:	5f 93       	push	r21
    19d4:	6f 93       	push	r22
    19d6:	7f 93       	push	r23
    19d8:	8f 93       	push	r24
    19da:	9f 93       	push	r25
    19dc:	af 93       	push	r26
    19de:	bf 93       	push	r27
    19e0:	ef 93       	push	r30
    19e2:	ff 93       	push	r31
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	cd b7       	in	r28, 0x3d	; 61
    19ea:	de b7       	in	r29, 0x3e	; 62

	if (GlobalICUPf!=NULL)
    19ec:	80 91 92 01 	lds	r24, 0x0192
    19f0:	90 91 93 01 	lds	r25, 0x0193
    19f4:	00 97       	sbiw	r24, 0x00	; 0
    19f6:	29 f0       	breq	.+10     	; 0x1a02 <__vector_6+0x40>
	{
		GlobalICUPf();
    19f8:	e0 91 92 01 	lds	r30, 0x0192
    19fc:	f0 91 93 01 	lds	r31, 0x0193
    1a00:	09 95       	icall
	}

}
    1a02:	cf 91       	pop	r28
    1a04:	df 91       	pop	r29
    1a06:	ff 91       	pop	r31
    1a08:	ef 91       	pop	r30
    1a0a:	bf 91       	pop	r27
    1a0c:	af 91       	pop	r26
    1a0e:	9f 91       	pop	r25
    1a10:	8f 91       	pop	r24
    1a12:	7f 91       	pop	r23
    1a14:	6f 91       	pop	r22
    1a16:	5f 91       	pop	r21
    1a18:	4f 91       	pop	r20
    1a1a:	3f 91       	pop	r19
    1a1c:	2f 91       	pop	r18
    1a1e:	0f 90       	pop	r0
    1a20:	0f be       	out	0x3f, r0	; 63
    1a22:	0f 90       	pop	r0
    1a24:	1f 90       	pop	r1
    1a26:	18 95       	reti

00001a28 <T0_voidNormalModeInit>:



/*************************************Normal Mode functions***************************/
void T0_voidNormalModeInit(u8 Prescaller,u8 PreloadValue,u8 InterruptState)
{
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	00 d0       	rcall	.+0      	; 0x1a2e <T0_voidNormalModeInit+0x6>
    1a2e:	0f 92       	push	r0
    1a30:	cd b7       	in	r28, 0x3d	; 61
    1a32:	de b7       	in	r29, 0x3e	; 62
    1a34:	89 83       	std	Y+1, r24	; 0x01
    1a36:	6a 83       	std	Y+2, r22	; 0x02
    1a38:	4b 83       	std	Y+3, r20	; 0x03
	//select mode
	clear_bit(T0_TCCR0,T0_TCCR0_WGM00);
    1a3a:	a3 e5       	ldi	r26, 0x53	; 83
    1a3c:	b0 e0       	ldi	r27, 0x00	; 0
    1a3e:	e3 e5       	ldi	r30, 0x53	; 83
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	80 81       	ld	r24, Z
    1a44:	8f 7b       	andi	r24, 0xBF	; 191
    1a46:	8c 93       	st	X, r24
	clear_bit(T0_TCCR0,T0_TCCR0_WGM01);
    1a48:	a3 e5       	ldi	r26, 0x53	; 83
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	e3 e5       	ldi	r30, 0x53	; 83
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	87 7f       	andi	r24, 0xF7	; 247
    1a54:	8c 93       	st	X, r24
	//Prescaller
	Prescaller&=0x07;
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
    1a58:	87 70       	andi	r24, 0x07	; 7
    1a5a:	89 83       	std	Y+1, r24	; 0x01
	T0_TCCR0&=0xF8;
    1a5c:	a3 e5       	ldi	r26, 0x53	; 83
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e3 e5       	ldi	r30, 0x53	; 83
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	88 7f       	andi	r24, 0xF8	; 248
    1a68:	8c 93       	st	X, r24
	T0_TCCR0|=Prescaller;
    1a6a:	a3 e5       	ldi	r26, 0x53	; 83
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e3 e5       	ldi	r30, 0x53	; 83
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	90 81       	ld	r25, Z
    1a74:	89 81       	ldd	r24, Y+1	; 0x01
    1a76:	89 2b       	or	r24, r25
    1a78:	8c 93       	st	X, r24
	T0_TCNT0=PreloadValue;
    1a7a:	e2 e5       	ldi	r30, 0x52	; 82
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a80:	80 83       	st	Z, r24
	if(InterruptState ==enable)
    1a82:	8b 81       	ldd	r24, Y+3	; 0x03
    1a84:	81 30       	cpi	r24, 0x01	; 1
    1a86:	41 f4       	brne	.+16     	; 0x1a98 <T0_voidNormalModeInit+0x70>
	{
		set_bit(T0_TIMSK,T0_TIMSK_TOIE0);
    1a88:	a9 e5       	ldi	r26, 0x59	; 89
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	e9 e5       	ldi	r30, 0x59	; 89
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	81 60       	ori	r24, 0x01	; 1
    1a94:	8c 93       	st	X, r24
    1a96:	0a c0       	rjmp	.+20     	; 0x1aac <T0_voidNormalModeInit+0x84>
	}
	else if(InterruptState ==disable)
    1a98:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9a:	82 30       	cpi	r24, 0x02	; 2
    1a9c:	39 f4       	brne	.+14     	; 0x1aac <T0_voidNormalModeInit+0x84>
	{
		clear_bit(T0_TIMSK,T0_TIMSK_TOIE0);
    1a9e:	a9 e5       	ldi	r26, 0x59	; 89
    1aa0:	b0 e0       	ldi	r27, 0x00	; 0
    1aa2:	e9 e5       	ldi	r30, 0x59	; 89
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
    1aa6:	80 81       	ld	r24, Z
    1aa8:	8e 7f       	andi	r24, 0xFE	; 254
    1aaa:	8c 93       	st	X, r24
	}

}
    1aac:	0f 90       	pop	r0
    1aae:	0f 90       	pop	r0
    1ab0:	0f 90       	pop	r0
    1ab2:	cf 91       	pop	r28
    1ab4:	df 91       	pop	r29
    1ab6:	08 95       	ret

00001ab8 <T0_voidCallBackFuncNormalMode>:


void T0_voidCallBackFuncNormalMode(void (*OVpf)(void))
{
    1ab8:	df 93       	push	r29
    1aba:	cf 93       	push	r28
    1abc:	00 d0       	rcall	.+0      	; 0x1abe <T0_voidCallBackFuncNormalMode+0x6>
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
    1ac2:	9a 83       	std	Y+2, r25	; 0x02
    1ac4:	89 83       	std	Y+1, r24	; 0x01
	if (OVpf!=NULL)
    1ac6:	89 81       	ldd	r24, Y+1	; 0x01
    1ac8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aca:	00 97       	sbiw	r24, 0x00	; 0
    1acc:	31 f0       	breq	.+12     	; 0x1ada <T0_voidCallBackFuncNormalMode+0x22>
	{
		GlobalOVPF=OVpf;
    1ace:	89 81       	ldd	r24, Y+1	; 0x01
    1ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ad2:	90 93 9b 01 	sts	0x019B, r25
    1ad6:	80 93 9a 01 	sts	0x019A, r24
	}
}
    1ada:	0f 90       	pop	r0
    1adc:	0f 90       	pop	r0
    1ade:	cf 91       	pop	r28
    1ae0:	df 91       	pop	r29
    1ae2:	08 95       	ret

00001ae4 <__vector_11>:


void __vector_11(void)   __attribute__((signal));
void __vector_11(void)
{
    1ae4:	1f 92       	push	r1
    1ae6:	0f 92       	push	r0
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	0f 92       	push	r0
    1aec:	11 24       	eor	r1, r1
    1aee:	2f 93       	push	r18
    1af0:	3f 93       	push	r19
    1af2:	4f 93       	push	r20
    1af4:	5f 93       	push	r21
    1af6:	6f 93       	push	r22
    1af8:	7f 93       	push	r23
    1afa:	8f 93       	push	r24
    1afc:	9f 93       	push	r25
    1afe:	af 93       	push	r26
    1b00:	bf 93       	push	r27
    1b02:	ef 93       	push	r30
    1b04:	ff 93       	push	r31
    1b06:	df 93       	push	r29
    1b08:	cf 93       	push	r28
    1b0a:	cd b7       	in	r28, 0x3d	; 61
    1b0c:	de b7       	in	r29, 0x3e	; 62
	if(GlobalOVPF!=NULL)
    1b0e:	80 91 9a 01 	lds	r24, 0x019A
    1b12:	90 91 9b 01 	lds	r25, 0x019B
    1b16:	00 97       	sbiw	r24, 0x00	; 0
    1b18:	29 f0       	breq	.+10     	; 0x1b24 <__vector_11+0x40>
	{
		GlobalOVPF();
    1b1a:	e0 91 9a 01 	lds	r30, 0x019A
    1b1e:	f0 91 9b 01 	lds	r31, 0x019B
    1b22:	09 95       	icall
	}
}
    1b24:	cf 91       	pop	r28
    1b26:	df 91       	pop	r29
    1b28:	ff 91       	pop	r31
    1b2a:	ef 91       	pop	r30
    1b2c:	bf 91       	pop	r27
    1b2e:	af 91       	pop	r26
    1b30:	9f 91       	pop	r25
    1b32:	8f 91       	pop	r24
    1b34:	7f 91       	pop	r23
    1b36:	6f 91       	pop	r22
    1b38:	5f 91       	pop	r21
    1b3a:	4f 91       	pop	r20
    1b3c:	3f 91       	pop	r19
    1b3e:	2f 91       	pop	r18
    1b40:	0f 90       	pop	r0
    1b42:	0f be       	out	0x3f, r0	; 63
    1b44:	0f 90       	pop	r0
    1b46:	1f 90       	pop	r1
    1b48:	18 95       	reti

00001b4a <T0_voidCTCModeInit>:



/**************************************CTC*****************************************/
void T0_voidCTCModeInit(u8 OC0State ,u8 Prescaller,u8 CompareValue , u8 InterruptState)
{
    1b4a:	df 93       	push	r29
    1b4c:	cf 93       	push	r28
    1b4e:	00 d0       	rcall	.+0      	; 0x1b50 <T0_voidCTCModeInit+0x6>
    1b50:	00 d0       	rcall	.+0      	; 0x1b52 <T0_voidCTCModeInit+0x8>
    1b52:	cd b7       	in	r28, 0x3d	; 61
    1b54:	de b7       	in	r29, 0x3e	; 62
    1b56:	89 83       	std	Y+1, r24	; 0x01
    1b58:	6a 83       	std	Y+2, r22	; 0x02
    1b5a:	4b 83       	std	Y+3, r20	; 0x03
    1b5c:	2c 83       	std	Y+4, r18	; 0x04
	clear_bit(T0_TCCR0,T0_TCCR0_WGM00);
    1b5e:	a3 e5       	ldi	r26, 0x53	; 83
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	e3 e5       	ldi	r30, 0x53	; 83
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	8f 7b       	andi	r24, 0xBF	; 191
    1b6a:	8c 93       	st	X, r24
	set_bit(T0_TCCR0,T0_TCCR0_WGM01);
    1b6c:	a3 e5       	ldi	r26, 0x53	; 83
    1b6e:	b0 e0       	ldi	r27, 0x00	; 0
    1b70:	e3 e5       	ldi	r30, 0x53	; 83
    1b72:	f0 e0       	ldi	r31, 0x00	; 0
    1b74:	80 81       	ld	r24, Z
    1b76:	88 60       	ori	r24, 0x08	; 8
    1b78:	8c 93       	st	X, r24
	if(OC0State==CTC_OC0_Disconnect)
    1b7a:	89 81       	ldd	r24, Y+1	; 0x01
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	79 f4       	brne	.+30     	; 0x1b9e <T0_voidCTCModeInit+0x54>
	{//disconnect  pin OC0
		clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1b80:	a3 e5       	ldi	r26, 0x53	; 83
    1b82:	b0 e0       	ldi	r27, 0x00	; 0
    1b84:	e3 e5       	ldi	r30, 0x53	; 83
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	80 81       	ld	r24, Z
    1b8a:	8f 7e       	andi	r24, 0xEF	; 239
    1b8c:	8c 93       	st	X, r24
		clear_bit(T0_TCCR0,T0_TCCR0_COM01);
    1b8e:	a3 e5       	ldi	r26, 0x53	; 83
    1b90:	b0 e0       	ldi	r27, 0x00	; 0
    1b92:	e3 e5       	ldi	r30, 0x53	; 83
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	8f 7d       	andi	r24, 0xDF	; 223
    1b9a:	8c 93       	st	X, r24
    1b9c:	35 c0       	rjmp	.+106    	; 0x1c08 <T0_voidCTCModeInit+0xbe>
	}
	else if (OC0State==CTC_OC0_Tog)
    1b9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ba0:	82 30       	cpi	r24, 0x02	; 2
    1ba2:	79 f4       	brne	.+30     	; 0x1bc2 <T0_voidCTCModeInit+0x78>
	{	//Tog Pin OC0
		set_bit(T0_TCCR0,T0_TCCR0_COM00);
    1ba4:	a3 e5       	ldi	r26, 0x53	; 83
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e3 e5       	ldi	r30, 0x53	; 83
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	80 61       	ori	r24, 0x10	; 16
    1bb0:	8c 93       	st	X, r24
		clear_bit(T0_TCCR0,T0_TCCR0_COM01);
    1bb2:	a3 e5       	ldi	r26, 0x53	; 83
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	e3 e5       	ldi	r30, 0x53	; 83
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	8f 7d       	andi	r24, 0xDF	; 223
    1bbe:	8c 93       	st	X, r24
    1bc0:	23 c0       	rjmp	.+70     	; 0x1c08 <T0_voidCTCModeInit+0xbe>
	}
	else if (OC0State==CTC_OC0_CLr)
    1bc2:	89 81       	ldd	r24, Y+1	; 0x01
    1bc4:	83 30       	cpi	r24, 0x03	; 3
    1bc6:	79 f4       	brne	.+30     	; 0x1be6 <T0_voidCTCModeInit+0x9c>
	{
		//clr Pin OC0
		clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1bc8:	a3 e5       	ldi	r26, 0x53	; 83
    1bca:	b0 e0       	ldi	r27, 0x00	; 0
    1bcc:	e3 e5       	ldi	r30, 0x53	; 83
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	80 81       	ld	r24, Z
    1bd2:	8f 7e       	andi	r24, 0xEF	; 239
    1bd4:	8c 93       	st	X, r24
		set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1bd6:	a3 e5       	ldi	r26, 0x53	; 83
    1bd8:	b0 e0       	ldi	r27, 0x00	; 0
    1bda:	e3 e5       	ldi	r30, 0x53	; 83
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	80 62       	ori	r24, 0x20	; 32
    1be2:	8c 93       	st	X, r24
    1be4:	11 c0       	rjmp	.+34     	; 0x1c08 <T0_voidCTCModeInit+0xbe>
	}
	else if (OC0State==CTC_OC0_Set)
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	84 30       	cpi	r24, 0x04	; 4
    1bea:	71 f4       	brne	.+28     	; 0x1c08 <T0_voidCTCModeInit+0xbe>
	{
		//set Pin OC0
		set_bit(T0_TCCR0,T0_TCCR0_COM00);
    1bec:	a3 e5       	ldi	r26, 0x53	; 83
    1bee:	b0 e0       	ldi	r27, 0x00	; 0
    1bf0:	e3 e5       	ldi	r30, 0x53	; 83
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	80 81       	ld	r24, Z
    1bf6:	80 61       	ori	r24, 0x10	; 16
    1bf8:	8c 93       	st	X, r24
		set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1bfa:	a3 e5       	ldi	r26, 0x53	; 83
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	e3 e5       	ldi	r30, 0x53	; 83
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	80 62       	ori	r24, 0x20	; 32
    1c06:	8c 93       	st	X, r24
	}
	//Prescaller
	Prescaller&=0x07;
    1c08:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0a:	87 70       	andi	r24, 0x07	; 7
    1c0c:	8a 83       	std	Y+2, r24	; 0x02
	T0_TCCR0&=0xF8;
    1c0e:	a3 e5       	ldi	r26, 0x53	; 83
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e3 e5       	ldi	r30, 0x53	; 83
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	88 7f       	andi	r24, 0xF8	; 248
    1c1a:	8c 93       	st	X, r24
	T0_TCCR0|=Prescaller;
    1c1c:	a3 e5       	ldi	r26, 0x53	; 83
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	e3 e5       	ldi	r30, 0x53	; 83
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	90 81       	ld	r25, Z
    1c26:	8a 81       	ldd	r24, Y+2	; 0x02
    1c28:	89 2b       	or	r24, r25
    1c2a:	8c 93       	st	X, r24
	//Output compare
	T0_OCR0 = CompareValue;
    1c2c:	ec e5       	ldi	r30, 0x5C	; 92
    1c2e:	f0 e0       	ldi	r31, 0x00	; 0
    1c30:	8b 81       	ldd	r24, Y+3	; 0x03
    1c32:	80 83       	st	Z, r24
	if(InterruptState ==enable)
    1c34:	8c 81       	ldd	r24, Y+4	; 0x04
    1c36:	81 30       	cpi	r24, 0x01	; 1
    1c38:	41 f4       	brne	.+16     	; 0x1c4a <T0_voidCTCModeInit+0x100>
	{
		set_bit(T0_TIMSK,T0_TIMSK_TOIE0);
    1c3a:	a9 e5       	ldi	r26, 0x59	; 89
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	e9 e5       	ldi	r30, 0x59	; 89
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	81 60       	ori	r24, 0x01	; 1
    1c46:	8c 93       	st	X, r24
    1c48:	0a c0       	rjmp	.+20     	; 0x1c5e <T0_voidCTCModeInit+0x114>
	}
	else if(InterruptState ==disable)
    1c4a:	8c 81       	ldd	r24, Y+4	; 0x04
    1c4c:	82 30       	cpi	r24, 0x02	; 2
    1c4e:	39 f4       	brne	.+14     	; 0x1c5e <T0_voidCTCModeInit+0x114>
	{
		clear_bit(T0_TIMSK,T0_TIMSK_TOIE0);
    1c50:	a9 e5       	ldi	r26, 0x59	; 89
    1c52:	b0 e0       	ldi	r27, 0x00	; 0
    1c54:	e9 e5       	ldi	r30, 0x59	; 89
    1c56:	f0 e0       	ldi	r31, 0x00	; 0
    1c58:	80 81       	ld	r24, Z
    1c5a:	8e 7f       	andi	r24, 0xFE	; 254
    1c5c:	8c 93       	st	X, r24
	}

}
    1c5e:	0f 90       	pop	r0
    1c60:	0f 90       	pop	r0
    1c62:	0f 90       	pop	r0
    1c64:	0f 90       	pop	r0
    1c66:	cf 91       	pop	r28
    1c68:	df 91       	pop	r29
    1c6a:	08 95       	ret

00001c6c <T0_voidCallBackFuncCTCMode>:


void T0_voidCallBackFuncCTCMode(void (*CTCpf)(void))
{
    1c6c:	df 93       	push	r29
    1c6e:	cf 93       	push	r28
    1c70:	00 d0       	rcall	.+0      	; 0x1c72 <T0_voidCallBackFuncCTCMode+0x6>
    1c72:	cd b7       	in	r28, 0x3d	; 61
    1c74:	de b7       	in	r29, 0x3e	; 62
    1c76:	9a 83       	std	Y+2, r25	; 0x02
    1c78:	89 83       	std	Y+1, r24	; 0x01
	if (CTCpf!=NULL)
    1c7a:	89 81       	ldd	r24, Y+1	; 0x01
    1c7c:	9a 81       	ldd	r25, Y+2	; 0x02
    1c7e:	00 97       	sbiw	r24, 0x00	; 0
    1c80:	31 f0       	breq	.+12     	; 0x1c8e <T0_voidCallBackFuncCTCMode+0x22>
	{
		GlobalCTCPF=CTCpf;
    1c82:	89 81       	ldd	r24, Y+1	; 0x01
    1c84:	9a 81       	ldd	r25, Y+2	; 0x02
    1c86:	90 93 9d 01 	sts	0x019D, r25
    1c8a:	80 93 9c 01 	sts	0x019C, r24
	}
}
    1c8e:	0f 90       	pop	r0
    1c90:	0f 90       	pop	r0
    1c92:	cf 91       	pop	r28
    1c94:	df 91       	pop	r29
    1c96:	08 95       	ret

00001c98 <__vector_10>:



void __vector_10(void)   __attribute__((signal));
void __vector_10(void)
{
    1c98:	1f 92       	push	r1
    1c9a:	0f 92       	push	r0
    1c9c:	0f b6       	in	r0, 0x3f	; 63
    1c9e:	0f 92       	push	r0
    1ca0:	11 24       	eor	r1, r1
    1ca2:	2f 93       	push	r18
    1ca4:	3f 93       	push	r19
    1ca6:	4f 93       	push	r20
    1ca8:	5f 93       	push	r21
    1caa:	6f 93       	push	r22
    1cac:	7f 93       	push	r23
    1cae:	8f 93       	push	r24
    1cb0:	9f 93       	push	r25
    1cb2:	af 93       	push	r26
    1cb4:	bf 93       	push	r27
    1cb6:	ef 93       	push	r30
    1cb8:	ff 93       	push	r31
    1cba:	df 93       	push	r29
    1cbc:	cf 93       	push	r28
    1cbe:	cd b7       	in	r28, 0x3d	; 61
    1cc0:	de b7       	in	r29, 0x3e	; 62
	if(GlobalCTCPF!=NULL)
    1cc2:	80 91 9c 01 	lds	r24, 0x019C
    1cc6:	90 91 9d 01 	lds	r25, 0x019D
    1cca:	00 97       	sbiw	r24, 0x00	; 0
    1ccc:	29 f0       	breq	.+10     	; 0x1cd8 <__vector_10+0x40>
	{
		GlobalCTCPF();
    1cce:	e0 91 9c 01 	lds	r30, 0x019C
    1cd2:	f0 91 9d 01 	lds	r31, 0x019D
    1cd6:	09 95       	icall
	}
}
    1cd8:	cf 91       	pop	r28
    1cda:	df 91       	pop	r29
    1cdc:	ff 91       	pop	r31
    1cde:	ef 91       	pop	r30
    1ce0:	bf 91       	pop	r27
    1ce2:	af 91       	pop	r26
    1ce4:	9f 91       	pop	r25
    1ce6:	8f 91       	pop	r24
    1ce8:	7f 91       	pop	r23
    1cea:	6f 91       	pop	r22
    1cec:	5f 91       	pop	r21
    1cee:	4f 91       	pop	r20
    1cf0:	3f 91       	pop	r19
    1cf2:	2f 91       	pop	r18
    1cf4:	0f 90       	pop	r0
    1cf6:	0f be       	out	0x3f, r0	; 63
    1cf8:	0f 90       	pop	r0
    1cfa:	1f 90       	pop	r1
    1cfc:	18 95       	reti

00001cfe <T0_voidPWMModeInit>:



/**************************************PWM**************************************/
void T0_voidPWMModeInit(u8 PWMType, u8 OC0State ,u8 Prescaller, u8 DutyCycle)
{
    1cfe:	df 93       	push	r29
    1d00:	cf 93       	push	r28
    1d02:	00 d0       	rcall	.+0      	; 0x1d04 <T0_voidPWMModeInit+0x6>
    1d04:	00 d0       	rcall	.+0      	; 0x1d06 <T0_voidPWMModeInit+0x8>
    1d06:	cd b7       	in	r28, 0x3d	; 61
    1d08:	de b7       	in	r29, 0x3e	; 62
    1d0a:	89 83       	std	Y+1, r24	; 0x01
    1d0c:	6a 83       	std	Y+2, r22	; 0x02
    1d0e:	4b 83       	std	Y+3, r20	; 0x03
    1d10:	2c 83       	std	Y+4, r18	; 0x04
	if (PWMType==FastPWM)
    1d12:	89 81       	ldd	r24, Y+1	; 0x01
    1d14:	81 30       	cpi	r24, 0x01	; 1
    1d16:	09 f0       	breq	.+2      	; 0x1d1a <T0_voidPWMModeInit+0x1c>
    1d18:	8f c0       	rjmp	.+286    	; 0x1e38 <T0_voidPWMModeInit+0x13a>
	{
		//fast PWM
		set_bit(T0_TCCR0,T0_TCCR0_WGM00);
    1d1a:	a3 e5       	ldi	r26, 0x53	; 83
    1d1c:	b0 e0       	ldi	r27, 0x00	; 0
    1d1e:	e3 e5       	ldi	r30, 0x53	; 83
    1d20:	f0 e0       	ldi	r31, 0x00	; 0
    1d22:	80 81       	ld	r24, Z
    1d24:	80 64       	ori	r24, 0x40	; 64
    1d26:	8c 93       	st	X, r24
		set_bit(T0_TCCR0,T0_TCCR0_WGM01);
    1d28:	a3 e5       	ldi	r26, 0x53	; 83
    1d2a:	b0 e0       	ldi	r27, 0x00	; 0
    1d2c:	e3 e5       	ldi	r30, 0x53	; 83
    1d2e:	f0 e0       	ldi	r31, 0x00	; 0
    1d30:	80 81       	ld	r24, Z
    1d32:	88 60       	ori	r24, 0x08	; 8
    1d34:	8c 93       	st	X, r24
		if (OC0State==PWM_OC0_Disconnect)
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	81 30       	cpi	r24, 0x01	; 1
    1d3a:	79 f4       	brne	.+30     	; 0x1d5a <T0_voidPWMModeInit+0x5c>
		{
			//disconnect  pin OC0
			clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1d3c:	a3 e5       	ldi	r26, 0x53	; 83
    1d3e:	b0 e0       	ldi	r27, 0x00	; 0
    1d40:	e3 e5       	ldi	r30, 0x53	; 83
    1d42:	f0 e0       	ldi	r31, 0x00	; 0
    1d44:	80 81       	ld	r24, Z
    1d46:	8f 7e       	andi	r24, 0xEF	; 239
    1d48:	8c 93       	st	X, r24
			clear_bit(T0_TCCR0,T0_TCCR0_COM01);
    1d4a:	a3 e5       	ldi	r26, 0x53	; 83
    1d4c:	b0 e0       	ldi	r27, 0x00	; 0
    1d4e:	e3 e5       	ldi	r30, 0x53	; 83
    1d50:	f0 e0       	ldi	r31, 0x00	; 0
    1d52:	80 81       	ld	r24, Z
    1d54:	8f 7d       	andi	r24, 0xDF	; 223
    1d56:	8c 93       	st	X, r24
    1d58:	5c c0       	rjmp	.+184    	; 0x1e12 <T0_voidPWMModeInit+0x114>
		}
		else if (OC0State==PWM_OC0_nonInverting)
    1d5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5c:	82 30       	cpi	r24, 0x02	; 2
    1d5e:	49 f5       	brne	.+82     	; 0x1db2 <T0_voidPWMModeInit+0xb4>
		{
			//non-inverting mode
			clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1d60:	a3 e5       	ldi	r26, 0x53	; 83
    1d62:	b0 e0       	ldi	r27, 0x00	; 0
    1d64:	e3 e5       	ldi	r30, 0x53	; 83
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	8f 7e       	andi	r24, 0xEF	; 239
    1d6c:	8c 93       	st	X, r24
			set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1d6e:	a3 e5       	ldi	r26, 0x53	; 83
    1d70:	b0 e0       	ldi	r27, 0x00	; 0
    1d72:	e3 e5       	ldi	r30, 0x53	; 83
    1d74:	f0 e0       	ldi	r31, 0x00	; 0
    1d76:	80 81       	ld	r24, Z
    1d78:	80 62       	ori	r24, 0x20	; 32
    1d7a:	8c 93       	st	X, r24
			T0_OCR0=(255*DutyCycle)/100;
    1d7c:	ec e5       	ldi	r30, 0x5C	; 92
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	8c 81       	ldd	r24, Y+4	; 0x04
    1d82:	48 2f       	mov	r20, r24
    1d84:	50 e0       	ldi	r21, 0x00	; 0
    1d86:	ca 01       	movw	r24, r20
    1d88:	9c 01       	movw	r18, r24
    1d8a:	22 0f       	add	r18, r18
    1d8c:	33 1f       	adc	r19, r19
    1d8e:	c9 01       	movw	r24, r18
    1d90:	96 95       	lsr	r25
    1d92:	98 2f       	mov	r25, r24
    1d94:	88 27       	eor	r24, r24
    1d96:	97 95       	ror	r25
    1d98:	87 95       	ror	r24
    1d9a:	82 1b       	sub	r24, r18
    1d9c:	93 0b       	sbc	r25, r19
    1d9e:	84 0f       	add	r24, r20
    1da0:	95 1f       	adc	r25, r21
    1da2:	24 e6       	ldi	r18, 0x64	; 100
    1da4:	30 e0       	ldi	r19, 0x00	; 0
    1da6:	b9 01       	movw	r22, r18
    1da8:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1dac:	cb 01       	movw	r24, r22
    1dae:	80 83       	st	Z, r24
    1db0:	30 c0       	rjmp	.+96     	; 0x1e12 <T0_voidPWMModeInit+0x114>
		}
		else if (OC0State==PWM_OC0_Inverting)
    1db2:	8a 81       	ldd	r24, Y+2	; 0x02
    1db4:	83 30       	cpi	r24, 0x03	; 3
    1db6:	69 f5       	brne	.+90     	; 0x1e12 <T0_voidPWMModeInit+0x114>
		{
			//inverting mode
			set_bit(T0_TCCR0,T0_TCCR0_COM00);
    1db8:	a3 e5       	ldi	r26, 0x53	; 83
    1dba:	b0 e0       	ldi	r27, 0x00	; 0
    1dbc:	e3 e5       	ldi	r30, 0x53	; 83
    1dbe:	f0 e0       	ldi	r31, 0x00	; 0
    1dc0:	80 81       	ld	r24, Z
    1dc2:	80 61       	ori	r24, 0x10	; 16
    1dc4:	8c 93       	st	X, r24
			set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1dc6:	a3 e5       	ldi	r26, 0x53	; 83
    1dc8:	b0 e0       	ldi	r27, 0x00	; 0
    1dca:	e3 e5       	ldi	r30, 0x53	; 83
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	80 81       	ld	r24, Z
    1dd0:	80 62       	ori	r24, 0x20	; 32
    1dd2:	8c 93       	st	X, r24
			T0_OCR0=255*((1-DutyCycle)/100);
    1dd4:	ec e5       	ldi	r30, 0x5C	; 92
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	8c 81       	ldd	r24, Y+4	; 0x04
    1dda:	28 2f       	mov	r18, r24
    1ddc:	30 e0       	ldi	r19, 0x00	; 0
    1dde:	81 e0       	ldi	r24, 0x01	; 1
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	82 1b       	sub	r24, r18
    1de4:	93 0b       	sbc	r25, r19
    1de6:	24 e6       	ldi	r18, 0x64	; 100
    1de8:	30 e0       	ldi	r19, 0x00	; 0
    1dea:	b9 01       	movw	r22, r18
    1dec:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1df0:	cb 01       	movw	r24, r22
    1df2:	ac 01       	movw	r20, r24
    1df4:	ca 01       	movw	r24, r20
    1df6:	9c 01       	movw	r18, r24
    1df8:	22 0f       	add	r18, r18
    1dfa:	33 1f       	adc	r19, r19
    1dfc:	c9 01       	movw	r24, r18
    1dfe:	96 95       	lsr	r25
    1e00:	98 2f       	mov	r25, r24
    1e02:	88 27       	eor	r24, r24
    1e04:	97 95       	ror	r25
    1e06:	87 95       	ror	r24
    1e08:	82 1b       	sub	r24, r18
    1e0a:	93 0b       	sbc	r25, r19
    1e0c:	84 0f       	add	r24, r20
    1e0e:	95 1f       	adc	r25, r21
    1e10:	80 83       	st	Z, r24
		}

		//Prescaller
		Prescaller&=0x07;
    1e12:	8b 81       	ldd	r24, Y+3	; 0x03
    1e14:	87 70       	andi	r24, 0x07	; 7
    1e16:	8b 83       	std	Y+3, r24	; 0x03
		T0_TCCR0&=0xF8;
    1e18:	a3 e5       	ldi	r26, 0x53	; 83
    1e1a:	b0 e0       	ldi	r27, 0x00	; 0
    1e1c:	e3 e5       	ldi	r30, 0x53	; 83
    1e1e:	f0 e0       	ldi	r31, 0x00	; 0
    1e20:	80 81       	ld	r24, Z
    1e22:	88 7f       	andi	r24, 0xF8	; 248
    1e24:	8c 93       	st	X, r24
		T0_TCCR0|=Prescaller;
    1e26:	a3 e5       	ldi	r26, 0x53	; 83
    1e28:	b0 e0       	ldi	r27, 0x00	; 0
    1e2a:	e3 e5       	ldi	r30, 0x53	; 83
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	90 81       	ld	r25, Z
    1e30:	8b 81       	ldd	r24, Y+3	; 0x03
    1e32:	89 2b       	or	r24, r25
    1e34:	8c 93       	st	X, r24
    1e36:	84 c0       	rjmp	.+264    	; 0x1f40 <T0_voidPWMModeInit+0x242>
	}
	else if (PWMType==PhaseCorrectPWM)
    1e38:	89 81       	ldd	r24, Y+1	; 0x01
    1e3a:	82 30       	cpi	r24, 0x02	; 2
    1e3c:	09 f0       	breq	.+2      	; 0x1e40 <T0_voidPWMModeInit+0x142>
    1e3e:	80 c0       	rjmp	.+256    	; 0x1f40 <T0_voidPWMModeInit+0x242>
	{
		if (OC0State==PWM_OC0_Disconnect)
    1e40:	8a 81       	ldd	r24, Y+2	; 0x02
    1e42:	81 30       	cpi	r24, 0x01	; 1
    1e44:	79 f4       	brne	.+30     	; 0x1e64 <T0_voidPWMModeInit+0x166>
			{
				//disconnect  pin OC0
				clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1e46:	a3 e5       	ldi	r26, 0x53	; 83
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e3 e5       	ldi	r30, 0x53	; 83
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	8f 7e       	andi	r24, 0xEF	; 239
    1e52:	8c 93       	st	X, r24
				clear_bit(T0_TCCR0,T0_TCCR0_COM01);
    1e54:	a3 e5       	ldi	r26, 0x53	; 83
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e3 e5       	ldi	r30, 0x53	; 83
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	8f 7d       	andi	r24, 0xDF	; 223
    1e60:	8c 93       	st	X, r24
    1e62:	5c c0       	rjmp	.+184    	; 0x1f1c <T0_voidPWMModeInit+0x21e>
			}
		else if (OC0State==PWM_OC0_nonInverting)
    1e64:	8a 81       	ldd	r24, Y+2	; 0x02
    1e66:	82 30       	cpi	r24, 0x02	; 2
    1e68:	49 f5       	brne	.+82     	; 0x1ebc <T0_voidPWMModeInit+0x1be>
			{
			//non-inverting mode
			clear_bit(T0_TCCR0,T0_TCCR0_COM00);
    1e6a:	a3 e5       	ldi	r26, 0x53	; 83
    1e6c:	b0 e0       	ldi	r27, 0x00	; 0
    1e6e:	e3 e5       	ldi	r30, 0x53	; 83
    1e70:	f0 e0       	ldi	r31, 0x00	; 0
    1e72:	80 81       	ld	r24, Z
    1e74:	8f 7e       	andi	r24, 0xEF	; 239
    1e76:	8c 93       	st	X, r24
			set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1e78:	a3 e5       	ldi	r26, 0x53	; 83
    1e7a:	b0 e0       	ldi	r27, 0x00	; 0
    1e7c:	e3 e5       	ldi	r30, 0x53	; 83
    1e7e:	f0 e0       	ldi	r31, 0x00	; 0
    1e80:	80 81       	ld	r24, Z
    1e82:	80 62       	ori	r24, 0x20	; 32
    1e84:	8c 93       	st	X, r24
			T0_OCR0=(255*DutyCycle)/100;
    1e86:	ec e5       	ldi	r30, 0x5C	; 92
    1e88:	f0 e0       	ldi	r31, 0x00	; 0
    1e8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1e8c:	48 2f       	mov	r20, r24
    1e8e:	50 e0       	ldi	r21, 0x00	; 0
    1e90:	ca 01       	movw	r24, r20
    1e92:	9c 01       	movw	r18, r24
    1e94:	22 0f       	add	r18, r18
    1e96:	33 1f       	adc	r19, r19
    1e98:	c9 01       	movw	r24, r18
    1e9a:	96 95       	lsr	r25
    1e9c:	98 2f       	mov	r25, r24
    1e9e:	88 27       	eor	r24, r24
    1ea0:	97 95       	ror	r25
    1ea2:	87 95       	ror	r24
    1ea4:	82 1b       	sub	r24, r18
    1ea6:	93 0b       	sbc	r25, r19
    1ea8:	84 0f       	add	r24, r20
    1eaa:	95 1f       	adc	r25, r21
    1eac:	24 e6       	ldi	r18, 0x64	; 100
    1eae:	30 e0       	ldi	r19, 0x00	; 0
    1eb0:	b9 01       	movw	r22, r18
    1eb2:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1eb6:	cb 01       	movw	r24, r22
    1eb8:	80 83       	st	Z, r24
    1eba:	30 c0       	rjmp	.+96     	; 0x1f1c <T0_voidPWMModeInit+0x21e>
			}
		else if (OC0State==PWM_OC0_Inverting)
    1ebc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ebe:	83 30       	cpi	r24, 0x03	; 3
    1ec0:	69 f5       	brne	.+90     	; 0x1f1c <T0_voidPWMModeInit+0x21e>
		{
			//inverting mode
			set_bit(T0_TCCR0,T0_TCCR0_COM00);
    1ec2:	a3 e5       	ldi	r26, 0x53	; 83
    1ec4:	b0 e0       	ldi	r27, 0x00	; 0
    1ec6:	e3 e5       	ldi	r30, 0x53	; 83
    1ec8:	f0 e0       	ldi	r31, 0x00	; 0
    1eca:	80 81       	ld	r24, Z
    1ecc:	80 61       	ori	r24, 0x10	; 16
    1ece:	8c 93       	st	X, r24
			set_bit(T0_TCCR0,T0_TCCR0_COM01);
    1ed0:	a3 e5       	ldi	r26, 0x53	; 83
    1ed2:	b0 e0       	ldi	r27, 0x00	; 0
    1ed4:	e3 e5       	ldi	r30, 0x53	; 83
    1ed6:	f0 e0       	ldi	r31, 0x00	; 0
    1ed8:	80 81       	ld	r24, Z
    1eda:	80 62       	ori	r24, 0x20	; 32
    1edc:	8c 93       	st	X, r24
			T0_OCR0=255*((1-DutyCycle)/100);
    1ede:	ec e5       	ldi	r30, 0x5C	; 92
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ee4:	28 2f       	mov	r18, r24
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	82 1b       	sub	r24, r18
    1eee:	93 0b       	sbc	r25, r19
    1ef0:	24 e6       	ldi	r18, 0x64	; 100
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	b9 01       	movw	r22, r18
    1ef6:	0e 94 27 29 	call	0x524e	; 0x524e <__divmodhi4>
    1efa:	cb 01       	movw	r24, r22
    1efc:	ac 01       	movw	r20, r24
    1efe:	ca 01       	movw	r24, r20
    1f00:	9c 01       	movw	r18, r24
    1f02:	22 0f       	add	r18, r18
    1f04:	33 1f       	adc	r19, r19
    1f06:	c9 01       	movw	r24, r18
    1f08:	96 95       	lsr	r25
    1f0a:	98 2f       	mov	r25, r24
    1f0c:	88 27       	eor	r24, r24
    1f0e:	97 95       	ror	r25
    1f10:	87 95       	ror	r24
    1f12:	82 1b       	sub	r24, r18
    1f14:	93 0b       	sbc	r25, r19
    1f16:	84 0f       	add	r24, r20
    1f18:	95 1f       	adc	r25, r21
    1f1a:	80 83       	st	Z, r24
		}

		//Prescaller
		Prescaller&=0x07;
    1f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1e:	87 70       	andi	r24, 0x07	; 7
    1f20:	8b 83       	std	Y+3, r24	; 0x03
		T0_TCCR0&=0xF8;
    1f22:	a3 e5       	ldi	r26, 0x53	; 83
    1f24:	b0 e0       	ldi	r27, 0x00	; 0
    1f26:	e3 e5       	ldi	r30, 0x53	; 83
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	80 81       	ld	r24, Z
    1f2c:	88 7f       	andi	r24, 0xF8	; 248
    1f2e:	8c 93       	st	X, r24
		T0_TCCR0|=Prescaller;
    1f30:	a3 e5       	ldi	r26, 0x53	; 83
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	e3 e5       	ldi	r30, 0x53	; 83
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	90 81       	ld	r25, Z
    1f3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3c:	89 2b       	or	r24, r25
    1f3e:	8c 93       	st	X, r24
	}

}
    1f40:	0f 90       	pop	r0
    1f42:	0f 90       	pop	r0
    1f44:	0f 90       	pop	r0
    1f46:	0f 90       	pop	r0
    1f48:	cf 91       	pop	r28
    1f4a:	df 91       	pop	r29
    1f4c:	08 95       	ret

00001f4e <TWI_voidMasterInit>:



/*Init*/
void TWI_voidMasterInit(void)
{
    1f4e:	df 93       	push	r29
    1f50:	cf 93       	push	r28
    1f52:	0f 92       	push	r0
    1f54:	cd b7       	in	r28, 0x3d	; 61
    1f56:	de b7       	in	r29, 0x3e	; 62
	//Bit Rate
	//Prescaller
	u8 Prescaller=TWI_Prescaller;
    1f58:	19 82       	std	Y+1, r1	; 0x01
	Prescaller&=0x03;  //0000 0011
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
    1f5c:	83 70       	andi	r24, 0x03	; 3
    1f5e:	89 83       	std	Y+1, r24	; 0x01
	TWI_TWSR&=0xFC;        //1111 1100
    1f60:	a1 e2       	ldi	r26, 0x21	; 33
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e1 e2       	ldi	r30, 0x21	; 33
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	8c 7f       	andi	r24, 0xFC	; 252
    1f6c:	8c 93       	st	X, r24
	//TWBR value
	TWI_TWBR=TWI_TWBR_value;
    1f6e:	e0 e2       	ldi	r30, 0x20	; 32
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	82 e0       	ldi	r24, 0x02	; 2
    1f74:	80 83       	st	Z, r24
	//Enable ACK TWEA
	set_bit(TWI_TWCR,TWI_TWCR_TWEA);
    1f76:	a6 e5       	ldi	r26, 0x56	; 86
    1f78:	b0 e0       	ldi	r27, 0x00	; 0
    1f7a:	e6 e5       	ldi	r30, 0x56	; 86
    1f7c:	f0 e0       	ldi	r31, 0x00	; 0
    1f7e:	80 81       	ld	r24, Z
    1f80:	80 64       	ori	r24, 0x40	; 64
    1f82:	8c 93       	st	X, r24
	//Interrupt State
#if InterruptState==enable
	set_bit(TWI_TWCR,TWI_TWCR_TWIE);
#elif InterruptState==disable
	clear_bit(TWI_TWCR,TWI_TWCR_TWIE);
    1f84:	a6 e5       	ldi	r26, 0x56	; 86
    1f86:	b0 e0       	ldi	r27, 0x00	; 0
    1f88:	e6 e5       	ldi	r30, 0x56	; 86
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	80 81       	ld	r24, Z
    1f8e:	8e 7f       	andi	r24, 0xFE	; 254
    1f90:	8c 93       	st	X, r24
#endif
	//My Address
	TWI_TWAR=MyAdress;
    1f92:	e2 e2       	ldi	r30, 0x22	; 34
    1f94:	f0 e0       	ldi	r31, 0x00	; 0
    1f96:	10 82       	st	Z, r1
	//Enable TWI
	set_bit(TWI_TWCR,TWI_TWCR_TWEN);
    1f98:	a6 e5       	ldi	r26, 0x56	; 86
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e6 e5       	ldi	r30, 0x56	; 86
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	84 60       	ori	r24, 0x04	; 4
    1fa4:	8c 93       	st	X, r24

}
    1fa6:	0f 90       	pop	r0
    1fa8:	cf 91       	pop	r28
    1faa:	df 91       	pop	r29
    1fac:	08 95       	ret

00001fae <TWI_voidSlaveInit>:
void TWI_voidSlaveInit()
{
    1fae:	df 93       	push	r29
    1fb0:	cf 93       	push	r28
    1fb2:	cd b7       	in	r28, 0x3d	; 61
    1fb4:	de b7       	in	r29, 0x3e	; 62
	//Enable ACK TWEA
	set_bit(TWI_TWCR,TWI_TWCR_TWEA);
    1fb6:	a6 e5       	ldi	r26, 0x56	; 86
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	e6 e5       	ldi	r30, 0x56	; 86
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	80 64       	ori	r24, 0x40	; 64
    1fc2:	8c 93       	st	X, r24
	//Interrupt State
#if InterruptState==enable
	set_bit(TWI_TWCR,TWI_TWCR_TWIE);
#elif InterruptState==disable
	clear_bit(TWI_TWCR,TWI_TWCR_TWIE);
    1fc4:	a6 e5       	ldi	r26, 0x56	; 86
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e6 e5       	ldi	r30, 0x56	; 86
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	8e 7f       	andi	r24, 0xFE	; 254
    1fd0:	8c 93       	st	X, r24
#endif
	//My Address
	TWI_TWAR=MyAdress;
    1fd2:	e2 e2       	ldi	r30, 0x22	; 34
    1fd4:	f0 e0       	ldi	r31, 0x00	; 0
    1fd6:	10 82       	st	Z, r1
	//Enable TWI
	set_bit(TWI_TWCR,TWI_TWCR_TWEN);
    1fd8:	a6 e5       	ldi	r26, 0x56	; 86
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 e5       	ldi	r30, 0x56	; 86
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	84 60       	ori	r24, 0x04	; 4
    1fe4:	8c 93       	st	X, r24

}
    1fe6:	cf 91       	pop	r28
    1fe8:	df 91       	pop	r29
    1fea:	08 95       	ret

00001fec <TWI_voidStartCondition>:
/*************************************/
/*Start Condtion */
void TWI_voidStartCondition()
{
    1fec:	df 93       	push	r29
    1fee:	cf 93       	push	r28
    1ff0:	cd b7       	in	r28, 0x3d	; 61
    1ff2:	de b7       	in	r29, 0x3e	; 62
	//Clear_Flag (TWCR)
	set_bit(TWI_TWCR,TWI_TWCR_TWINT);
    1ff4:	a6 e5       	ldi	r26, 0x56	; 86
    1ff6:	b0 e0       	ldi	r27, 0x00	; 0
    1ff8:	e6 e5       	ldi	r30, 0x56	; 86
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	80 81       	ld	r24, Z
    1ffe:	80 68       	ori	r24, 0x80	; 128
    2000:	8c 93       	st	X, r24
	//Set Start Condition
	set_bit(TWI_TWCR,TWI_TWCR_TWSTA);
    2002:	a6 e5       	ldi	r26, 0x56	; 86
    2004:	b0 e0       	ldi	r27, 0x00	; 0
    2006:	e6 e5       	ldi	r30, 0x56	; 86
    2008:	f0 e0       	ldi	r31, 0x00	; 0
    200a:	80 81       	ld	r24, Z
    200c:	80 62       	ori	r24, 0x20	; 32
    200e:	8c 93       	st	X, r24
	//Wait Flag on () when the Current Job Finish
	while (!get_bit(TWI_TWCR,TWI_TWCR_TWINT));
    2010:	e6 e5       	ldi	r30, 0x56	; 86
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	80 81       	ld	r24, Z
    2016:	88 23       	and	r24, r24
    2018:	dc f7       	brge	.-10     	; 0x2010 <TWI_voidStartCondition+0x24>
	//Check on the ACK (TWSR) -> TWI_StartCondition

}
    201a:	cf 91       	pop	r28
    201c:	df 91       	pop	r29
    201e:	08 95       	ret

00002020 <TWI_voidRestartCondition>:
void TWI_voidRestartCondition()
{
    2020:	df 93       	push	r29
    2022:	cf 93       	push	r28
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62
	//Clear_Flag (TWCR)
	//Set Start Condition Job
	//Wait Flag on () when the Current Job Finish
	//Check on the ACK (TWSR)-> TWI_ReStartCondition
}
    2028:	cf 91       	pop	r28
    202a:	df 91       	pop	r29
    202c:	08 95       	ret

0000202e <TWI_voidStopCondition>:
/*************************************/
/*Stop Condtion */
void TWI_voidStopCondition()
{
    202e:	df 93       	push	r29
    2030:	cf 93       	push	r28
    2032:	cd b7       	in	r28, 0x3d	; 61
    2034:	de b7       	in	r29, 0x3e	; 62
	//Clear_Flag
	// Enable Stop Condition
}
    2036:	cf 91       	pop	r28
    2038:	df 91       	pop	r29
    203a:	08 95       	ret

0000203c <TWI_voidSendSlAWithWrite>:
/*************************************/
/*Slave Address */
void TWI_voidSendSlAWithWrite(u8 DestinationAddress)
{	 	//Sent the Destiantion
    203c:	df 93       	push	r29
    203e:	cf 93       	push	r28
    2040:	0f 92       	push	r0
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    2046:	89 83       	std	Y+1, r24	; 0x01
		//TWDR = DestinationAddress + 0 ->Write
	//Clear_Falg
	//Wait Flag on () when the Current Job Finish (Sent the SLA/W )
	//Check on the ACK (TWSR) -> TWI_SLAWACK

}
    2048:	0f 90       	pop	r0
    204a:	cf 91       	pop	r28
    204c:	df 91       	pop	r29
    204e:	08 95       	ret

00002050 <TWI_voidSendSlAWithRead>:
void TWI_voidSendSlAWithRead(u8 DestinationAddress)
{
    2050:	df 93       	push	r29
    2052:	cf 93       	push	r28
    2054:	0f 92       	push	r0
    2056:	cd b7       	in	r28, 0x3d	; 61
    2058:	de b7       	in	r29, 0x3e	; 62
    205a:	89 83       	std	Y+1, r24	; 0x01
	//TWDR-> Sent Any thing (DestinationAddress and Write Date and Read Data)
		//TWDR = DestinationAddress + 1 ->Read
	//Clear_Falg
	//Wait Flag on () when the Current Job Finish (Sent the SLA/A )
	//Check on the ACK (TWSR) -> TWI_SLARACK
}
    205c:	0f 90       	pop	r0
    205e:	cf 91       	pop	r28
    2060:	df 91       	pop	r29
    2062:	08 95       	ret

00002064 <TWI_voidWriteDataByte>:
/*************************************/
/*Data Byte */
void TWI_voidWriteDataByte(u8 Data)
{
    2064:	df 93       	push	r29
    2066:	cf 93       	push	r28
    2068:	0f 92       	push	r0
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
    206e:	89 83       	std	Y+1, r24	; 0x01
	//Write Data Byte in TWDR
	//Clr Flag
	//wait Flag on () when the Current Job Finish (Write Byte)
	//Check on the ACK (TWSR) -> TWI_Tx_DataACK

}// Take this Value
    2070:	0f 90       	pop	r0
    2072:	cf 91       	pop	r28
    2074:	df 91       	pop	r29
    2076:	08 95       	ret

00002078 <TWI_voidReadDataByte>:
void TWI_voidReadDataByte(u8 *Data)
{
    2078:	df 93       	push	r29
    207a:	cf 93       	push	r28
    207c:	00 d0       	rcall	.+0      	; 0x207e <TWI_voidReadDataByte+0x6>
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	9a 83       	std	Y+2, r25	; 0x02
    2084:	89 83       	std	Y+1, r24	; 0x01
	//Clr Flag
	//wait Flag on () when the Current Job Finish (Read Byte)
	//Check on the ACK (TWSR) -> TWI_Rx_DataACK
	//Read Data From TWDR And Store it in side Pointer

}
    2086:	0f 90       	pop	r0
    2088:	0f 90       	pop	r0
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <SPI_voidinit>:
#include "SPI_Interface.h"



void SPI_voidinit(void)
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	cd b7       	in	r28, 0x3d	; 61
    2096:	de b7       	in	r29, 0x3e	; 62
#if SPI_InterrptE==disable
	clear_bit(SPI_SPCR,SPCR_SPIE);
    2098:	ad e2       	ldi	r26, 0x2D	; 45
    209a:	b0 e0       	ldi	r27, 0x00	; 0
    209c:	ed e2       	ldi	r30, 0x2D	; 45
    209e:	f0 e0       	ldi	r31, 0x00	; 0
    20a0:	80 81       	ld	r24, Z
    20a2:	8f 77       	andi	r24, 0x7F	; 127
    20a4:	8c 93       	st	X, r24
#endif

#if SPI_DataOrder==DataorderLSB
	set_bit(SPI_SPCR,SPCR_DORD);
#elif SPI_DataOrder==DataorderMSB
	clear_bit(SPI_SPCR,SPCR_DORD);
    20a6:	ad e2       	ldi	r26, 0x2D	; 45
    20a8:	b0 e0       	ldi	r27, 0x00	; 0
    20aa:	ed e2       	ldi	r30, 0x2D	; 45
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	80 81       	ld	r24, Z
    20b0:	8f 7d       	andi	r24, 0xDF	; 223
    20b2:	8c 93       	st	X, r24
#endif


	set_bit(SPI_SPCR,SPCR_SPE);
    20b4:	ad e2       	ldi	r26, 0x2D	; 45
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	ed e2       	ldi	r30, 0x2D	; 45
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	80 64       	ori	r24, 0x40	; 64
    20c0:	8c 93       	st	X, r24
#if SPI_State==Master
	set_bit(SPI_SPCR,SPCR_MSTR);
    20c2:	ad e2       	ldi	r26, 0x2D	; 45
    20c4:	b0 e0       	ldi	r27, 0x00	; 0
    20c6:	ed e2       	ldi	r30, 0x2D	; 45
    20c8:	f0 e0       	ldi	r31, 0x00	; 0
    20ca:	80 81       	ld	r24, Z
    20cc:	80 61       	ori	r24, 0x10	; 16
    20ce:	8c 93       	st	X, r24
#elif SPI_State==Slave
	clear_bit(SPI_SPCR,SPCR_MSTR);
#endif

#if SPI_ClkPolarity==Rising
	clear_bit(SPI_SPCR,SPCR_CPOL);
    20d0:	ad e2       	ldi	r26, 0x2D	; 45
    20d2:	b0 e0       	ldi	r27, 0x00	; 0
    20d4:	ed e2       	ldi	r30, 0x2D	; 45
    20d6:	f0 e0       	ldi	r31, 0x00	; 0
    20d8:	80 81       	ld	r24, Z
    20da:	87 7f       	andi	r24, 0xF7	; 247
    20dc:	8c 93       	st	X, r24
#elif SPI_ClkPolarity==Falling
	set_bit(SPI_SPCR,SPCR_CPOL);
#endif

#if SPI_ClkPhase==TxRx
	clear_bit(SPI_SPCR,SPCR_CPHA);
    20de:	ad e2       	ldi	r26, 0x2D	; 45
    20e0:	b0 e0       	ldi	r27, 0x00	; 0
    20e2:	ed e2       	ldi	r30, 0x2D	; 45
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	8b 7f       	andi	r24, 0xFB	; 251
    20ea:	8c 93       	st	X, r24
	set_bit(SPI_SPCR,SPCR_CPHA);
#endif


#if SPI_Frequency==F4
	clear_bit(SPI_SPSR,SPSR_SPI2X);
    20ec:	ae e2       	ldi	r26, 0x2E	; 46
    20ee:	b0 e0       	ldi	r27, 0x00	; 0
    20f0:	ee e2       	ldi	r30, 0x2E	; 46
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	8e 7f       	andi	r24, 0xFE	; 254
    20f8:	8c 93       	st	X, r24
	clear_bit(SPI_SPCR,SPCR_SPR0);
    20fa:	ad e2       	ldi	r26, 0x2D	; 45
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	ed e2       	ldi	r30, 0x2D	; 45
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	8e 7f       	andi	r24, 0xFE	; 254
    2106:	8c 93       	st	X, r24
	clear_bit(SPI_SPCR,SPCR_SPR1);
    2108:	ad e2       	ldi	r26, 0x2D	; 45
    210a:	b0 e0       	ldi	r27, 0x00	; 0
    210c:	ed e2       	ldi	r30, 0x2D	; 45
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	80 81       	ld	r24, Z
    2112:	8d 7f       	andi	r24, 0xFD	; 253
    2114:	8c 93       	st	X, r24
	set_bit(SPI_SPSR,SPSR_SPI2X);
	clear_bit(SPI_SPCR,SPCR_SPR0);
	set_bit(SPI_SPCR,SPCR_SPR1);
#endif

}
    2116:	cf 91       	pop	r28
    2118:	df 91       	pop	r29
    211a:	08 95       	ret

0000211c <SPI_u8sendReceiveByte>:




u8 SPI_u8sendReceiveByte(u8 data)
{
    211c:	df 93       	push	r29
    211e:	cf 93       	push	r28
    2120:	0f 92       	push	r0
    2122:	cd b7       	in	r28, 0x3d	; 61
    2124:	de b7       	in	r29, 0x3e	; 62
    2126:	89 83       	std	Y+1, r24	; 0x01
	/* Initiate the communication and send data by SPI */
	SPI_SPDR = data;
    2128:	ef e2       	ldi	r30, 0x2F	; 47
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	89 81       	ldd	r24, Y+1	; 0x01
    212e:	80 83       	st	Z, r24

	/* Wait until SPI interrupt flag SPIF = 1 (data has been sent/received correctly) */
	while(!get_bit(SPI_SPSR,SPSR_SPIF)){}
    2130:	ee e2       	ldi	r30, 0x2E	; 46
    2132:	f0 e0       	ldi	r31, 0x00	; 0
    2134:	80 81       	ld	r24, Z
    2136:	88 23       	and	r24, r24
    2138:	dc f7       	brge	.-10     	; 0x2130 <SPI_u8sendReceiveByte+0x14>

	/*
	 * Note: SPIF flag is cleared by first reading SPSR (with SPIF set) which is done in the previous step.
	 * and then accessing SPDR like the below line.
	 */
	return SPI_SPDR;
    213a:	ef e2       	ldi	r30, 0x2F	; 47
    213c:	f0 e0       	ldi	r31, 0x00	; 0
    213e:	80 81       	ld	r24, Z
}
    2140:	0f 90       	pop	r0
    2142:	cf 91       	pop	r28
    2144:	df 91       	pop	r29
    2146:	08 95       	ret

00002148 <SPI_voidsendString>:
/*
 * Description :
 * Send the required string through SPI to the other SPI device.
 */
void SPI_voidsendString(const u8 *str)
{
    2148:	df 93       	push	r29
    214a:	cf 93       	push	r28
    214c:	00 d0       	rcall	.+0      	; 0x214e <SPI_voidsendString+0x6>
    214e:	00 d0       	rcall	.+0      	; 0x2150 <SPI_voidsendString+0x8>
    2150:	cd b7       	in	r28, 0x3d	; 61
    2152:	de b7       	in	r29, 0x3e	; 62
    2154:	9c 83       	std	Y+4, r25	; 0x04
    2156:	8b 83       	std	Y+3, r24	; 0x03
	u8 i = 0;
    2158:	1a 82       	std	Y+2, r1	; 0x02
	u8 received_data = 0;
    215a:	19 82       	std	Y+1, r1	; 0x01
    215c:	0f c0       	rjmp	.+30     	; 0x217c <SPI_voidsendString+0x34>
	{
		/*
		 * received_data contains the received data from the other device.
		 * It is a dummy data variable as we just need to send the string to other device.
		 */
		received_data = SPI_u8sendReceiveByte(str[i]);
    215e:	8a 81       	ldd	r24, Y+2	; 0x02
    2160:	28 2f       	mov	r18, r24
    2162:	30 e0       	ldi	r19, 0x00	; 0
    2164:	8b 81       	ldd	r24, Y+3	; 0x03
    2166:	9c 81       	ldd	r25, Y+4	; 0x04
    2168:	fc 01       	movw	r30, r24
    216a:	e2 0f       	add	r30, r18
    216c:	f3 1f       	adc	r31, r19
    216e:	80 81       	ld	r24, Z
    2170:	0e 94 8e 10 	call	0x211c	; 0x211c <SPI_u8sendReceiveByte>
    2174:	89 83       	std	Y+1, r24	; 0x01
		i++;
    2176:	8a 81       	ldd	r24, Y+2	; 0x02
    2178:	8f 5f       	subi	r24, 0xFF	; 255
    217a:	8a 83       	std	Y+2, r24	; 0x02
{
	u8 i = 0;
	u8 received_data = 0;

	/* Send the whole string */
	while(str[i] != '\0')
    217c:	8a 81       	ldd	r24, Y+2	; 0x02
    217e:	28 2f       	mov	r18, r24
    2180:	30 e0       	ldi	r19, 0x00	; 0
    2182:	8b 81       	ldd	r24, Y+3	; 0x03
    2184:	9c 81       	ldd	r25, Y+4	; 0x04
    2186:	fc 01       	movw	r30, r24
    2188:	e2 0f       	add	r30, r18
    218a:	f3 1f       	adc	r31, r19
    218c:	80 81       	ld	r24, Z
    218e:	88 23       	and	r24, r24
    2190:	31 f7       	brne	.-52     	; 0x215e <SPI_voidsendString+0x16>
		 * It is a dummy data variable as we just need to send the string to other device.
		 */
		received_data = SPI_u8sendReceiveByte(str[i]);
		i++;
	}
}
    2192:	0f 90       	pop	r0
    2194:	0f 90       	pop	r0
    2196:	0f 90       	pop	r0
    2198:	0f 90       	pop	r0
    219a:	cf 91       	pop	r28
    219c:	df 91       	pop	r29
    219e:	08 95       	ret

000021a0 <SPI_voidreceiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through SPI from the other SPI device.
 */
void SPI_voidreceiveString(u8 *str)
{
    21a0:	0f 93       	push	r16
    21a2:	1f 93       	push	r17
    21a4:	df 93       	push	r29
    21a6:	cf 93       	push	r28
    21a8:	00 d0       	rcall	.+0      	; 0x21aa <SPI_voidreceiveString+0xa>
    21aa:	0f 92       	push	r0
    21ac:	cd b7       	in	r28, 0x3d	; 61
    21ae:	de b7       	in	r29, 0x3e	; 62
    21b0:	9b 83       	std	Y+3, r25	; 0x03
    21b2:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    21b4:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	str[i] = SPI_u8sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
    21b6:	89 81       	ldd	r24, Y+1	; 0x01
    21b8:	28 2f       	mov	r18, r24
    21ba:	30 e0       	ldi	r19, 0x00	; 0
    21bc:	8a 81       	ldd	r24, Y+2	; 0x02
    21be:	9b 81       	ldd	r25, Y+3	; 0x03
    21c0:	8c 01       	movw	r16, r24
    21c2:	02 0f       	add	r16, r18
    21c4:	13 1f       	adc	r17, r19
    21c6:	8f ef       	ldi	r24, 0xFF	; 255
    21c8:	0e 94 8e 10 	call	0x211c	; 0x211c <SPI_u8sendReceiveByte>
    21cc:	f8 01       	movw	r30, r16
    21ce:	80 83       	st	Z, r24
    21d0:	10 c0       	rjmp	.+32     	; 0x21f2 <SPI_voidreceiveString+0x52>

	/* Receive the whole string until the '#' */
	while(str[i] != '#')
	{
		i++;
    21d2:	89 81       	ldd	r24, Y+1	; 0x01
    21d4:	8f 5f       	subi	r24, 0xFF	; 255
    21d6:	89 83       	std	Y+1, r24	; 0x01
		str[i] = SPI_u8sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
    21d8:	89 81       	ldd	r24, Y+1	; 0x01
    21da:	28 2f       	mov	r18, r24
    21dc:	30 e0       	ldi	r19, 0x00	; 0
    21de:	8a 81       	ldd	r24, Y+2	; 0x02
    21e0:	9b 81       	ldd	r25, Y+3	; 0x03
    21e2:	8c 01       	movw	r16, r24
    21e4:	02 0f       	add	r16, r18
    21e6:	13 1f       	adc	r17, r19
    21e8:	8f ef       	ldi	r24, 0xFF	; 255
    21ea:	0e 94 8e 10 	call	0x211c	; 0x211c <SPI_u8sendReceiveByte>
    21ee:	f8 01       	movw	r30, r16
    21f0:	80 83       	st	Z, r24

	/* Receive the first byte */
	str[i] = SPI_u8sendReceiveByte(SPI_DEFAULT_DATA_VALUE);

	/* Receive the whole string until the '#' */
	while(str[i] != '#')
    21f2:	89 81       	ldd	r24, Y+1	; 0x01
    21f4:	28 2f       	mov	r18, r24
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	8a 81       	ldd	r24, Y+2	; 0x02
    21fa:	9b 81       	ldd	r25, Y+3	; 0x03
    21fc:	fc 01       	movw	r30, r24
    21fe:	e2 0f       	add	r30, r18
    2200:	f3 1f       	adc	r31, r19
    2202:	80 81       	ld	r24, Z
    2204:	83 32       	cpi	r24, 0x23	; 35
    2206:	29 f7       	brne	.-54     	; 0x21d2 <SPI_voidreceiveString+0x32>
		i++;
		str[i] = SPI_u8sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	str[i] = '\0';
    2208:	89 81       	ldd	r24, Y+1	; 0x01
    220a:	28 2f       	mov	r18, r24
    220c:	30 e0       	ldi	r19, 0x00	; 0
    220e:	8a 81       	ldd	r24, Y+2	; 0x02
    2210:	9b 81       	ldd	r25, Y+3	; 0x03
    2212:	fc 01       	movw	r30, r24
    2214:	e2 0f       	add	r30, r18
    2216:	f3 1f       	adc	r31, r19
    2218:	10 82       	st	Z, r1
}
    221a:	0f 90       	pop	r0
    221c:	0f 90       	pop	r0
    221e:	0f 90       	pop	r0
    2220:	cf 91       	pop	r28
    2222:	df 91       	pop	r29
    2224:	1f 91       	pop	r17
    2226:	0f 91       	pop	r16
    2228:	08 95       	ret

0000222a <GIE_voidEnable>:
#define GIE_SREG    *((volatile u8*)0x5F)
#define GIE_I       7


void GIE_voidEnable()
{
    222a:	df 93       	push	r29
    222c:	cf 93       	push	r28
    222e:	cd b7       	in	r28, 0x3d	; 61
    2230:	de b7       	in	r29, 0x3e	; 62
	set_bit(GIE_SREG,GIE_I);
    2232:	af e5       	ldi	r26, 0x5F	; 95
    2234:	b0 e0       	ldi	r27, 0x00	; 0
    2236:	ef e5       	ldi	r30, 0x5F	; 95
    2238:	f0 e0       	ldi	r31, 0x00	; 0
    223a:	80 81       	ld	r24, Z
    223c:	80 68       	ori	r24, 0x80	; 128
    223e:	8c 93       	st	X, r24
}
    2240:	cf 91       	pop	r28
    2242:	df 91       	pop	r29
    2244:	08 95       	ret

00002246 <GIE_voidDisable>:

void GIE_voidDisable()
{
    2246:	df 93       	push	r29
    2248:	cf 93       	push	r28
    224a:	cd b7       	in	r28, 0x3d	; 61
    224c:	de b7       	in	r29, 0x3e	; 62
	clear_bit(GIE_SREG,GIE_I);
    224e:	af e5       	ldi	r26, 0x5F	; 95
    2250:	b0 e0       	ldi	r27, 0x00	; 0
    2252:	ef e5       	ldi	r30, 0x5F	; 95
    2254:	f0 e0       	ldi	r31, 0x00	; 0
    2256:	80 81       	ld	r24, Z
    2258:	8f 77       	andi	r24, 0x7F	; 127
    225a:	8c 93       	st	X, r24
}
    225c:	cf 91       	pop	r28
    225e:	df 91       	pop	r29
    2260:	08 95       	ret

00002262 <EXTI_voidInitINT0>:
#include "EXTI_Interface.h"
void (*EXTI0_ISR)();
void (*EXTI1_ISR)();
void (*EXTI2_ISR)();
void EXTI_voidInitINT0(u8 sense)
{
    2262:	df 93       	push	r29
    2264:	cf 93       	push	r28
    2266:	0f 92       	push	r0
    2268:	cd b7       	in	r28, 0x3d	; 61
    226a:	de b7       	in	r29, 0x3e	; 62
    226c:	89 83       	std	Y+1, r24	; 0x01
	if (sense==LowLevel)
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	81 30       	cpi	r24, 0x01	; 1
    2272:	79 f4       	brne	.+30     	; 0x2292 <EXTI_voidInitINT0+0x30>
	{
		clear_bit(EXTI_MCUCR,EXTI_ISC00);
    2274:	a5 e5       	ldi	r26, 0x55	; 85
    2276:	b0 e0       	ldi	r27, 0x00	; 0
    2278:	e5 e5       	ldi	r30, 0x55	; 85
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	80 81       	ld	r24, Z
    227e:	8e 7f       	andi	r24, 0xFE	; 254
    2280:	8c 93       	st	X, r24
		clear_bit(EXTI_MCUCR,EXTI_ISC01);
    2282:	a5 e5       	ldi	r26, 0x55	; 85
    2284:	b0 e0       	ldi	r27, 0x00	; 0
    2286:	e5 e5       	ldi	r30, 0x55	; 85
    2288:	f0 e0       	ldi	r31, 0x00	; 0
    228a:	80 81       	ld	r24, Z
    228c:	8d 7f       	andi	r24, 0xFD	; 253
    228e:	8c 93       	st	X, r24
    2290:	35 c0       	rjmp	.+106    	; 0x22fc <EXTI_voidInitINT0+0x9a>
	}
	else if(sense==AnyCahnge)
    2292:	89 81       	ldd	r24, Y+1	; 0x01
    2294:	82 30       	cpi	r24, 0x02	; 2
    2296:	79 f4       	brne	.+30     	; 0x22b6 <EXTI_voidInitINT0+0x54>
	{
		set_bit(EXTI_MCUCR,EXTI_ISC00);
    2298:	a5 e5       	ldi	r26, 0x55	; 85
    229a:	b0 e0       	ldi	r27, 0x00	; 0
    229c:	e5 e5       	ldi	r30, 0x55	; 85
    229e:	f0 e0       	ldi	r31, 0x00	; 0
    22a0:	80 81       	ld	r24, Z
    22a2:	81 60       	ori	r24, 0x01	; 1
    22a4:	8c 93       	st	X, r24
		clear_bit(EXTI_MCUCR,EXTI_ISC01);
    22a6:	a5 e5       	ldi	r26, 0x55	; 85
    22a8:	b0 e0       	ldi	r27, 0x00	; 0
    22aa:	e5 e5       	ldi	r30, 0x55	; 85
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
    22b0:	8d 7f       	andi	r24, 0xFD	; 253
    22b2:	8c 93       	st	X, r24
    22b4:	23 c0       	rjmp	.+70     	; 0x22fc <EXTI_voidInitINT0+0x9a>
	}
	else if(sense==Falling)
    22b6:	89 81       	ldd	r24, Y+1	; 0x01
    22b8:	83 30       	cpi	r24, 0x03	; 3
    22ba:	79 f4       	brne	.+30     	; 0x22da <EXTI_voidInitINT0+0x78>
	{
		clear_bit(EXTI_MCUCR,EXTI_ISC00);
    22bc:	a5 e5       	ldi	r26, 0x55	; 85
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e5 e5       	ldi	r30, 0x55	; 85
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	8e 7f       	andi	r24, 0xFE	; 254
    22c8:	8c 93       	st	X, r24
		set_bit(EXTI_MCUCR,EXTI_ISC01);
    22ca:	a5 e5       	ldi	r26, 0x55	; 85
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	e5 e5       	ldi	r30, 0x55	; 85
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	82 60       	ori	r24, 0x02	; 2
    22d6:	8c 93       	st	X, r24
    22d8:	11 c0       	rjmp	.+34     	; 0x22fc <EXTI_voidInitINT0+0x9a>
	}
	else if(sense==Rising)
    22da:	89 81       	ldd	r24, Y+1	; 0x01
    22dc:	84 30       	cpi	r24, 0x04	; 4
    22de:	71 f4       	brne	.+28     	; 0x22fc <EXTI_voidInitINT0+0x9a>
	{
		set_bit(EXTI_MCUCR,EXTI_ISC00);
    22e0:	a5 e5       	ldi	r26, 0x55	; 85
    22e2:	b0 e0       	ldi	r27, 0x00	; 0
    22e4:	e5 e5       	ldi	r30, 0x55	; 85
    22e6:	f0 e0       	ldi	r31, 0x00	; 0
    22e8:	80 81       	ld	r24, Z
    22ea:	81 60       	ori	r24, 0x01	; 1
    22ec:	8c 93       	st	X, r24
		set_bit(EXTI_MCUCR,EXTI_ISC01);
    22ee:	a5 e5       	ldi	r26, 0x55	; 85
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	e5 e5       	ldi	r30, 0x55	; 85
    22f4:	f0 e0       	ldi	r31, 0x00	; 0
    22f6:	80 81       	ld	r24, Z
    22f8:	82 60       	ori	r24, 0x02	; 2
    22fa:	8c 93       	st	X, r24
	}
	else
	{
		//error
	}
	set_bit(EXTI_GICR,EXTI_INT0);
    22fc:	ab e5       	ldi	r26, 0x5B	; 91
    22fe:	b0 e0       	ldi	r27, 0x00	; 0
    2300:	eb e5       	ldi	r30, 0x5B	; 91
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	80 64       	ori	r24, 0x40	; 64
    2308:	8c 93       	st	X, r24

}
    230a:	0f 90       	pop	r0
    230c:	cf 91       	pop	r28
    230e:	df 91       	pop	r29
    2310:	08 95       	ret

00002312 <EXTI_voidInitINT1>:

void EXTI_voidInitINT1(u8 sense)
{
    2312:	df 93       	push	r29
    2314:	cf 93       	push	r28
    2316:	0f 92       	push	r0
    2318:	cd b7       	in	r28, 0x3d	; 61
    231a:	de b7       	in	r29, 0x3e	; 62
    231c:	89 83       	std	Y+1, r24	; 0x01
	if (sense==LowLevel)
    231e:	89 81       	ldd	r24, Y+1	; 0x01
    2320:	81 30       	cpi	r24, 0x01	; 1
    2322:	79 f4       	brne	.+30     	; 0x2342 <EXTI_voidInitINT1+0x30>
	{
		clear_bit(EXTI_MCUCR,EXTI_ISC10);
    2324:	a5 e5       	ldi	r26, 0x55	; 85
    2326:	b0 e0       	ldi	r27, 0x00	; 0
    2328:	e5 e5       	ldi	r30, 0x55	; 85
    232a:	f0 e0       	ldi	r31, 0x00	; 0
    232c:	80 81       	ld	r24, Z
    232e:	8b 7f       	andi	r24, 0xFB	; 251
    2330:	8c 93       	st	X, r24
		clear_bit(EXTI_MCUCR,EXTI_ISC11);
    2332:	a5 e5       	ldi	r26, 0x55	; 85
    2334:	b0 e0       	ldi	r27, 0x00	; 0
    2336:	e5 e5       	ldi	r30, 0x55	; 85
    2338:	f0 e0       	ldi	r31, 0x00	; 0
    233a:	80 81       	ld	r24, Z
    233c:	87 7f       	andi	r24, 0xF7	; 247
    233e:	8c 93       	st	X, r24
    2340:	35 c0       	rjmp	.+106    	; 0x23ac <EXTI_voidInitINT1+0x9a>
	}
	else if(sense==AnyCahnge)
    2342:	89 81       	ldd	r24, Y+1	; 0x01
    2344:	82 30       	cpi	r24, 0x02	; 2
    2346:	79 f4       	brne	.+30     	; 0x2366 <EXTI_voidInitINT1+0x54>
	{
		set_bit(EXTI_MCUCR,EXTI_ISC10);
    2348:	a5 e5       	ldi	r26, 0x55	; 85
    234a:	b0 e0       	ldi	r27, 0x00	; 0
    234c:	e5 e5       	ldi	r30, 0x55	; 85
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	80 81       	ld	r24, Z
    2352:	84 60       	ori	r24, 0x04	; 4
    2354:	8c 93       	st	X, r24
		clear_bit(EXTI_MCUCR,EXTI_ISC11);
    2356:	a5 e5       	ldi	r26, 0x55	; 85
    2358:	b0 e0       	ldi	r27, 0x00	; 0
    235a:	e5 e5       	ldi	r30, 0x55	; 85
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	80 81       	ld	r24, Z
    2360:	87 7f       	andi	r24, 0xF7	; 247
    2362:	8c 93       	st	X, r24
    2364:	23 c0       	rjmp	.+70     	; 0x23ac <EXTI_voidInitINT1+0x9a>
	}
	else if(sense==Falling)
    2366:	89 81       	ldd	r24, Y+1	; 0x01
    2368:	83 30       	cpi	r24, 0x03	; 3
    236a:	79 f4       	brne	.+30     	; 0x238a <EXTI_voidInitINT1+0x78>
	{
		clear_bit(EXTI_MCUCR,EXTI_ISC10);
    236c:	a5 e5       	ldi	r26, 0x55	; 85
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	e5 e5       	ldi	r30, 0x55	; 85
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	8b 7f       	andi	r24, 0xFB	; 251
    2378:	8c 93       	st	X, r24
		set_bit(EXTI_MCUCR,EXTI_ISC11);
    237a:	a5 e5       	ldi	r26, 0x55	; 85
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	e5 e5       	ldi	r30, 0x55	; 85
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	88 60       	ori	r24, 0x08	; 8
    2386:	8c 93       	st	X, r24
    2388:	11 c0       	rjmp	.+34     	; 0x23ac <EXTI_voidInitINT1+0x9a>
	}
	else if(sense==Rising)
    238a:	89 81       	ldd	r24, Y+1	; 0x01
    238c:	84 30       	cpi	r24, 0x04	; 4
    238e:	a9 f4       	brne	.+42     	; 0x23ba <EXTI_voidInitINT1+0xa8>
	{
		set_bit(EXTI_MCUCR,EXTI_ISC10);
    2390:	a5 e5       	ldi	r26, 0x55	; 85
    2392:	b0 e0       	ldi	r27, 0x00	; 0
    2394:	e5 e5       	ldi	r30, 0x55	; 85
    2396:	f0 e0       	ldi	r31, 0x00	; 0
    2398:	80 81       	ld	r24, Z
    239a:	84 60       	ori	r24, 0x04	; 4
    239c:	8c 93       	st	X, r24
		set_bit(EXTI_MCUCR,EXTI_ISC11);
    239e:	a5 e5       	ldi	r26, 0x55	; 85
    23a0:	b0 e0       	ldi	r27, 0x00	; 0
    23a2:	e5 e5       	ldi	r30, 0x55	; 85
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	80 81       	ld	r24, Z
    23a8:	88 60       	ori	r24, 0x08	; 8
    23aa:	8c 93       	st	X, r24
	}
	else
	{
		return;
	}
	set_bit(EXTI_GICR,EXTI_INT1);
    23ac:	ab e5       	ldi	r26, 0x5B	; 91
    23ae:	b0 e0       	ldi	r27, 0x00	; 0
    23b0:	eb e5       	ldi	r30, 0x5B	; 91
    23b2:	f0 e0       	ldi	r31, 0x00	; 0
    23b4:	80 81       	ld	r24, Z
    23b6:	80 68       	ori	r24, 0x80	; 128
    23b8:	8c 93       	st	X, r24
}
    23ba:	0f 90       	pop	r0
    23bc:	cf 91       	pop	r28
    23be:	df 91       	pop	r29
    23c0:	08 95       	ret

000023c2 <EXTI_voidInitINT2>:

void EXTI_voidInitINT2(u8 sense)
{
    23c2:	df 93       	push	r29
    23c4:	cf 93       	push	r28
    23c6:	0f 92       	push	r0
    23c8:	cd b7       	in	r28, 0x3d	; 61
    23ca:	de b7       	in	r29, 0x3e	; 62
    23cc:	89 83       	std	Y+1, r24	; 0x01
	if(sense==Rising)
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
    23d0:	84 30       	cpi	r24, 0x04	; 4
    23d2:	41 f4       	brne	.+16     	; 0x23e4 <EXTI_voidInitINT2+0x22>
	{
		set_bit(EXTI_MCUCSR,EXTI_ISC2);
    23d4:	a4 e5       	ldi	r26, 0x54	; 84
    23d6:	b0 e0       	ldi	r27, 0x00	; 0
    23d8:	e4 e5       	ldi	r30, 0x54	; 84
    23da:	f0 e0       	ldi	r31, 0x00	; 0
    23dc:	80 81       	ld	r24, Z
    23de:	80 64       	ori	r24, 0x40	; 64
    23e0:	8c 93       	st	X, r24
    23e2:	0a c0       	rjmp	.+20     	; 0x23f8 <EXTI_voidInitINT2+0x36>
	}
	else if (sense==Rising)
    23e4:	89 81       	ldd	r24, Y+1	; 0x01
    23e6:	84 30       	cpi	r24, 0x04	; 4
    23e8:	39 f4       	brne	.+14     	; 0x23f8 <EXTI_voidInitINT2+0x36>
	{
		clear_bit(EXTI_MCUCSR,EXTI_ISC2);
    23ea:	a4 e5       	ldi	r26, 0x54	; 84
    23ec:	b0 e0       	ldi	r27, 0x00	; 0
    23ee:	e4 e5       	ldi	r30, 0x54	; 84
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	80 81       	ld	r24, Z
    23f4:	8f 7b       	andi	r24, 0xBF	; 191
    23f6:	8c 93       	st	X, r24
	}
	else
	{

	}
	set_bit(EXTI_GICR,EXTI_INT2);
    23f8:	ab e5       	ldi	r26, 0x5B	; 91
    23fa:	b0 e0       	ldi	r27, 0x00	; 0
    23fc:	eb e5       	ldi	r30, 0x5B	; 91
    23fe:	f0 e0       	ldi	r31, 0x00	; 0
    2400:	80 81       	ld	r24, Z
    2402:	80 62       	ori	r24, 0x20	; 32
    2404:	8c 93       	st	X, r24
}
    2406:	0f 90       	pop	r0
    2408:	cf 91       	pop	r28
    240a:	df 91       	pop	r29
    240c:	08 95       	ret

0000240e <EXTI0_CallBack>:

void EXTI0_CallBack (void (*ptr)(void))
{
    240e:	df 93       	push	r29
    2410:	cf 93       	push	r28
    2412:	00 d0       	rcall	.+0      	; 0x2414 <EXTI0_CallBack+0x6>
    2414:	cd b7       	in	r28, 0x3d	; 61
    2416:	de b7       	in	r29, 0x3e	; 62
    2418:	9a 83       	std	Y+2, r25	; 0x02
    241a:	89 83       	std	Y+1, r24	; 0x01
    EXTI0_ISR = ptr;
    241c:	89 81       	ldd	r24, Y+1	; 0x01
    241e:	9a 81       	ldd	r25, Y+2	; 0x02
    2420:	90 93 ad 01 	sts	0x01AD, r25
    2424:	80 93 ac 01 	sts	0x01AC, r24
}
    2428:	0f 90       	pop	r0
    242a:	0f 90       	pop	r0
    242c:	cf 91       	pop	r28
    242e:	df 91       	pop	r29
    2430:	08 95       	ret

00002432 <__vector_1>:
void __vector_1(void)   __attribute__((signal));
void __vector_1(void)
{
    2432:	1f 92       	push	r1
    2434:	0f 92       	push	r0
    2436:	0f b6       	in	r0, 0x3f	; 63
    2438:	0f 92       	push	r0
    243a:	11 24       	eor	r1, r1
    243c:	2f 93       	push	r18
    243e:	3f 93       	push	r19
    2440:	4f 93       	push	r20
    2442:	5f 93       	push	r21
    2444:	6f 93       	push	r22
    2446:	7f 93       	push	r23
    2448:	8f 93       	push	r24
    244a:	9f 93       	push	r25
    244c:	af 93       	push	r26
    244e:	bf 93       	push	r27
    2450:	ef 93       	push	r30
    2452:	ff 93       	push	r31
    2454:	df 93       	push	r29
    2456:	cf 93       	push	r28
    2458:	cd b7       	in	r28, 0x3d	; 61
    245a:	de b7       	in	r29, 0x3e	; 62
	if(EXTI0_ISR!=NULL)
    245c:	80 91 ac 01 	lds	r24, 0x01AC
    2460:	90 91 ad 01 	lds	r25, 0x01AD
    2464:	00 97       	sbiw	r24, 0x00	; 0
    2466:	29 f0       	breq	.+10     	; 0x2472 <__vector_1+0x40>
	{
		EXTI0_ISR();
    2468:	e0 91 ac 01 	lds	r30, 0x01AC
    246c:	f0 91 ad 01 	lds	r31, 0x01AD
    2470:	09 95       	icall
	}
}
    2472:	cf 91       	pop	r28
    2474:	df 91       	pop	r29
    2476:	ff 91       	pop	r31
    2478:	ef 91       	pop	r30
    247a:	bf 91       	pop	r27
    247c:	af 91       	pop	r26
    247e:	9f 91       	pop	r25
    2480:	8f 91       	pop	r24
    2482:	7f 91       	pop	r23
    2484:	6f 91       	pop	r22
    2486:	5f 91       	pop	r21
    2488:	4f 91       	pop	r20
    248a:	3f 91       	pop	r19
    248c:	2f 91       	pop	r18
    248e:	0f 90       	pop	r0
    2490:	0f be       	out	0x3f, r0	; 63
    2492:	0f 90       	pop	r0
    2494:	1f 90       	pop	r1
    2496:	18 95       	reti

00002498 <EXTI1_CallBack>:

void EXTI1_CallBack (void (*ptr)(void))
{
    2498:	df 93       	push	r29
    249a:	cf 93       	push	r28
    249c:	00 d0       	rcall	.+0      	; 0x249e <EXTI1_CallBack+0x6>
    249e:	cd b7       	in	r28, 0x3d	; 61
    24a0:	de b7       	in	r29, 0x3e	; 62
    24a2:	9a 83       	std	Y+2, r25	; 0x02
    24a4:	89 83       	std	Y+1, r24	; 0x01
    EXTI1_ISR = ptr;
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
    24a8:	9a 81       	ldd	r25, Y+2	; 0x02
    24aa:	90 93 ab 01 	sts	0x01AB, r25
    24ae:	80 93 aa 01 	sts	0x01AA, r24
}
    24b2:	0f 90       	pop	r0
    24b4:	0f 90       	pop	r0
    24b6:	cf 91       	pop	r28
    24b8:	df 91       	pop	r29
    24ba:	08 95       	ret

000024bc <__vector_2>:
void __vector_2(void)   __attribute__((signal));
void __vector_2(void)
{
    24bc:	1f 92       	push	r1
    24be:	0f 92       	push	r0
    24c0:	0f b6       	in	r0, 0x3f	; 63
    24c2:	0f 92       	push	r0
    24c4:	11 24       	eor	r1, r1
    24c6:	2f 93       	push	r18
    24c8:	3f 93       	push	r19
    24ca:	4f 93       	push	r20
    24cc:	5f 93       	push	r21
    24ce:	6f 93       	push	r22
    24d0:	7f 93       	push	r23
    24d2:	8f 93       	push	r24
    24d4:	9f 93       	push	r25
    24d6:	af 93       	push	r26
    24d8:	bf 93       	push	r27
    24da:	ef 93       	push	r30
    24dc:	ff 93       	push	r31
    24de:	df 93       	push	r29
    24e0:	cf 93       	push	r28
    24e2:	cd b7       	in	r28, 0x3d	; 61
    24e4:	de b7       	in	r29, 0x3e	; 62
	if(EXTI1_ISR!=NULL)
    24e6:	80 91 aa 01 	lds	r24, 0x01AA
    24ea:	90 91 ab 01 	lds	r25, 0x01AB
    24ee:	00 97       	sbiw	r24, 0x00	; 0
    24f0:	29 f0       	breq	.+10     	; 0x24fc <__vector_2+0x40>
	{
		EXTI1_ISR();
    24f2:	e0 91 aa 01 	lds	r30, 0x01AA
    24f6:	f0 91 ab 01 	lds	r31, 0x01AB
    24fa:	09 95       	icall
	}
}
    24fc:	cf 91       	pop	r28
    24fe:	df 91       	pop	r29
    2500:	ff 91       	pop	r31
    2502:	ef 91       	pop	r30
    2504:	bf 91       	pop	r27
    2506:	af 91       	pop	r26
    2508:	9f 91       	pop	r25
    250a:	8f 91       	pop	r24
    250c:	7f 91       	pop	r23
    250e:	6f 91       	pop	r22
    2510:	5f 91       	pop	r21
    2512:	4f 91       	pop	r20
    2514:	3f 91       	pop	r19
    2516:	2f 91       	pop	r18
    2518:	0f 90       	pop	r0
    251a:	0f be       	out	0x3f, r0	; 63
    251c:	0f 90       	pop	r0
    251e:	1f 90       	pop	r1
    2520:	18 95       	reti

00002522 <EXTI2_CallBack>:
void EXTI2_CallBack (void (*ptr)(void))
{
    2522:	df 93       	push	r29
    2524:	cf 93       	push	r28
    2526:	00 d0       	rcall	.+0      	; 0x2528 <EXTI2_CallBack+0x6>
    2528:	cd b7       	in	r28, 0x3d	; 61
    252a:	de b7       	in	r29, 0x3e	; 62
    252c:	9a 83       	std	Y+2, r25	; 0x02
    252e:	89 83       	std	Y+1, r24	; 0x01
    EXTI2_ISR = ptr;
    2530:	89 81       	ldd	r24, Y+1	; 0x01
    2532:	9a 81       	ldd	r25, Y+2	; 0x02
    2534:	90 93 a9 01 	sts	0x01A9, r25
    2538:	80 93 a8 01 	sts	0x01A8, r24
}
    253c:	0f 90       	pop	r0
    253e:	0f 90       	pop	r0
    2540:	cf 91       	pop	r28
    2542:	df 91       	pop	r29
    2544:	08 95       	ret

00002546 <__vector_3>:
void __vector_3(void)   __attribute__((signal));
void __vector_3(void)
{
    2546:	1f 92       	push	r1
    2548:	0f 92       	push	r0
    254a:	0f b6       	in	r0, 0x3f	; 63
    254c:	0f 92       	push	r0
    254e:	11 24       	eor	r1, r1
    2550:	2f 93       	push	r18
    2552:	3f 93       	push	r19
    2554:	4f 93       	push	r20
    2556:	5f 93       	push	r21
    2558:	6f 93       	push	r22
    255a:	7f 93       	push	r23
    255c:	8f 93       	push	r24
    255e:	9f 93       	push	r25
    2560:	af 93       	push	r26
    2562:	bf 93       	push	r27
    2564:	ef 93       	push	r30
    2566:	ff 93       	push	r31
    2568:	df 93       	push	r29
    256a:	cf 93       	push	r28
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62
	if(EXTI2_ISR!=NULL)
    2570:	80 91 a8 01 	lds	r24, 0x01A8
    2574:	90 91 a9 01 	lds	r25, 0x01A9
    2578:	00 97       	sbiw	r24, 0x00	; 0
    257a:	29 f0       	breq	.+10     	; 0x2586 <__vector_3+0x40>
	{
		EXTI2_ISR();
    257c:	e0 91 a8 01 	lds	r30, 0x01A8
    2580:	f0 91 a9 01 	lds	r31, 0x01A9
    2584:	09 95       	icall
	}
}
    2586:	cf 91       	pop	r28
    2588:	df 91       	pop	r29
    258a:	ff 91       	pop	r31
    258c:	ef 91       	pop	r30
    258e:	bf 91       	pop	r27
    2590:	af 91       	pop	r26
    2592:	9f 91       	pop	r25
    2594:	8f 91       	pop	r24
    2596:	7f 91       	pop	r23
    2598:	6f 91       	pop	r22
    259a:	5f 91       	pop	r21
    259c:	4f 91       	pop	r20
    259e:	3f 91       	pop	r19
    25a0:	2f 91       	pop	r18
    25a2:	0f 90       	pop	r0
    25a4:	0f be       	out	0x3f, r0	; 63
    25a6:	0f 90       	pop	r0
    25a8:	1f 90       	pop	r1
    25aa:	18 95       	reti

000025ac <IN_EEPROM_voidWriteByte>:
 */

#include "EEPROM_Interface.h"

void IN_EEPROM_voidWriteByte( u8 Address , u8 data)
{
    25ac:	df 93       	push	r29
    25ae:	cf 93       	push	r28
    25b0:	00 d0       	rcall	.+0      	; 0x25b2 <IN_EEPROM_voidWriteByte+0x6>
    25b2:	cd b7       	in	r28, 0x3d	; 61
    25b4:	de b7       	in	r29, 0x3e	; 62
    25b6:	89 83       	std	Y+1, r24	; 0x01
    25b8:	6a 83       	std	Y+2, r22	; 0x02
	while(get_bit(EE_EECR,EE_EECR_EEWE));
    25ba:	ec e3       	ldi	r30, 0x3C	; 60
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	80 81       	ld	r24, Z
    25c0:	86 95       	lsr	r24
    25c2:	88 2f       	mov	r24, r24
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    25c6:	81 70       	andi	r24, 0x01	; 1
    25c8:	90 70       	andi	r25, 0x00	; 0
    25ca:	88 23       	and	r24, r24
    25cc:	b1 f7       	brne	.-20     	; 0x25ba <IN_EEPROM_voidWriteByte+0xe>
	while(get_bit(E_SPMCR,E_SPMCR_SPMEN));
    25ce:	e7 e5       	ldi	r30, 0x57	; 87
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 81       	ld	r24, Z
    25d4:	88 2f       	mov	r24, r24
    25d6:	90 e0       	ldi	r25, 0x00	; 0
    25d8:	81 70       	andi	r24, 0x01	; 1
    25da:	90 70       	andi	r25, 0x00	; 0
    25dc:	88 23       	and	r24, r24
    25de:	b9 f7       	brne	.-18     	; 0x25ce <IN_EEPROM_voidWriteByte+0x22>
	EE_EEARL = Address ;
    25e0:	ee e3       	ldi	r30, 0x3E	; 62
    25e2:	f0 e0       	ldi	r31, 0x00	; 0
    25e4:	89 81       	ldd	r24, Y+1	; 0x01
    25e6:	80 83       	st	Z, r24
	EE_EEDR  = data ;
    25e8:	ed e3       	ldi	r30, 0x3D	; 61
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	8a 81       	ldd	r24, Y+2	; 0x02
    25ee:	80 83       	st	Z, r24
	set_bit(EE_EECR,EE_EECR_EEMWE);
    25f0:	ac e3       	ldi	r26, 0x3C	; 60
    25f2:	b0 e0       	ldi	r27, 0x00	; 0
    25f4:	ec e3       	ldi	r30, 0x3C	; 60
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	84 60       	ori	r24, 0x04	; 4
    25fc:	8c 93       	st	X, r24
	set_bit(EE_EECR,EE_EECR_EEWE);
    25fe:	ac e3       	ldi	r26, 0x3C	; 60
    2600:	b0 e0       	ldi	r27, 0x00	; 0
    2602:	ec e3       	ldi	r30, 0x3C	; 60
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	80 81       	ld	r24, Z
    2608:	82 60       	ori	r24, 0x02	; 2
    260a:	8c 93       	st	X, r24
}
    260c:	0f 90       	pop	r0
    260e:	0f 90       	pop	r0
    2610:	cf 91       	pop	r28
    2612:	df 91       	pop	r29
    2614:	08 95       	ret

00002616 <IN_EEPROM_voidReadByte>:
void IN_EEPROM_voidReadByte( u8 Address , u8* data)
{
    2616:	df 93       	push	r29
    2618:	cf 93       	push	r28
    261a:	00 d0       	rcall	.+0      	; 0x261c <IN_EEPROM_voidReadByte+0x6>
    261c:	0f 92       	push	r0
    261e:	cd b7       	in	r28, 0x3d	; 61
    2620:	de b7       	in	r29, 0x3e	; 62
    2622:	89 83       	std	Y+1, r24	; 0x01
    2624:	7b 83       	std	Y+3, r23	; 0x03
    2626:	6a 83       	std	Y+2, r22	; 0x02
	while(get_bit(EE_EECR,EE_EECR_EEWE));
    2628:	ec e3       	ldi	r30, 0x3C	; 60
    262a:	f0 e0       	ldi	r31, 0x00	; 0
    262c:	80 81       	ld	r24, Z
    262e:	86 95       	lsr	r24
    2630:	88 2f       	mov	r24, r24
    2632:	90 e0       	ldi	r25, 0x00	; 0
    2634:	81 70       	andi	r24, 0x01	; 1
    2636:	90 70       	andi	r25, 0x00	; 0
    2638:	88 23       	and	r24, r24
    263a:	b1 f7       	brne	.-20     	; 0x2628 <IN_EEPROM_voidReadByte+0x12>
	while(get_bit(E_SPMCR,E_SPMCR_SPMEN));
    263c:	e7 e5       	ldi	r30, 0x57	; 87
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	80 81       	ld	r24, Z
    2642:	88 2f       	mov	r24, r24
    2644:	90 e0       	ldi	r25, 0x00	; 0
    2646:	81 70       	andi	r24, 0x01	; 1
    2648:	90 70       	andi	r25, 0x00	; 0
    264a:	88 23       	and	r24, r24
    264c:	b9 f7       	brne	.-18     	; 0x263c <IN_EEPROM_voidReadByte+0x26>
	EE_EEARL = Address ;
    264e:	ee e3       	ldi	r30, 0x3E	; 62
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	89 81       	ldd	r24, Y+1	; 0x01
    2654:	80 83       	st	Z, r24
	set_bit(EE_EECR,EE_EECR_EERE);
    2656:	ac e3       	ldi	r26, 0x3C	; 60
    2658:	b0 e0       	ldi	r27, 0x00	; 0
    265a:	ec e3       	ldi	r30, 0x3C	; 60
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	80 81       	ld	r24, Z
    2660:	81 60       	ori	r24, 0x01	; 1
    2662:	8c 93       	st	X, r24
	*data = EE_EEDR ;
    2664:	ed e3       	ldi	r30, 0x3D	; 61
    2666:	f0 e0       	ldi	r31, 0x00	; 0
    2668:	80 81       	ld	r24, Z
    266a:	ea 81       	ldd	r30, Y+2	; 0x02
    266c:	fb 81       	ldd	r31, Y+3	; 0x03
    266e:	80 83       	st	Z, r24
}
    2670:	0f 90       	pop	r0
    2672:	0f 90       	pop	r0
    2674:	0f 90       	pop	r0
    2676:	cf 91       	pop	r28
    2678:	df 91       	pop	r29
    267a:	08 95       	ret

0000267c <IN_EEPROM_voidEraseAll>:

void IN_EEPROM_voidEraseAll(void)
{
    267c:	df 93       	push	r29
    267e:	cf 93       	push	r28
    2680:	00 d0       	rcall	.+0      	; 0x2682 <IN_EEPROM_voidEraseAll+0x6>
    2682:	cd b7       	in	r28, 0x3d	; 61
    2684:	de b7       	in	r29, 0x3e	; 62
	u16 EEPROM_Add ;
	for(EEPROM_Add = 0 ; EEPROM_Add < Max_Array ; EEPROM_Add++)
    2686:	1a 82       	std	Y+2, r1	; 0x02
    2688:	19 82       	std	Y+1, r1	; 0x01
    268a:	09 c0       	rjmp	.+18     	; 0x269e <IN_EEPROM_voidEraseAll+0x22>
	{
		IN_EEPROM_voidWriteByte( EEPROM_Add , 0x00 );
    268c:	89 81       	ldd	r24, Y+1	; 0x01
    268e:	60 e0       	ldi	r22, 0x00	; 0
    2690:	0e 94 d6 12 	call	0x25ac	; 0x25ac <IN_EEPROM_voidWriteByte>
}

void IN_EEPROM_voidEraseAll(void)
{
	u16 EEPROM_Add ;
	for(EEPROM_Add = 0 ; EEPROM_Add < Max_Array ; EEPROM_Add++)
    2694:	89 81       	ldd	r24, Y+1	; 0x01
    2696:	9a 81       	ldd	r25, Y+2	; 0x02
    2698:	01 96       	adiw	r24, 0x01	; 1
    269a:	9a 83       	std	Y+2, r25	; 0x02
    269c:	89 83       	std	Y+1, r24	; 0x01
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	9a 81       	ldd	r25, Y+2	; 0x02
    26a2:	24 e0       	ldi	r18, 0x04	; 4
    26a4:	80 30       	cpi	r24, 0x00	; 0
    26a6:	92 07       	cpc	r25, r18
    26a8:	88 f3       	brcs	.-30     	; 0x268c <IN_EEPROM_voidEraseAll+0x10>
	{
		IN_EEPROM_voidWriteByte( EEPROM_Add , 0x00 );
	}
}
    26aa:	0f 90       	pop	r0
    26ac:	0f 90       	pop	r0
    26ae:	cf 91       	pop	r28
    26b0:	df 91       	pop	r29
    26b2:	08 95       	ret

000026b4 <IN_EEPROM_voidEraseByte>:

void IN_EEPROM_voidEraseByte(u8 Address)
{
    26b4:	df 93       	push	r29
    26b6:	cf 93       	push	r28
    26b8:	0f 92       	push	r0
    26ba:	cd b7       	in	r28, 0x3d	; 61
    26bc:	de b7       	in	r29, 0x3e	; 62
    26be:	89 83       	std	Y+1, r24	; 0x01
	IN_EEPROM_voidWriteByte( Address , 0x00 );
    26c0:	89 81       	ldd	r24, Y+1	; 0x01
    26c2:	60 e0       	ldi	r22, 0x00	; 0
    26c4:	0e 94 d6 12 	call	0x25ac	; 0x25ac <IN_EEPROM_voidWriteByte>
}
    26c8:	0f 90       	pop	r0
    26ca:	cf 91       	pop	r28
    26cc:	df 91       	pop	r29
    26ce:	08 95       	ret

000026d0 <DIO_voidSetPinDir>:
#include "DIO_Praivte.h"
#include "DIO_Interface.h"


void DIO_voidSetPinDir(u8 Group_Type, u8 Pin_No, u8 DirStatus)
{
    26d0:	df 93       	push	r29
    26d2:	cf 93       	push	r28
    26d4:	cd b7       	in	r28, 0x3d	; 61
    26d6:	de b7       	in	r29, 0x3e	; 62
    26d8:	27 97       	sbiw	r28, 0x07	; 7
    26da:	0f b6       	in	r0, 0x3f	; 63
    26dc:	f8 94       	cli
    26de:	de bf       	out	0x3e, r29	; 62
    26e0:	0f be       	out	0x3f, r0	; 63
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	89 83       	std	Y+1, r24	; 0x01
    26e6:	6a 83       	std	Y+2, r22	; 0x02
    26e8:	4b 83       	std	Y+3, r20	; 0x03
	//
	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD)
    26ea:	89 81       	ldd	r24, Y+1	; 0x01
    26ec:	88 23       	and	r24, r24
    26ee:	09 f4       	brne	.+2      	; 0x26f2 <DIO_voidSetPinDir+0x22>
    26f0:	f4 c0       	rjmp	.+488    	; 0x28da <DIO_voidSetPinDir+0x20a>
    26f2:	89 81       	ldd	r24, Y+1	; 0x01
    26f4:	85 30       	cpi	r24, 0x05	; 5
    26f6:	08 f0       	brcs	.+2      	; 0x26fa <DIO_voidSetPinDir+0x2a>
    26f8:	f0 c0       	rjmp	.+480    	; 0x28da <DIO_voidSetPinDir+0x20a>
    26fa:	8a 81       	ldd	r24, Y+2	; 0x02
    26fc:	88 30       	cpi	r24, 0x08	; 8
    26fe:	08 f0       	brcs	.+2      	; 0x2702 <DIO_voidSetPinDir+0x32>
    2700:	ec c0       	rjmp	.+472    	; 0x28da <DIO_voidSetPinDir+0x20a>
			&& (Pin_No>=DIO_Pin0 && Pin_No<=DIO_Pin7) )
	{
		if(DirStatus==Input)
    2702:	8b 81       	ldd	r24, Y+3	; 0x03
    2704:	88 23       	and	r24, r24
    2706:	09 f0       	breq	.+2      	; 0x270a <DIO_voidSetPinDir+0x3a>
    2708:	75 c0       	rjmp	.+234    	; 0x27f4 <DIO_voidSetPinDir+0x124>
		{
			switch(Group_Type)
    270a:	89 81       	ldd	r24, Y+1	; 0x01
    270c:	28 2f       	mov	r18, r24
    270e:	30 e0       	ldi	r19, 0x00	; 0
    2710:	3f 83       	std	Y+7, r19	; 0x07
    2712:	2e 83       	std	Y+6, r18	; 0x06
    2714:	8e 81       	ldd	r24, Y+6	; 0x06
    2716:	9f 81       	ldd	r25, Y+7	; 0x07
    2718:	82 30       	cpi	r24, 0x02	; 2
    271a:	91 05       	cpc	r25, r1
    271c:	61 f1       	breq	.+88     	; 0x2776 <DIO_voidSetPinDir+0xa6>
    271e:	2e 81       	ldd	r18, Y+6	; 0x06
    2720:	3f 81       	ldd	r19, Y+7	; 0x07
    2722:	23 30       	cpi	r18, 0x03	; 3
    2724:	31 05       	cpc	r19, r1
    2726:	34 f4       	brge	.+12     	; 0x2734 <DIO_voidSetPinDir+0x64>
    2728:	8e 81       	ldd	r24, Y+6	; 0x06
    272a:	9f 81       	ldd	r25, Y+7	; 0x07
    272c:	81 30       	cpi	r24, 0x01	; 1
    272e:	91 05       	cpc	r25, r1
    2730:	69 f0       	breq	.+26     	; 0x274c <DIO_voidSetPinDir+0x7c>
    2732:	d3 c0       	rjmp	.+422    	; 0x28da <DIO_voidSetPinDir+0x20a>
    2734:	2e 81       	ldd	r18, Y+6	; 0x06
    2736:	3f 81       	ldd	r19, Y+7	; 0x07
    2738:	23 30       	cpi	r18, 0x03	; 3
    273a:	31 05       	cpc	r19, r1
    273c:	89 f1       	breq	.+98     	; 0x27a0 <DIO_voidSetPinDir+0xd0>
    273e:	8e 81       	ldd	r24, Y+6	; 0x06
    2740:	9f 81       	ldd	r25, Y+7	; 0x07
    2742:	84 30       	cpi	r24, 0x04	; 4
    2744:	91 05       	cpc	r25, r1
    2746:	09 f4       	brne	.+2      	; 0x274a <DIO_voidSetPinDir+0x7a>
    2748:	40 c0       	rjmp	.+128    	; 0x27ca <DIO_voidSetPinDir+0xfa>
    274a:	c7 c0       	rjmp	.+398    	; 0x28da <DIO_voidSetPinDir+0x20a>
			{
			case DIO_GroupA: DIO_DDRA&=~(1<<Pin_No);break;
    274c:	aa e3       	ldi	r26, 0x3A	; 58
    274e:	b0 e0       	ldi	r27, 0x00	; 0
    2750:	ea e3       	ldi	r30, 0x3A	; 58
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	80 81       	ld	r24, Z
    2756:	48 2f       	mov	r20, r24
    2758:	8a 81       	ldd	r24, Y+2	; 0x02
    275a:	28 2f       	mov	r18, r24
    275c:	30 e0       	ldi	r19, 0x00	; 0
    275e:	81 e0       	ldi	r24, 0x01	; 1
    2760:	90 e0       	ldi	r25, 0x00	; 0
    2762:	02 2e       	mov	r0, r18
    2764:	02 c0       	rjmp	.+4      	; 0x276a <DIO_voidSetPinDir+0x9a>
    2766:	88 0f       	add	r24, r24
    2768:	99 1f       	adc	r25, r25
    276a:	0a 94       	dec	r0
    276c:	e2 f7       	brpl	.-8      	; 0x2766 <DIO_voidSetPinDir+0x96>
    276e:	80 95       	com	r24
    2770:	84 23       	and	r24, r20
    2772:	8c 93       	st	X, r24
    2774:	b2 c0       	rjmp	.+356    	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupB: DIO_DDRB&=~(1<<Pin_No);break;
    2776:	a7 e3       	ldi	r26, 0x37	; 55
    2778:	b0 e0       	ldi	r27, 0x00	; 0
    277a:	e7 e3       	ldi	r30, 0x37	; 55
    277c:	f0 e0       	ldi	r31, 0x00	; 0
    277e:	80 81       	ld	r24, Z
    2780:	48 2f       	mov	r20, r24
    2782:	8a 81       	ldd	r24, Y+2	; 0x02
    2784:	28 2f       	mov	r18, r24
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	81 e0       	ldi	r24, 0x01	; 1
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	02 2e       	mov	r0, r18
    278e:	02 c0       	rjmp	.+4      	; 0x2794 <DIO_voidSetPinDir+0xc4>
    2790:	88 0f       	add	r24, r24
    2792:	99 1f       	adc	r25, r25
    2794:	0a 94       	dec	r0
    2796:	e2 f7       	brpl	.-8      	; 0x2790 <DIO_voidSetPinDir+0xc0>
    2798:	80 95       	com	r24
    279a:	84 23       	and	r24, r20
    279c:	8c 93       	st	X, r24
    279e:	9d c0       	rjmp	.+314    	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupC: DIO_DDRC&=~(1<<Pin_No);break;
    27a0:	a4 e3       	ldi	r26, 0x34	; 52
    27a2:	b0 e0       	ldi	r27, 0x00	; 0
    27a4:	e4 e3       	ldi	r30, 0x34	; 52
    27a6:	f0 e0       	ldi	r31, 0x00	; 0
    27a8:	80 81       	ld	r24, Z
    27aa:	48 2f       	mov	r20, r24
    27ac:	8a 81       	ldd	r24, Y+2	; 0x02
    27ae:	28 2f       	mov	r18, r24
    27b0:	30 e0       	ldi	r19, 0x00	; 0
    27b2:	81 e0       	ldi	r24, 0x01	; 1
    27b4:	90 e0       	ldi	r25, 0x00	; 0
    27b6:	02 2e       	mov	r0, r18
    27b8:	02 c0       	rjmp	.+4      	; 0x27be <DIO_voidSetPinDir+0xee>
    27ba:	88 0f       	add	r24, r24
    27bc:	99 1f       	adc	r25, r25
    27be:	0a 94       	dec	r0
    27c0:	e2 f7       	brpl	.-8      	; 0x27ba <DIO_voidSetPinDir+0xea>
    27c2:	80 95       	com	r24
    27c4:	84 23       	and	r24, r20
    27c6:	8c 93       	st	X, r24
    27c8:	88 c0       	rjmp	.+272    	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupD: DIO_DDRD&=~(1<<Pin_No);break;
    27ca:	a1 e3       	ldi	r26, 0x31	; 49
    27cc:	b0 e0       	ldi	r27, 0x00	; 0
    27ce:	e1 e3       	ldi	r30, 0x31	; 49
    27d0:	f0 e0       	ldi	r31, 0x00	; 0
    27d2:	80 81       	ld	r24, Z
    27d4:	48 2f       	mov	r20, r24
    27d6:	8a 81       	ldd	r24, Y+2	; 0x02
    27d8:	28 2f       	mov	r18, r24
    27da:	30 e0       	ldi	r19, 0x00	; 0
    27dc:	81 e0       	ldi	r24, 0x01	; 1
    27de:	90 e0       	ldi	r25, 0x00	; 0
    27e0:	02 2e       	mov	r0, r18
    27e2:	02 c0       	rjmp	.+4      	; 0x27e8 <DIO_voidSetPinDir+0x118>
    27e4:	88 0f       	add	r24, r24
    27e6:	99 1f       	adc	r25, r25
    27e8:	0a 94       	dec	r0
    27ea:	e2 f7       	brpl	.-8      	; 0x27e4 <DIO_voidSetPinDir+0x114>
    27ec:	80 95       	com	r24
    27ee:	84 23       	and	r24, r20
    27f0:	8c 93       	st	X, r24
    27f2:	73 c0       	rjmp	.+230    	; 0x28da <DIO_voidSetPinDir+0x20a>
			}
		}
		else if (DirStatus==Output)
    27f4:	8b 81       	ldd	r24, Y+3	; 0x03
    27f6:	81 30       	cpi	r24, 0x01	; 1
    27f8:	09 f0       	breq	.+2      	; 0x27fc <DIO_voidSetPinDir+0x12c>
    27fa:	6f c0       	rjmp	.+222    	; 0x28da <DIO_voidSetPinDir+0x20a>
		{
			switch(Group_Type)
    27fc:	89 81       	ldd	r24, Y+1	; 0x01
    27fe:	28 2f       	mov	r18, r24
    2800:	30 e0       	ldi	r19, 0x00	; 0
    2802:	3d 83       	std	Y+5, r19	; 0x05
    2804:	2c 83       	std	Y+4, r18	; 0x04
    2806:	8c 81       	ldd	r24, Y+4	; 0x04
    2808:	9d 81       	ldd	r25, Y+5	; 0x05
    280a:	82 30       	cpi	r24, 0x02	; 2
    280c:	91 05       	cpc	r25, r1
    280e:	51 f1       	breq	.+84     	; 0x2864 <DIO_voidSetPinDir+0x194>
    2810:	2c 81       	ldd	r18, Y+4	; 0x04
    2812:	3d 81       	ldd	r19, Y+5	; 0x05
    2814:	23 30       	cpi	r18, 0x03	; 3
    2816:	31 05       	cpc	r19, r1
    2818:	34 f4       	brge	.+12     	; 0x2826 <DIO_voidSetPinDir+0x156>
    281a:	8c 81       	ldd	r24, Y+4	; 0x04
    281c:	9d 81       	ldd	r25, Y+5	; 0x05
    281e:	81 30       	cpi	r24, 0x01	; 1
    2820:	91 05       	cpc	r25, r1
    2822:	61 f0       	breq	.+24     	; 0x283c <DIO_voidSetPinDir+0x16c>
    2824:	5a c0       	rjmp	.+180    	; 0x28da <DIO_voidSetPinDir+0x20a>
    2826:	2c 81       	ldd	r18, Y+4	; 0x04
    2828:	3d 81       	ldd	r19, Y+5	; 0x05
    282a:	23 30       	cpi	r18, 0x03	; 3
    282c:	31 05       	cpc	r19, r1
    282e:	71 f1       	breq	.+92     	; 0x288c <DIO_voidSetPinDir+0x1bc>
    2830:	8c 81       	ldd	r24, Y+4	; 0x04
    2832:	9d 81       	ldd	r25, Y+5	; 0x05
    2834:	84 30       	cpi	r24, 0x04	; 4
    2836:	91 05       	cpc	r25, r1
    2838:	e9 f1       	breq	.+122    	; 0x28b4 <DIO_voidSetPinDir+0x1e4>
    283a:	4f c0       	rjmp	.+158    	; 0x28da <DIO_voidSetPinDir+0x20a>
			{
			case DIO_GroupA: DIO_DDRA|=(1<<Pin_No);break;
    283c:	aa e3       	ldi	r26, 0x3A	; 58
    283e:	b0 e0       	ldi	r27, 0x00	; 0
    2840:	ea e3       	ldi	r30, 0x3A	; 58
    2842:	f0 e0       	ldi	r31, 0x00	; 0
    2844:	80 81       	ld	r24, Z
    2846:	48 2f       	mov	r20, r24
    2848:	8a 81       	ldd	r24, Y+2	; 0x02
    284a:	28 2f       	mov	r18, r24
    284c:	30 e0       	ldi	r19, 0x00	; 0
    284e:	81 e0       	ldi	r24, 0x01	; 1
    2850:	90 e0       	ldi	r25, 0x00	; 0
    2852:	02 2e       	mov	r0, r18
    2854:	02 c0       	rjmp	.+4      	; 0x285a <DIO_voidSetPinDir+0x18a>
    2856:	88 0f       	add	r24, r24
    2858:	99 1f       	adc	r25, r25
    285a:	0a 94       	dec	r0
    285c:	e2 f7       	brpl	.-8      	; 0x2856 <DIO_voidSetPinDir+0x186>
    285e:	84 2b       	or	r24, r20
    2860:	8c 93       	st	X, r24
    2862:	3b c0       	rjmp	.+118    	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupB: DIO_DDRB|=(1<<Pin_No);break;
    2864:	a7 e3       	ldi	r26, 0x37	; 55
    2866:	b0 e0       	ldi	r27, 0x00	; 0
    2868:	e7 e3       	ldi	r30, 0x37	; 55
    286a:	f0 e0       	ldi	r31, 0x00	; 0
    286c:	80 81       	ld	r24, Z
    286e:	48 2f       	mov	r20, r24
    2870:	8a 81       	ldd	r24, Y+2	; 0x02
    2872:	28 2f       	mov	r18, r24
    2874:	30 e0       	ldi	r19, 0x00	; 0
    2876:	81 e0       	ldi	r24, 0x01	; 1
    2878:	90 e0       	ldi	r25, 0x00	; 0
    287a:	02 2e       	mov	r0, r18
    287c:	02 c0       	rjmp	.+4      	; 0x2882 <DIO_voidSetPinDir+0x1b2>
    287e:	88 0f       	add	r24, r24
    2880:	99 1f       	adc	r25, r25
    2882:	0a 94       	dec	r0
    2884:	e2 f7       	brpl	.-8      	; 0x287e <DIO_voidSetPinDir+0x1ae>
    2886:	84 2b       	or	r24, r20
    2888:	8c 93       	st	X, r24
    288a:	27 c0       	rjmp	.+78     	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupC: DIO_DDRC|=(1<<Pin_No);break;
    288c:	a4 e3       	ldi	r26, 0x34	; 52
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	e4 e3       	ldi	r30, 0x34	; 52
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	48 2f       	mov	r20, r24
    2898:	8a 81       	ldd	r24, Y+2	; 0x02
    289a:	28 2f       	mov	r18, r24
    289c:	30 e0       	ldi	r19, 0x00	; 0
    289e:	81 e0       	ldi	r24, 0x01	; 1
    28a0:	90 e0       	ldi	r25, 0x00	; 0
    28a2:	02 2e       	mov	r0, r18
    28a4:	02 c0       	rjmp	.+4      	; 0x28aa <DIO_voidSetPinDir+0x1da>
    28a6:	88 0f       	add	r24, r24
    28a8:	99 1f       	adc	r25, r25
    28aa:	0a 94       	dec	r0
    28ac:	e2 f7       	brpl	.-8      	; 0x28a6 <DIO_voidSetPinDir+0x1d6>
    28ae:	84 2b       	or	r24, r20
    28b0:	8c 93       	st	X, r24
    28b2:	13 c0       	rjmp	.+38     	; 0x28da <DIO_voidSetPinDir+0x20a>
			case DIO_GroupD: DIO_DDRD|=(1<<Pin_No);break;
    28b4:	a1 e3       	ldi	r26, 0x31	; 49
    28b6:	b0 e0       	ldi	r27, 0x00	; 0
    28b8:	e1 e3       	ldi	r30, 0x31	; 49
    28ba:	f0 e0       	ldi	r31, 0x00	; 0
    28bc:	80 81       	ld	r24, Z
    28be:	48 2f       	mov	r20, r24
    28c0:	8a 81       	ldd	r24, Y+2	; 0x02
    28c2:	28 2f       	mov	r18, r24
    28c4:	30 e0       	ldi	r19, 0x00	; 0
    28c6:	81 e0       	ldi	r24, 0x01	; 1
    28c8:	90 e0       	ldi	r25, 0x00	; 0
    28ca:	02 2e       	mov	r0, r18
    28cc:	02 c0       	rjmp	.+4      	; 0x28d2 <DIO_voidSetPinDir+0x202>
    28ce:	88 0f       	add	r24, r24
    28d0:	99 1f       	adc	r25, r25
    28d2:	0a 94       	dec	r0
    28d4:	e2 f7       	brpl	.-8      	; 0x28ce <DIO_voidSetPinDir+0x1fe>
    28d6:	84 2b       	or	r24, r20
    28d8:	8c 93       	st	X, r24
			}
		}
	}


}
    28da:	27 96       	adiw	r28, 0x07	; 7
    28dc:	0f b6       	in	r0, 0x3f	; 63
    28de:	f8 94       	cli
    28e0:	de bf       	out	0x3e, r29	; 62
    28e2:	0f be       	out	0x3f, r0	; 63
    28e4:	cd bf       	out	0x3d, r28	; 61
    28e6:	cf 91       	pop	r28
    28e8:	df 91       	pop	r29
    28ea:	08 95       	ret

000028ec <DIO_voidSetPinValue>:



void DIO_voidSetPinValue(u8 Group_Type, u8 Pin_No, u8 Value)
{
    28ec:	df 93       	push	r29
    28ee:	cf 93       	push	r28
    28f0:	cd b7       	in	r28, 0x3d	; 61
    28f2:	de b7       	in	r29, 0x3e	; 62
    28f4:	27 97       	sbiw	r28, 0x07	; 7
    28f6:	0f b6       	in	r0, 0x3f	; 63
    28f8:	f8 94       	cli
    28fa:	de bf       	out	0x3e, r29	; 62
    28fc:	0f be       	out	0x3f, r0	; 63
    28fe:	cd bf       	out	0x3d, r28	; 61
    2900:	89 83       	std	Y+1, r24	; 0x01
    2902:	6a 83       	std	Y+2, r22	; 0x02
    2904:	4b 83       	std	Y+3, r20	; 0x03
	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD)
    2906:	89 81       	ldd	r24, Y+1	; 0x01
    2908:	88 23       	and	r24, r24
    290a:	09 f4       	brne	.+2      	; 0x290e <DIO_voidSetPinValue+0x22>
    290c:	f4 c0       	rjmp	.+488    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
    290e:	89 81       	ldd	r24, Y+1	; 0x01
    2910:	85 30       	cpi	r24, 0x05	; 5
    2912:	08 f0       	brcs	.+2      	; 0x2916 <DIO_voidSetPinValue+0x2a>
    2914:	f0 c0       	rjmp	.+480    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
    2916:	8a 81       	ldd	r24, Y+2	; 0x02
    2918:	88 30       	cpi	r24, 0x08	; 8
    291a:	08 f0       	brcs	.+2      	; 0x291e <DIO_voidSetPinValue+0x32>
    291c:	ec c0       	rjmp	.+472    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			&& (Pin_No>=DIO_Pin0 && Pin_No<=DIO_Pin7) )
	{
		if(Value==Low)
    291e:	8b 81       	ldd	r24, Y+3	; 0x03
    2920:	88 23       	and	r24, r24
    2922:	09 f0       	breq	.+2      	; 0x2926 <DIO_voidSetPinValue+0x3a>
    2924:	75 c0       	rjmp	.+234    	; 0x2a10 <DIO_voidSetPinValue+0x124>
		{
			switch(Group_Type)
    2926:	89 81       	ldd	r24, Y+1	; 0x01
    2928:	28 2f       	mov	r18, r24
    292a:	30 e0       	ldi	r19, 0x00	; 0
    292c:	3f 83       	std	Y+7, r19	; 0x07
    292e:	2e 83       	std	Y+6, r18	; 0x06
    2930:	8e 81       	ldd	r24, Y+6	; 0x06
    2932:	9f 81       	ldd	r25, Y+7	; 0x07
    2934:	82 30       	cpi	r24, 0x02	; 2
    2936:	91 05       	cpc	r25, r1
    2938:	61 f1       	breq	.+88     	; 0x2992 <DIO_voidSetPinValue+0xa6>
    293a:	2e 81       	ldd	r18, Y+6	; 0x06
    293c:	3f 81       	ldd	r19, Y+7	; 0x07
    293e:	23 30       	cpi	r18, 0x03	; 3
    2940:	31 05       	cpc	r19, r1
    2942:	34 f4       	brge	.+12     	; 0x2950 <DIO_voidSetPinValue+0x64>
    2944:	8e 81       	ldd	r24, Y+6	; 0x06
    2946:	9f 81       	ldd	r25, Y+7	; 0x07
    2948:	81 30       	cpi	r24, 0x01	; 1
    294a:	91 05       	cpc	r25, r1
    294c:	69 f0       	breq	.+26     	; 0x2968 <DIO_voidSetPinValue+0x7c>
    294e:	d3 c0       	rjmp	.+422    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
    2950:	2e 81       	ldd	r18, Y+6	; 0x06
    2952:	3f 81       	ldd	r19, Y+7	; 0x07
    2954:	23 30       	cpi	r18, 0x03	; 3
    2956:	31 05       	cpc	r19, r1
    2958:	89 f1       	breq	.+98     	; 0x29bc <DIO_voidSetPinValue+0xd0>
    295a:	8e 81       	ldd	r24, Y+6	; 0x06
    295c:	9f 81       	ldd	r25, Y+7	; 0x07
    295e:	84 30       	cpi	r24, 0x04	; 4
    2960:	91 05       	cpc	r25, r1
    2962:	09 f4       	brne	.+2      	; 0x2966 <DIO_voidSetPinValue+0x7a>
    2964:	40 c0       	rjmp	.+128    	; 0x29e6 <DIO_voidSetPinValue+0xfa>
    2966:	c7 c0       	rjmp	.+398    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			{
			case DIO_GroupA: DIO_PORTA&=~(1<<Pin_No);break;
    2968:	ab e3       	ldi	r26, 0x3B	; 59
    296a:	b0 e0       	ldi	r27, 0x00	; 0
    296c:	eb e3       	ldi	r30, 0x3B	; 59
    296e:	f0 e0       	ldi	r31, 0x00	; 0
    2970:	80 81       	ld	r24, Z
    2972:	48 2f       	mov	r20, r24
    2974:	8a 81       	ldd	r24, Y+2	; 0x02
    2976:	28 2f       	mov	r18, r24
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	81 e0       	ldi	r24, 0x01	; 1
    297c:	90 e0       	ldi	r25, 0x00	; 0
    297e:	02 2e       	mov	r0, r18
    2980:	02 c0       	rjmp	.+4      	; 0x2986 <DIO_voidSetPinValue+0x9a>
    2982:	88 0f       	add	r24, r24
    2984:	99 1f       	adc	r25, r25
    2986:	0a 94       	dec	r0
    2988:	e2 f7       	brpl	.-8      	; 0x2982 <DIO_voidSetPinValue+0x96>
    298a:	80 95       	com	r24
    298c:	84 23       	and	r24, r20
    298e:	8c 93       	st	X, r24
    2990:	b2 c0       	rjmp	.+356    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupB: DIO_PORTB&=~(1<<Pin_No);break;
    2992:	a8 e3       	ldi	r26, 0x38	; 56
    2994:	b0 e0       	ldi	r27, 0x00	; 0
    2996:	e8 e3       	ldi	r30, 0x38	; 56
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	80 81       	ld	r24, Z
    299c:	48 2f       	mov	r20, r24
    299e:	8a 81       	ldd	r24, Y+2	; 0x02
    29a0:	28 2f       	mov	r18, r24
    29a2:	30 e0       	ldi	r19, 0x00	; 0
    29a4:	81 e0       	ldi	r24, 0x01	; 1
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	02 2e       	mov	r0, r18
    29aa:	02 c0       	rjmp	.+4      	; 0x29b0 <DIO_voidSetPinValue+0xc4>
    29ac:	88 0f       	add	r24, r24
    29ae:	99 1f       	adc	r25, r25
    29b0:	0a 94       	dec	r0
    29b2:	e2 f7       	brpl	.-8      	; 0x29ac <DIO_voidSetPinValue+0xc0>
    29b4:	80 95       	com	r24
    29b6:	84 23       	and	r24, r20
    29b8:	8c 93       	st	X, r24
    29ba:	9d c0       	rjmp	.+314    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupC: DIO_PORTC&=~(1<<Pin_No);break;
    29bc:	a5 e3       	ldi	r26, 0x35	; 53
    29be:	b0 e0       	ldi	r27, 0x00	; 0
    29c0:	e5 e3       	ldi	r30, 0x35	; 53
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	80 81       	ld	r24, Z
    29c6:	48 2f       	mov	r20, r24
    29c8:	8a 81       	ldd	r24, Y+2	; 0x02
    29ca:	28 2f       	mov	r18, r24
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	90 e0       	ldi	r25, 0x00	; 0
    29d2:	02 2e       	mov	r0, r18
    29d4:	02 c0       	rjmp	.+4      	; 0x29da <DIO_voidSetPinValue+0xee>
    29d6:	88 0f       	add	r24, r24
    29d8:	99 1f       	adc	r25, r25
    29da:	0a 94       	dec	r0
    29dc:	e2 f7       	brpl	.-8      	; 0x29d6 <DIO_voidSetPinValue+0xea>
    29de:	80 95       	com	r24
    29e0:	84 23       	and	r24, r20
    29e2:	8c 93       	st	X, r24
    29e4:	88 c0       	rjmp	.+272    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupD: DIO_PORTD&=~(1<<Pin_No);break;
    29e6:	a2 e3       	ldi	r26, 0x32	; 50
    29e8:	b0 e0       	ldi	r27, 0x00	; 0
    29ea:	e2 e3       	ldi	r30, 0x32	; 50
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 81       	ld	r24, Z
    29f0:	48 2f       	mov	r20, r24
    29f2:	8a 81       	ldd	r24, Y+2	; 0x02
    29f4:	28 2f       	mov	r18, r24
    29f6:	30 e0       	ldi	r19, 0x00	; 0
    29f8:	81 e0       	ldi	r24, 0x01	; 1
    29fa:	90 e0       	ldi	r25, 0x00	; 0
    29fc:	02 2e       	mov	r0, r18
    29fe:	02 c0       	rjmp	.+4      	; 0x2a04 <DIO_voidSetPinValue+0x118>
    2a00:	88 0f       	add	r24, r24
    2a02:	99 1f       	adc	r25, r25
    2a04:	0a 94       	dec	r0
    2a06:	e2 f7       	brpl	.-8      	; 0x2a00 <DIO_voidSetPinValue+0x114>
    2a08:	80 95       	com	r24
    2a0a:	84 23       	and	r24, r20
    2a0c:	8c 93       	st	X, r24
    2a0e:	73 c0       	rjmp	.+230    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			}
		}
		else if (Value==High)
    2a10:	8b 81       	ldd	r24, Y+3	; 0x03
    2a12:	81 30       	cpi	r24, 0x01	; 1
    2a14:	09 f0       	breq	.+2      	; 0x2a18 <DIO_voidSetPinValue+0x12c>
    2a16:	6f c0       	rjmp	.+222    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
		{
			switch(Group_Type)
    2a18:	89 81       	ldd	r24, Y+1	; 0x01
    2a1a:	28 2f       	mov	r18, r24
    2a1c:	30 e0       	ldi	r19, 0x00	; 0
    2a1e:	3d 83       	std	Y+5, r19	; 0x05
    2a20:	2c 83       	std	Y+4, r18	; 0x04
    2a22:	8c 81       	ldd	r24, Y+4	; 0x04
    2a24:	9d 81       	ldd	r25, Y+5	; 0x05
    2a26:	82 30       	cpi	r24, 0x02	; 2
    2a28:	91 05       	cpc	r25, r1
    2a2a:	51 f1       	breq	.+84     	; 0x2a80 <DIO_voidSetPinValue+0x194>
    2a2c:	2c 81       	ldd	r18, Y+4	; 0x04
    2a2e:	3d 81       	ldd	r19, Y+5	; 0x05
    2a30:	23 30       	cpi	r18, 0x03	; 3
    2a32:	31 05       	cpc	r19, r1
    2a34:	34 f4       	brge	.+12     	; 0x2a42 <DIO_voidSetPinValue+0x156>
    2a36:	8c 81       	ldd	r24, Y+4	; 0x04
    2a38:	9d 81       	ldd	r25, Y+5	; 0x05
    2a3a:	81 30       	cpi	r24, 0x01	; 1
    2a3c:	91 05       	cpc	r25, r1
    2a3e:	61 f0       	breq	.+24     	; 0x2a58 <DIO_voidSetPinValue+0x16c>
    2a40:	5a c0       	rjmp	.+180    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
    2a42:	2c 81       	ldd	r18, Y+4	; 0x04
    2a44:	3d 81       	ldd	r19, Y+5	; 0x05
    2a46:	23 30       	cpi	r18, 0x03	; 3
    2a48:	31 05       	cpc	r19, r1
    2a4a:	71 f1       	breq	.+92     	; 0x2aa8 <DIO_voidSetPinValue+0x1bc>
    2a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    2a4e:	9d 81       	ldd	r25, Y+5	; 0x05
    2a50:	84 30       	cpi	r24, 0x04	; 4
    2a52:	91 05       	cpc	r25, r1
    2a54:	e9 f1       	breq	.+122    	; 0x2ad0 <DIO_voidSetPinValue+0x1e4>
    2a56:	4f c0       	rjmp	.+158    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			{
			case DIO_GroupA: DIO_PORTA|=(1<<Pin_No);break;
    2a58:	ab e3       	ldi	r26, 0x3B	; 59
    2a5a:	b0 e0       	ldi	r27, 0x00	; 0
    2a5c:	eb e3       	ldi	r30, 0x3B	; 59
    2a5e:	f0 e0       	ldi	r31, 0x00	; 0
    2a60:	80 81       	ld	r24, Z
    2a62:	48 2f       	mov	r20, r24
    2a64:	8a 81       	ldd	r24, Y+2	; 0x02
    2a66:	28 2f       	mov	r18, r24
    2a68:	30 e0       	ldi	r19, 0x00	; 0
    2a6a:	81 e0       	ldi	r24, 0x01	; 1
    2a6c:	90 e0       	ldi	r25, 0x00	; 0
    2a6e:	02 2e       	mov	r0, r18
    2a70:	02 c0       	rjmp	.+4      	; 0x2a76 <DIO_voidSetPinValue+0x18a>
    2a72:	88 0f       	add	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	0a 94       	dec	r0
    2a78:	e2 f7       	brpl	.-8      	; 0x2a72 <DIO_voidSetPinValue+0x186>
    2a7a:	84 2b       	or	r24, r20
    2a7c:	8c 93       	st	X, r24
    2a7e:	3b c0       	rjmp	.+118    	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupB: DIO_PORTB|=(1<<Pin_No);break;
    2a80:	a8 e3       	ldi	r26, 0x38	; 56
    2a82:	b0 e0       	ldi	r27, 0x00	; 0
    2a84:	e8 e3       	ldi	r30, 0x38	; 56
    2a86:	f0 e0       	ldi	r31, 0x00	; 0
    2a88:	80 81       	ld	r24, Z
    2a8a:	48 2f       	mov	r20, r24
    2a8c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a8e:	28 2f       	mov	r18, r24
    2a90:	30 e0       	ldi	r19, 0x00	; 0
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	90 e0       	ldi	r25, 0x00	; 0
    2a96:	02 2e       	mov	r0, r18
    2a98:	02 c0       	rjmp	.+4      	; 0x2a9e <DIO_voidSetPinValue+0x1b2>
    2a9a:	88 0f       	add	r24, r24
    2a9c:	99 1f       	adc	r25, r25
    2a9e:	0a 94       	dec	r0
    2aa0:	e2 f7       	brpl	.-8      	; 0x2a9a <DIO_voidSetPinValue+0x1ae>
    2aa2:	84 2b       	or	r24, r20
    2aa4:	8c 93       	st	X, r24
    2aa6:	27 c0       	rjmp	.+78     	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupC: DIO_PORTC|=(1<<Pin_No);break;
    2aa8:	a5 e3       	ldi	r26, 0x35	; 53
    2aaa:	b0 e0       	ldi	r27, 0x00	; 0
    2aac:	e5 e3       	ldi	r30, 0x35	; 53
    2aae:	f0 e0       	ldi	r31, 0x00	; 0
    2ab0:	80 81       	ld	r24, Z
    2ab2:	48 2f       	mov	r20, r24
    2ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ab6:	28 2f       	mov	r18, r24
    2ab8:	30 e0       	ldi	r19, 0x00	; 0
    2aba:	81 e0       	ldi	r24, 0x01	; 1
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	02 2e       	mov	r0, r18
    2ac0:	02 c0       	rjmp	.+4      	; 0x2ac6 <DIO_voidSetPinValue+0x1da>
    2ac2:	88 0f       	add	r24, r24
    2ac4:	99 1f       	adc	r25, r25
    2ac6:	0a 94       	dec	r0
    2ac8:	e2 f7       	brpl	.-8      	; 0x2ac2 <DIO_voidSetPinValue+0x1d6>
    2aca:	84 2b       	or	r24, r20
    2acc:	8c 93       	st	X, r24
    2ace:	13 c0       	rjmp	.+38     	; 0x2af6 <DIO_voidSetPinValue+0x20a>
			case DIO_GroupD: DIO_PORTD|=(1<<Pin_No);break;
    2ad0:	a2 e3       	ldi	r26, 0x32	; 50
    2ad2:	b0 e0       	ldi	r27, 0x00	; 0
    2ad4:	e2 e3       	ldi	r30, 0x32	; 50
    2ad6:	f0 e0       	ldi	r31, 0x00	; 0
    2ad8:	80 81       	ld	r24, Z
    2ada:	48 2f       	mov	r20, r24
    2adc:	8a 81       	ldd	r24, Y+2	; 0x02
    2ade:	28 2f       	mov	r18, r24
    2ae0:	30 e0       	ldi	r19, 0x00	; 0
    2ae2:	81 e0       	ldi	r24, 0x01	; 1
    2ae4:	90 e0       	ldi	r25, 0x00	; 0
    2ae6:	02 2e       	mov	r0, r18
    2ae8:	02 c0       	rjmp	.+4      	; 0x2aee <DIO_voidSetPinValue+0x202>
    2aea:	88 0f       	add	r24, r24
    2aec:	99 1f       	adc	r25, r25
    2aee:	0a 94       	dec	r0
    2af0:	e2 f7       	brpl	.-8      	; 0x2aea <DIO_voidSetPinValue+0x1fe>
    2af2:	84 2b       	or	r24, r20
    2af4:	8c 93       	st	X, r24
			}
		}
	}
}
    2af6:	27 96       	adiw	r28, 0x07	; 7
    2af8:	0f b6       	in	r0, 0x3f	; 63
    2afa:	f8 94       	cli
    2afc:	de bf       	out	0x3e, r29	; 62
    2afe:	0f be       	out	0x3f, r0	; 63
    2b00:	cd bf       	out	0x3d, r28	; 61
    2b02:	cf 91       	pop	r28
    2b04:	df 91       	pop	r29
    2b06:	08 95       	ret

00002b08 <DIO_u8ReadPinValue>:
u8 DIO_u8ReadPinValue(u8 Group_Type, u8 Pin_No)
{
    2b08:	df 93       	push	r29
    2b0a:	cf 93       	push	r28
    2b0c:	00 d0       	rcall	.+0      	; 0x2b0e <DIO_u8ReadPinValue+0x6>
    2b0e:	00 d0       	rcall	.+0      	; 0x2b10 <DIO_u8ReadPinValue+0x8>
    2b10:	0f 92       	push	r0
    2b12:	cd b7       	in	r28, 0x3d	; 61
    2b14:	de b7       	in	r29, 0x3e	; 62
    2b16:	89 83       	std	Y+1, r24	; 0x01
    2b18:	6a 83       	std	Y+2, r22	; 0x02

	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD)
    2b1a:	89 81       	ldd	r24, Y+1	; 0x01
    2b1c:	88 23       	and	r24, r24
    2b1e:	09 f4       	brne	.+2      	; 0x2b22 <DIO_u8ReadPinValue+0x1a>
    2b20:	5e c1       	rjmp	.+700    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
    2b22:	89 81       	ldd	r24, Y+1	; 0x01
    2b24:	85 30       	cpi	r24, 0x05	; 5
    2b26:	08 f0       	brcs	.+2      	; 0x2b2a <DIO_u8ReadPinValue+0x22>
    2b28:	5a c1       	rjmp	.+692    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
    2b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b2c:	88 30       	cpi	r24, 0x08	; 8
    2b2e:	08 f0       	brcs	.+2      	; 0x2b32 <DIO_u8ReadPinValue+0x2a>
    2b30:	56 c1       	rjmp	.+684    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
			&& (Pin_No>=DIO_Pin0 && Pin_No<=DIO_Pin7) )
	{
		switch(Group_Type)
    2b32:	89 81       	ldd	r24, Y+1	; 0x01
    2b34:	28 2f       	mov	r18, r24
    2b36:	30 e0       	ldi	r19, 0x00	; 0
    2b38:	3d 83       	std	Y+5, r19	; 0x05
    2b3a:	2c 83       	std	Y+4, r18	; 0x04
    2b3c:	4c 81       	ldd	r20, Y+4	; 0x04
    2b3e:	5d 81       	ldd	r21, Y+5	; 0x05
    2b40:	42 30       	cpi	r20, 0x02	; 2
    2b42:	51 05       	cpc	r21, r1
    2b44:	09 f4       	brne	.+2      	; 0x2b48 <DIO_u8ReadPinValue+0x40>
    2b46:	65 c0       	rjmp	.+202    	; 0x2c12 <DIO_u8ReadPinValue+0x10a>
    2b48:	8c 81       	ldd	r24, Y+4	; 0x04
    2b4a:	9d 81       	ldd	r25, Y+5	; 0x05
    2b4c:	83 30       	cpi	r24, 0x03	; 3
    2b4e:	91 05       	cpc	r25, r1
    2b50:	34 f4       	brge	.+12     	; 0x2b5e <DIO_u8ReadPinValue+0x56>
    2b52:	2c 81       	ldd	r18, Y+4	; 0x04
    2b54:	3d 81       	ldd	r19, Y+5	; 0x05
    2b56:	21 30       	cpi	r18, 0x01	; 1
    2b58:	31 05       	cpc	r19, r1
    2b5a:	71 f0       	breq	.+28     	; 0x2b78 <DIO_u8ReadPinValue+0x70>
    2b5c:	40 c1       	rjmp	.+640    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
    2b5e:	4c 81       	ldd	r20, Y+4	; 0x04
    2b60:	5d 81       	ldd	r21, Y+5	; 0x05
    2b62:	43 30       	cpi	r20, 0x03	; 3
    2b64:	51 05       	cpc	r21, r1
    2b66:	09 f4       	brne	.+2      	; 0x2b6a <DIO_u8ReadPinValue+0x62>
    2b68:	a1 c0       	rjmp	.+322    	; 0x2cac <DIO_u8ReadPinValue+0x1a4>
    2b6a:	8c 81       	ldd	r24, Y+4	; 0x04
    2b6c:	9d 81       	ldd	r25, Y+5	; 0x05
    2b6e:	84 30       	cpi	r24, 0x04	; 4
    2b70:	91 05       	cpc	r25, r1
    2b72:	09 f4       	brne	.+2      	; 0x2b76 <DIO_u8ReadPinValue+0x6e>
    2b74:	e8 c0       	rjmp	.+464    	; 0x2d46 <DIO_u8ReadPinValue+0x23e>
    2b76:	33 c1       	rjmp	.+614    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
		{
		case DIO_GroupA:
			if(get_bit(DIO_DDRA,Pin_No)==Input)
    2b78:	ea e3       	ldi	r30, 0x3A	; 58
    2b7a:	f0 e0       	ldi	r31, 0x00	; 0
    2b7c:	80 81       	ld	r24, Z
    2b7e:	28 2f       	mov	r18, r24
    2b80:	30 e0       	ldi	r19, 0x00	; 0
    2b82:	8a 81       	ldd	r24, Y+2	; 0x02
    2b84:	88 2f       	mov	r24, r24
    2b86:	90 e0       	ldi	r25, 0x00	; 0
    2b88:	a9 01       	movw	r20, r18
    2b8a:	02 c0       	rjmp	.+4      	; 0x2b90 <DIO_u8ReadPinValue+0x88>
    2b8c:	55 95       	asr	r21
    2b8e:	47 95       	ror	r20
    2b90:	8a 95       	dec	r24
    2b92:	e2 f7       	brpl	.-8      	; 0x2b8c <DIO_u8ReadPinValue+0x84>
    2b94:	ca 01       	movw	r24, r20
    2b96:	81 70       	andi	r24, 0x01	; 1
    2b98:	90 70       	andi	r25, 0x00	; 0
    2b9a:	00 97       	sbiw	r24, 0x00	; 0
    2b9c:	99 f4       	brne	.+38     	; 0x2bc4 <DIO_u8ReadPinValue+0xbc>
			{
				return((DIO_PINA>>Pin_No)&1);
    2b9e:	e9 e3       	ldi	r30, 0x39	; 57
    2ba0:	f0 e0       	ldi	r31, 0x00	; 0
    2ba2:	80 81       	ld	r24, Z
    2ba4:	28 2f       	mov	r18, r24
    2ba6:	30 e0       	ldi	r19, 0x00	; 0
    2ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    2baa:	88 2f       	mov	r24, r24
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	a9 01       	movw	r20, r18
    2bb0:	02 c0       	rjmp	.+4      	; 0x2bb6 <DIO_u8ReadPinValue+0xae>
    2bb2:	55 95       	asr	r21
    2bb4:	47 95       	ror	r20
    2bb6:	8a 95       	dec	r24
    2bb8:	e2 f7       	brpl	.-8      	; 0x2bb2 <DIO_u8ReadPinValue+0xaa>
    2bba:	ca 01       	movw	r24, r20
    2bbc:	58 2f       	mov	r21, r24
    2bbe:	51 70       	andi	r21, 0x01	; 1
    2bc0:	5b 83       	std	Y+3, r21	; 0x03
    2bc2:	0f c1       	rjmp	.+542    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			else if(get_bit(DIO_DDRA,Pin_No)==Output)
    2bc4:	ea e3       	ldi	r30, 0x3A	; 58
    2bc6:	f0 e0       	ldi	r31, 0x00	; 0
    2bc8:	80 81       	ld	r24, Z
    2bca:	28 2f       	mov	r18, r24
    2bcc:	30 e0       	ldi	r19, 0x00	; 0
    2bce:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd0:	88 2f       	mov	r24, r24
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	a9 01       	movw	r20, r18
    2bd6:	02 c0       	rjmp	.+4      	; 0x2bdc <DIO_u8ReadPinValue+0xd4>
    2bd8:	55 95       	asr	r21
    2bda:	47 95       	ror	r20
    2bdc:	8a 95       	dec	r24
    2bde:	e2 f7       	brpl	.-8      	; 0x2bd8 <DIO_u8ReadPinValue+0xd0>
    2be0:	ca 01       	movw	r24, r20
    2be2:	81 70       	andi	r24, 0x01	; 1
    2be4:	90 70       	andi	r25, 0x00	; 0
    2be6:	88 23       	and	r24, r24
    2be8:	09 f4       	brne	.+2      	; 0x2bec <DIO_u8ReadPinValue+0xe4>
    2bea:	f9 c0       	rjmp	.+498    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
			{
				return((DIO_PORTA>>Pin_No)&1);
    2bec:	eb e3       	ldi	r30, 0x3B	; 59
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	80 81       	ld	r24, Z
    2bf2:	28 2f       	mov	r18, r24
    2bf4:	30 e0       	ldi	r19, 0x00	; 0
    2bf6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bf8:	88 2f       	mov	r24, r24
    2bfa:	90 e0       	ldi	r25, 0x00	; 0
    2bfc:	a9 01       	movw	r20, r18
    2bfe:	02 c0       	rjmp	.+4      	; 0x2c04 <DIO_u8ReadPinValue+0xfc>
    2c00:	55 95       	asr	r21
    2c02:	47 95       	ror	r20
    2c04:	8a 95       	dec	r24
    2c06:	e2 f7       	brpl	.-8      	; 0x2c00 <DIO_u8ReadPinValue+0xf8>
    2c08:	ca 01       	movw	r24, r20
    2c0a:	58 2f       	mov	r21, r24
    2c0c:	51 70       	andi	r21, 0x01	; 1
    2c0e:	5b 83       	std	Y+3, r21	; 0x03
    2c10:	e8 c0       	rjmp	.+464    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			break;
		case DIO_GroupB:
			if(get_bit(DIO_DDRB,Pin_No)==Input)
    2c12:	e7 e3       	ldi	r30, 0x37	; 55
    2c14:	f0 e0       	ldi	r31, 0x00	; 0
    2c16:	80 81       	ld	r24, Z
    2c18:	28 2f       	mov	r18, r24
    2c1a:	30 e0       	ldi	r19, 0x00	; 0
    2c1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c1e:	88 2f       	mov	r24, r24
    2c20:	90 e0       	ldi	r25, 0x00	; 0
    2c22:	a9 01       	movw	r20, r18
    2c24:	02 c0       	rjmp	.+4      	; 0x2c2a <DIO_u8ReadPinValue+0x122>
    2c26:	55 95       	asr	r21
    2c28:	47 95       	ror	r20
    2c2a:	8a 95       	dec	r24
    2c2c:	e2 f7       	brpl	.-8      	; 0x2c26 <DIO_u8ReadPinValue+0x11e>
    2c2e:	ca 01       	movw	r24, r20
    2c30:	81 70       	andi	r24, 0x01	; 1
    2c32:	90 70       	andi	r25, 0x00	; 0
    2c34:	00 97       	sbiw	r24, 0x00	; 0
    2c36:	99 f4       	brne	.+38     	; 0x2c5e <DIO_u8ReadPinValue+0x156>
			{
				return((DIO_PINB>>Pin_No)&1);
    2c38:	e6 e3       	ldi	r30, 0x36	; 54
    2c3a:	f0 e0       	ldi	r31, 0x00	; 0
    2c3c:	80 81       	ld	r24, Z
    2c3e:	28 2f       	mov	r18, r24
    2c40:	30 e0       	ldi	r19, 0x00	; 0
    2c42:	8a 81       	ldd	r24, Y+2	; 0x02
    2c44:	88 2f       	mov	r24, r24
    2c46:	90 e0       	ldi	r25, 0x00	; 0
    2c48:	a9 01       	movw	r20, r18
    2c4a:	02 c0       	rjmp	.+4      	; 0x2c50 <DIO_u8ReadPinValue+0x148>
    2c4c:	55 95       	asr	r21
    2c4e:	47 95       	ror	r20
    2c50:	8a 95       	dec	r24
    2c52:	e2 f7       	brpl	.-8      	; 0x2c4c <DIO_u8ReadPinValue+0x144>
    2c54:	ca 01       	movw	r24, r20
    2c56:	58 2f       	mov	r21, r24
    2c58:	51 70       	andi	r21, 0x01	; 1
    2c5a:	5b 83       	std	Y+3, r21	; 0x03
    2c5c:	c2 c0       	rjmp	.+388    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			else if(get_bit(DIO_DDRB,Pin_No)==Output)
    2c5e:	e7 e3       	ldi	r30, 0x37	; 55
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	80 81       	ld	r24, Z
    2c64:	28 2f       	mov	r18, r24
    2c66:	30 e0       	ldi	r19, 0x00	; 0
    2c68:	8a 81       	ldd	r24, Y+2	; 0x02
    2c6a:	88 2f       	mov	r24, r24
    2c6c:	90 e0       	ldi	r25, 0x00	; 0
    2c6e:	a9 01       	movw	r20, r18
    2c70:	02 c0       	rjmp	.+4      	; 0x2c76 <DIO_u8ReadPinValue+0x16e>
    2c72:	55 95       	asr	r21
    2c74:	47 95       	ror	r20
    2c76:	8a 95       	dec	r24
    2c78:	e2 f7       	brpl	.-8      	; 0x2c72 <DIO_u8ReadPinValue+0x16a>
    2c7a:	ca 01       	movw	r24, r20
    2c7c:	81 70       	andi	r24, 0x01	; 1
    2c7e:	90 70       	andi	r25, 0x00	; 0
    2c80:	88 23       	and	r24, r24
    2c82:	09 f4       	brne	.+2      	; 0x2c86 <DIO_u8ReadPinValue+0x17e>
    2c84:	ac c0       	rjmp	.+344    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
			{
				return((DIO_PORTB>>Pin_No)&1);
    2c86:	e8 e3       	ldi	r30, 0x38	; 56
    2c88:	f0 e0       	ldi	r31, 0x00	; 0
    2c8a:	80 81       	ld	r24, Z
    2c8c:	28 2f       	mov	r18, r24
    2c8e:	30 e0       	ldi	r19, 0x00	; 0
    2c90:	8a 81       	ldd	r24, Y+2	; 0x02
    2c92:	88 2f       	mov	r24, r24
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	a9 01       	movw	r20, r18
    2c98:	02 c0       	rjmp	.+4      	; 0x2c9e <DIO_u8ReadPinValue+0x196>
    2c9a:	55 95       	asr	r21
    2c9c:	47 95       	ror	r20
    2c9e:	8a 95       	dec	r24
    2ca0:	e2 f7       	brpl	.-8      	; 0x2c9a <DIO_u8ReadPinValue+0x192>
    2ca2:	ca 01       	movw	r24, r20
    2ca4:	58 2f       	mov	r21, r24
    2ca6:	51 70       	andi	r21, 0x01	; 1
    2ca8:	5b 83       	std	Y+3, r21	; 0x03
    2caa:	9b c0       	rjmp	.+310    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			break;
		case DIO_GroupC:
			if(get_bit(DIO_DDRC,Pin_No)==Input)
    2cac:	e4 e3       	ldi	r30, 0x34	; 52
    2cae:	f0 e0       	ldi	r31, 0x00	; 0
    2cb0:	80 81       	ld	r24, Z
    2cb2:	28 2f       	mov	r18, r24
    2cb4:	30 e0       	ldi	r19, 0x00	; 0
    2cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb8:	88 2f       	mov	r24, r24
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	a9 01       	movw	r20, r18
    2cbe:	02 c0       	rjmp	.+4      	; 0x2cc4 <DIO_u8ReadPinValue+0x1bc>
    2cc0:	55 95       	asr	r21
    2cc2:	47 95       	ror	r20
    2cc4:	8a 95       	dec	r24
    2cc6:	e2 f7       	brpl	.-8      	; 0x2cc0 <DIO_u8ReadPinValue+0x1b8>
    2cc8:	ca 01       	movw	r24, r20
    2cca:	81 70       	andi	r24, 0x01	; 1
    2ccc:	90 70       	andi	r25, 0x00	; 0
    2cce:	00 97       	sbiw	r24, 0x00	; 0
    2cd0:	99 f4       	brne	.+38     	; 0x2cf8 <DIO_u8ReadPinValue+0x1f0>
			{
				return((DIO_PINC>>Pin_No)&1);
    2cd2:	e3 e3       	ldi	r30, 0x33	; 51
    2cd4:	f0 e0       	ldi	r31, 0x00	; 0
    2cd6:	80 81       	ld	r24, Z
    2cd8:	28 2f       	mov	r18, r24
    2cda:	30 e0       	ldi	r19, 0x00	; 0
    2cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cde:	88 2f       	mov	r24, r24
    2ce0:	90 e0       	ldi	r25, 0x00	; 0
    2ce2:	a9 01       	movw	r20, r18
    2ce4:	02 c0       	rjmp	.+4      	; 0x2cea <DIO_u8ReadPinValue+0x1e2>
    2ce6:	55 95       	asr	r21
    2ce8:	47 95       	ror	r20
    2cea:	8a 95       	dec	r24
    2cec:	e2 f7       	brpl	.-8      	; 0x2ce6 <DIO_u8ReadPinValue+0x1de>
    2cee:	ca 01       	movw	r24, r20
    2cf0:	58 2f       	mov	r21, r24
    2cf2:	51 70       	andi	r21, 0x01	; 1
    2cf4:	5b 83       	std	Y+3, r21	; 0x03
    2cf6:	75 c0       	rjmp	.+234    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			else if(get_bit(DIO_DDRC,Pin_No)==Output)
    2cf8:	e4 e3       	ldi	r30, 0x34	; 52
    2cfa:	f0 e0       	ldi	r31, 0x00	; 0
    2cfc:	80 81       	ld	r24, Z
    2cfe:	28 2f       	mov	r18, r24
    2d00:	30 e0       	ldi	r19, 0x00	; 0
    2d02:	8a 81       	ldd	r24, Y+2	; 0x02
    2d04:	88 2f       	mov	r24, r24
    2d06:	90 e0       	ldi	r25, 0x00	; 0
    2d08:	a9 01       	movw	r20, r18
    2d0a:	02 c0       	rjmp	.+4      	; 0x2d10 <DIO_u8ReadPinValue+0x208>
    2d0c:	55 95       	asr	r21
    2d0e:	47 95       	ror	r20
    2d10:	8a 95       	dec	r24
    2d12:	e2 f7       	brpl	.-8      	; 0x2d0c <DIO_u8ReadPinValue+0x204>
    2d14:	ca 01       	movw	r24, r20
    2d16:	81 70       	andi	r24, 0x01	; 1
    2d18:	90 70       	andi	r25, 0x00	; 0
    2d1a:	88 23       	and	r24, r24
    2d1c:	09 f4       	brne	.+2      	; 0x2d20 <DIO_u8ReadPinValue+0x218>
    2d1e:	5f c0       	rjmp	.+190    	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
			{
				return((DIO_PORTC>>Pin_No)&1);
    2d20:	e5 e3       	ldi	r30, 0x35	; 53
    2d22:	f0 e0       	ldi	r31, 0x00	; 0
    2d24:	80 81       	ld	r24, Z
    2d26:	28 2f       	mov	r18, r24
    2d28:	30 e0       	ldi	r19, 0x00	; 0
    2d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2c:	88 2f       	mov	r24, r24
    2d2e:	90 e0       	ldi	r25, 0x00	; 0
    2d30:	a9 01       	movw	r20, r18
    2d32:	02 c0       	rjmp	.+4      	; 0x2d38 <DIO_u8ReadPinValue+0x230>
    2d34:	55 95       	asr	r21
    2d36:	47 95       	ror	r20
    2d38:	8a 95       	dec	r24
    2d3a:	e2 f7       	brpl	.-8      	; 0x2d34 <DIO_u8ReadPinValue+0x22c>
    2d3c:	ca 01       	movw	r24, r20
    2d3e:	58 2f       	mov	r21, r24
    2d40:	51 70       	andi	r21, 0x01	; 1
    2d42:	5b 83       	std	Y+3, r21	; 0x03
    2d44:	4e c0       	rjmp	.+156    	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			break;
		case DIO_GroupD:
			if(get_bit(DIO_DDRD,Pin_No)==Input)
    2d46:	e1 e3       	ldi	r30, 0x31	; 49
    2d48:	f0 e0       	ldi	r31, 0x00	; 0
    2d4a:	80 81       	ld	r24, Z
    2d4c:	28 2f       	mov	r18, r24
    2d4e:	30 e0       	ldi	r19, 0x00	; 0
    2d50:	8a 81       	ldd	r24, Y+2	; 0x02
    2d52:	88 2f       	mov	r24, r24
    2d54:	90 e0       	ldi	r25, 0x00	; 0
    2d56:	a9 01       	movw	r20, r18
    2d58:	02 c0       	rjmp	.+4      	; 0x2d5e <DIO_u8ReadPinValue+0x256>
    2d5a:	55 95       	asr	r21
    2d5c:	47 95       	ror	r20
    2d5e:	8a 95       	dec	r24
    2d60:	e2 f7       	brpl	.-8      	; 0x2d5a <DIO_u8ReadPinValue+0x252>
    2d62:	ca 01       	movw	r24, r20
    2d64:	81 70       	andi	r24, 0x01	; 1
    2d66:	90 70       	andi	r25, 0x00	; 0
    2d68:	00 97       	sbiw	r24, 0x00	; 0
    2d6a:	99 f4       	brne	.+38     	; 0x2d92 <DIO_u8ReadPinValue+0x28a>
			{
				return((DIO_PIND>>Pin_No)&1);
    2d6c:	e0 e3       	ldi	r30, 0x30	; 48
    2d6e:	f0 e0       	ldi	r31, 0x00	; 0
    2d70:	80 81       	ld	r24, Z
    2d72:	28 2f       	mov	r18, r24
    2d74:	30 e0       	ldi	r19, 0x00	; 0
    2d76:	8a 81       	ldd	r24, Y+2	; 0x02
    2d78:	88 2f       	mov	r24, r24
    2d7a:	90 e0       	ldi	r25, 0x00	; 0
    2d7c:	a9 01       	movw	r20, r18
    2d7e:	02 c0       	rjmp	.+4      	; 0x2d84 <DIO_u8ReadPinValue+0x27c>
    2d80:	55 95       	asr	r21
    2d82:	47 95       	ror	r20
    2d84:	8a 95       	dec	r24
    2d86:	e2 f7       	brpl	.-8      	; 0x2d80 <DIO_u8ReadPinValue+0x278>
    2d88:	ca 01       	movw	r24, r20
    2d8a:	58 2f       	mov	r21, r24
    2d8c:	51 70       	andi	r21, 0x01	; 1
    2d8e:	5b 83       	std	Y+3, r21	; 0x03
    2d90:	28 c0       	rjmp	.+80     	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			else if(get_bit(DIO_DDRD,Pin_No)==Output)
    2d92:	e1 e3       	ldi	r30, 0x31	; 49
    2d94:	f0 e0       	ldi	r31, 0x00	; 0
    2d96:	80 81       	ld	r24, Z
    2d98:	28 2f       	mov	r18, r24
    2d9a:	30 e0       	ldi	r19, 0x00	; 0
    2d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    2d9e:	88 2f       	mov	r24, r24
    2da0:	90 e0       	ldi	r25, 0x00	; 0
    2da2:	a9 01       	movw	r20, r18
    2da4:	02 c0       	rjmp	.+4      	; 0x2daa <DIO_u8ReadPinValue+0x2a2>
    2da6:	55 95       	asr	r21
    2da8:	47 95       	ror	r20
    2daa:	8a 95       	dec	r24
    2dac:	e2 f7       	brpl	.-8      	; 0x2da6 <DIO_u8ReadPinValue+0x29e>
    2dae:	ca 01       	movw	r24, r20
    2db0:	81 70       	andi	r24, 0x01	; 1
    2db2:	90 70       	andi	r25, 0x00	; 0
    2db4:	88 23       	and	r24, r24
    2db6:	99 f0       	breq	.+38     	; 0x2dde <DIO_u8ReadPinValue+0x2d6>
			{
				return((DIO_PORTD>>Pin_No)&1);
    2db8:	e2 e3       	ldi	r30, 0x32	; 50
    2dba:	f0 e0       	ldi	r31, 0x00	; 0
    2dbc:	80 81       	ld	r24, Z
    2dbe:	28 2f       	mov	r18, r24
    2dc0:	30 e0       	ldi	r19, 0x00	; 0
    2dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    2dc4:	88 2f       	mov	r24, r24
    2dc6:	90 e0       	ldi	r25, 0x00	; 0
    2dc8:	a9 01       	movw	r20, r18
    2dca:	02 c0       	rjmp	.+4      	; 0x2dd0 <DIO_u8ReadPinValue+0x2c8>
    2dcc:	55 95       	asr	r21
    2dce:	47 95       	ror	r20
    2dd0:	8a 95       	dec	r24
    2dd2:	e2 f7       	brpl	.-8      	; 0x2dcc <DIO_u8ReadPinValue+0x2c4>
    2dd4:	ca 01       	movw	r24, r20
    2dd6:	58 2f       	mov	r21, r24
    2dd8:	51 70       	andi	r21, 0x01	; 1
    2dda:	5b 83       	std	Y+3, r21	; 0x03
    2ddc:	02 c0       	rjmp	.+4      	; 0x2de2 <DIO_u8ReadPinValue+0x2da>
			}
			break;
		}
	}
	return -1;
    2dde:	8f ef       	ldi	r24, 0xFF	; 255
    2de0:	8b 83       	std	Y+3, r24	; 0x03
    2de2:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2de4:	0f 90       	pop	r0
    2de6:	0f 90       	pop	r0
    2de8:	0f 90       	pop	r0
    2dea:	0f 90       	pop	r0
    2dec:	0f 90       	pop	r0
    2dee:	cf 91       	pop	r28
    2df0:	df 91       	pop	r29
    2df2:	08 95       	ret

00002df4 <DIO_voidSetPortDir>:


void DIO_voidSetPortDir(u8 Group_Type , u8 DirStatus)
{
    2df4:	df 93       	push	r29
    2df6:	cf 93       	push	r28
    2df8:	00 d0       	rcall	.+0      	; 0x2dfa <DIO_voidSetPortDir+0x6>
    2dfa:	00 d0       	rcall	.+0      	; 0x2dfc <DIO_voidSetPortDir+0x8>
    2dfc:	cd b7       	in	r28, 0x3d	; 61
    2dfe:	de b7       	in	r29, 0x3e	; 62
    2e00:	89 83       	std	Y+1, r24	; 0x01
    2e02:	6a 83       	std	Y+2, r22	; 0x02
	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD))
    2e04:	89 81       	ldd	r24, Y+1	; 0x01
    2e06:	88 23       	and	r24, r24
    2e08:	b1 f1       	breq	.+108    	; 0x2e76 <DIO_voidSetPortDir+0x82>
    2e0a:	89 81       	ldd	r24, Y+1	; 0x01
    2e0c:	85 30       	cpi	r24, 0x05	; 5
    2e0e:	98 f5       	brcc	.+102    	; 0x2e76 <DIO_voidSetPortDir+0x82>
	{
		switch(Group_Type)
    2e10:	89 81       	ldd	r24, Y+1	; 0x01
    2e12:	28 2f       	mov	r18, r24
    2e14:	30 e0       	ldi	r19, 0x00	; 0
    2e16:	3c 83       	std	Y+4, r19	; 0x04
    2e18:	2b 83       	std	Y+3, r18	; 0x03
    2e1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e1c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e1e:	82 30       	cpi	r24, 0x02	; 2
    2e20:	91 05       	cpc	r25, r1
    2e22:	d9 f0       	breq	.+54     	; 0x2e5a <DIO_voidSetPortDir+0x66>
    2e24:	2b 81       	ldd	r18, Y+3	; 0x03
    2e26:	3c 81       	ldd	r19, Y+4	; 0x04
    2e28:	23 30       	cpi	r18, 0x03	; 3
    2e2a:	31 05       	cpc	r19, r1
    2e2c:	34 f4       	brge	.+12     	; 0x2e3a <DIO_voidSetPortDir+0x46>
    2e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    2e30:	9c 81       	ldd	r25, Y+4	; 0x04
    2e32:	81 30       	cpi	r24, 0x01	; 1
    2e34:	91 05       	cpc	r25, r1
    2e36:	61 f0       	breq	.+24     	; 0x2e50 <DIO_voidSetPortDir+0x5c>
    2e38:	1e c0       	rjmp	.+60     	; 0x2e76 <DIO_voidSetPortDir+0x82>
    2e3a:	2b 81       	ldd	r18, Y+3	; 0x03
    2e3c:	3c 81       	ldd	r19, Y+4	; 0x04
    2e3e:	23 30       	cpi	r18, 0x03	; 3
    2e40:	31 05       	cpc	r19, r1
    2e42:	81 f0       	breq	.+32     	; 0x2e64 <DIO_voidSetPortDir+0x70>
    2e44:	8b 81       	ldd	r24, Y+3	; 0x03
    2e46:	9c 81       	ldd	r25, Y+4	; 0x04
    2e48:	84 30       	cpi	r24, 0x04	; 4
    2e4a:	91 05       	cpc	r25, r1
    2e4c:	81 f0       	breq	.+32     	; 0x2e6e <DIO_voidSetPortDir+0x7a>
    2e4e:	13 c0       	rjmp	.+38     	; 0x2e76 <DIO_voidSetPortDir+0x82>
		{
		case DIO_GroupA:DIO_DDRA=DirStatus;break;
    2e50:	ea e3       	ldi	r30, 0x3A	; 58
    2e52:	f0 e0       	ldi	r31, 0x00	; 0
    2e54:	8a 81       	ldd	r24, Y+2	; 0x02
    2e56:	80 83       	st	Z, r24
    2e58:	0e c0       	rjmp	.+28     	; 0x2e76 <DIO_voidSetPortDir+0x82>
		case DIO_GroupB:DIO_DDRB=DirStatus;break;
    2e5a:	e7 e3       	ldi	r30, 0x37	; 55
    2e5c:	f0 e0       	ldi	r31, 0x00	; 0
    2e5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e60:	80 83       	st	Z, r24
    2e62:	09 c0       	rjmp	.+18     	; 0x2e76 <DIO_voidSetPortDir+0x82>
		case DIO_GroupC:DIO_DDRC=DirStatus;break;
    2e64:	e4 e3       	ldi	r30, 0x34	; 52
    2e66:	f0 e0       	ldi	r31, 0x00	; 0
    2e68:	8a 81       	ldd	r24, Y+2	; 0x02
    2e6a:	80 83       	st	Z, r24
    2e6c:	04 c0       	rjmp	.+8      	; 0x2e76 <DIO_voidSetPortDir+0x82>
		case DIO_GroupD:DIO_DDRD=DirStatus;break;
    2e6e:	e1 e3       	ldi	r30, 0x31	; 49
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	8a 81       	ldd	r24, Y+2	; 0x02
    2e74:	80 83       	st	Z, r24
		}
	}

}
    2e76:	0f 90       	pop	r0
    2e78:	0f 90       	pop	r0
    2e7a:	0f 90       	pop	r0
    2e7c:	0f 90       	pop	r0
    2e7e:	cf 91       	pop	r28
    2e80:	df 91       	pop	r29
    2e82:	08 95       	ret

00002e84 <DIO_voidSetPortValue>:



void DIO_voidSetPortValue(u8 Group_Type , u8 Value)
{
    2e84:	df 93       	push	r29
    2e86:	cf 93       	push	r28
    2e88:	00 d0       	rcall	.+0      	; 0x2e8a <DIO_voidSetPortValue+0x6>
    2e8a:	00 d0       	rcall	.+0      	; 0x2e8c <DIO_voidSetPortValue+0x8>
    2e8c:	cd b7       	in	r28, 0x3d	; 61
    2e8e:	de b7       	in	r29, 0x3e	; 62
    2e90:	89 83       	std	Y+1, r24	; 0x01
    2e92:	6a 83       	std	Y+2, r22	; 0x02
	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD))
    2e94:	89 81       	ldd	r24, Y+1	; 0x01
    2e96:	88 23       	and	r24, r24
    2e98:	b1 f1       	breq	.+108    	; 0x2f06 <DIO_voidSetPortValue+0x82>
    2e9a:	89 81       	ldd	r24, Y+1	; 0x01
    2e9c:	85 30       	cpi	r24, 0x05	; 5
    2e9e:	98 f5       	brcc	.+102    	; 0x2f06 <DIO_voidSetPortValue+0x82>
	{
		switch(Group_Type)
    2ea0:	89 81       	ldd	r24, Y+1	; 0x01
    2ea2:	28 2f       	mov	r18, r24
    2ea4:	30 e0       	ldi	r19, 0x00	; 0
    2ea6:	3c 83       	std	Y+4, r19	; 0x04
    2ea8:	2b 83       	std	Y+3, r18	; 0x03
    2eaa:	8b 81       	ldd	r24, Y+3	; 0x03
    2eac:	9c 81       	ldd	r25, Y+4	; 0x04
    2eae:	82 30       	cpi	r24, 0x02	; 2
    2eb0:	91 05       	cpc	r25, r1
    2eb2:	d9 f0       	breq	.+54     	; 0x2eea <DIO_voidSetPortValue+0x66>
    2eb4:	2b 81       	ldd	r18, Y+3	; 0x03
    2eb6:	3c 81       	ldd	r19, Y+4	; 0x04
    2eb8:	23 30       	cpi	r18, 0x03	; 3
    2eba:	31 05       	cpc	r19, r1
    2ebc:	34 f4       	brge	.+12     	; 0x2eca <DIO_voidSetPortValue+0x46>
    2ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec2:	81 30       	cpi	r24, 0x01	; 1
    2ec4:	91 05       	cpc	r25, r1
    2ec6:	61 f0       	breq	.+24     	; 0x2ee0 <DIO_voidSetPortValue+0x5c>
    2ec8:	1e c0       	rjmp	.+60     	; 0x2f06 <DIO_voidSetPortValue+0x82>
    2eca:	2b 81       	ldd	r18, Y+3	; 0x03
    2ecc:	3c 81       	ldd	r19, Y+4	; 0x04
    2ece:	23 30       	cpi	r18, 0x03	; 3
    2ed0:	31 05       	cpc	r19, r1
    2ed2:	81 f0       	breq	.+32     	; 0x2ef4 <DIO_voidSetPortValue+0x70>
    2ed4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ed6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ed8:	84 30       	cpi	r24, 0x04	; 4
    2eda:	91 05       	cpc	r25, r1
    2edc:	81 f0       	breq	.+32     	; 0x2efe <DIO_voidSetPortValue+0x7a>
    2ede:	13 c0       	rjmp	.+38     	; 0x2f06 <DIO_voidSetPortValue+0x82>
		{
		case DIO_GroupA:DIO_PORTA=Value;break;
    2ee0:	eb e3       	ldi	r30, 0x3B	; 59
    2ee2:	f0 e0       	ldi	r31, 0x00	; 0
    2ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ee6:	80 83       	st	Z, r24
    2ee8:	0e c0       	rjmp	.+28     	; 0x2f06 <DIO_voidSetPortValue+0x82>
		case DIO_GroupB:DIO_PORTB=Value;break;
    2eea:	e8 e3       	ldi	r30, 0x38	; 56
    2eec:	f0 e0       	ldi	r31, 0x00	; 0
    2eee:	8a 81       	ldd	r24, Y+2	; 0x02
    2ef0:	80 83       	st	Z, r24
    2ef2:	09 c0       	rjmp	.+18     	; 0x2f06 <DIO_voidSetPortValue+0x82>
		case DIO_GroupC:DIO_PORTC=Value;break;
    2ef4:	e5 e3       	ldi	r30, 0x35	; 53
    2ef6:	f0 e0       	ldi	r31, 0x00	; 0
    2ef8:	8a 81       	ldd	r24, Y+2	; 0x02
    2efa:	80 83       	st	Z, r24
    2efc:	04 c0       	rjmp	.+8      	; 0x2f06 <DIO_voidSetPortValue+0x82>
		case DIO_GroupD:DIO_PORTD=Value;break;
    2efe:	e2 e3       	ldi	r30, 0x32	; 50
    2f00:	f0 e0       	ldi	r31, 0x00	; 0
    2f02:	8a 81       	ldd	r24, Y+2	; 0x02
    2f04:	80 83       	st	Z, r24
		}
	}

}
    2f06:	0f 90       	pop	r0
    2f08:	0f 90       	pop	r0
    2f0a:	0f 90       	pop	r0
    2f0c:	0f 90       	pop	r0
    2f0e:	cf 91       	pop	r28
    2f10:	df 91       	pop	r29
    2f12:	08 95       	ret

00002f14 <DIO_U8ReadPortValue>:


u8 DIO_U8ReadPortValue(u8 Group_Type)
{
    2f14:	df 93       	push	r29
    2f16:	cf 93       	push	r28
    2f18:	00 d0       	rcall	.+0      	; 0x2f1a <DIO_U8ReadPortValue+0x6>
    2f1a:	00 d0       	rcall	.+0      	; 0x2f1c <DIO_U8ReadPortValue+0x8>
    2f1c:	cd b7       	in	r28, 0x3d	; 61
    2f1e:	de b7       	in	r29, 0x3e	; 62
    2f20:	89 83       	std	Y+1, r24	; 0x01
	if((Group_Type>=DIO_GroupA && Group_Type<=DIO_GroupD))
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
    2f24:	88 23       	and	r24, r24
    2f26:	b9 f1       	breq	.+110    	; 0x2f96 <DIO_U8ReadPortValue+0x82>
    2f28:	89 81       	ldd	r24, Y+1	; 0x01
    2f2a:	85 30       	cpi	r24, 0x05	; 5
    2f2c:	a0 f5       	brcc	.+104    	; 0x2f96 <DIO_U8ReadPortValue+0x82>
	{
	switch(Group_Type)
    2f2e:	89 81       	ldd	r24, Y+1	; 0x01
    2f30:	28 2f       	mov	r18, r24
    2f32:	30 e0       	ldi	r19, 0x00	; 0
    2f34:	3c 83       	std	Y+4, r19	; 0x04
    2f36:	2b 83       	std	Y+3, r18	; 0x03
    2f38:	8b 81       	ldd	r24, Y+3	; 0x03
    2f3a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f3c:	82 30       	cpi	r24, 0x02	; 2
    2f3e:	91 05       	cpc	r25, r1
    2f40:	d9 f0       	breq	.+54     	; 0x2f78 <DIO_U8ReadPortValue+0x64>
    2f42:	2b 81       	ldd	r18, Y+3	; 0x03
    2f44:	3c 81       	ldd	r19, Y+4	; 0x04
    2f46:	23 30       	cpi	r18, 0x03	; 3
    2f48:	31 05       	cpc	r19, r1
    2f4a:	34 f4       	brge	.+12     	; 0x2f58 <DIO_U8ReadPortValue+0x44>
    2f4c:	8b 81       	ldd	r24, Y+3	; 0x03
    2f4e:	9c 81       	ldd	r25, Y+4	; 0x04
    2f50:	81 30       	cpi	r24, 0x01	; 1
    2f52:	91 05       	cpc	r25, r1
    2f54:	61 f0       	breq	.+24     	; 0x2f6e <DIO_U8ReadPortValue+0x5a>
    2f56:	1f c0       	rjmp	.+62     	; 0x2f96 <DIO_U8ReadPortValue+0x82>
    2f58:	2b 81       	ldd	r18, Y+3	; 0x03
    2f5a:	3c 81       	ldd	r19, Y+4	; 0x04
    2f5c:	23 30       	cpi	r18, 0x03	; 3
    2f5e:	31 05       	cpc	r19, r1
    2f60:	81 f0       	breq	.+32     	; 0x2f82 <DIO_U8ReadPortValue+0x6e>
    2f62:	8b 81       	ldd	r24, Y+3	; 0x03
    2f64:	9c 81       	ldd	r25, Y+4	; 0x04
    2f66:	84 30       	cpi	r24, 0x04	; 4
    2f68:	91 05       	cpc	r25, r1
    2f6a:	81 f0       	breq	.+32     	; 0x2f8c <DIO_U8ReadPortValue+0x78>
    2f6c:	14 c0       	rjmp	.+40     	; 0x2f96 <DIO_U8ReadPortValue+0x82>
		{
		case DIO_GroupA:return (DIO_PINA);break;
    2f6e:	e9 e3       	ldi	r30, 0x39	; 57
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	90 81       	ld	r25, Z
    2f74:	9a 83       	std	Y+2, r25	; 0x02
    2f76:	11 c0       	rjmp	.+34     	; 0x2f9a <DIO_U8ReadPortValue+0x86>
		case DIO_GroupB:return (DIO_PINB);break;
    2f78:	e6 e3       	ldi	r30, 0x36	; 54
    2f7a:	f0 e0       	ldi	r31, 0x00	; 0
    2f7c:	20 81       	ld	r18, Z
    2f7e:	2a 83       	std	Y+2, r18	; 0x02
    2f80:	0c c0       	rjmp	.+24     	; 0x2f9a <DIO_U8ReadPortValue+0x86>
		case DIO_GroupC:return (DIO_PINC);break;
    2f82:	e3 e3       	ldi	r30, 0x33	; 51
    2f84:	f0 e0       	ldi	r31, 0x00	; 0
    2f86:	30 81       	ld	r19, Z
    2f88:	3a 83       	std	Y+2, r19	; 0x02
    2f8a:	07 c0       	rjmp	.+14     	; 0x2f9a <DIO_U8ReadPortValue+0x86>
		case DIO_GroupD:return (DIO_PIND);break;
    2f8c:	e0 e3       	ldi	r30, 0x30	; 48
    2f8e:	f0 e0       	ldi	r31, 0x00	; 0
    2f90:	80 81       	ld	r24, Z
    2f92:	8a 83       	std	Y+2, r24	; 0x02
    2f94:	02 c0       	rjmp	.+4      	; 0x2f9a <DIO_U8ReadPortValue+0x86>
		}
	}
	return -1;
    2f96:	9f ef       	ldi	r25, 0xFF	; 255
    2f98:	9a 83       	std	Y+2, r25	; 0x02
    2f9a:	8a 81       	ldd	r24, Y+2	; 0x02

}
    2f9c:	0f 90       	pop	r0
    2f9e:	0f 90       	pop	r0
    2fa0:	0f 90       	pop	r0
    2fa2:	0f 90       	pop	r0
    2fa4:	cf 91       	pop	r28
    2fa6:	df 91       	pop	r29
    2fa8:	08 95       	ret

00002faa <DIO_voidControlPullupPin>:

void DIO_voidControlPullupPin(u8 Group_Type,u8 Pin_No , u8 PullUp_Status)
{
    2faa:	df 93       	push	r29
    2fac:	cf 93       	push	r28
    2fae:	00 d0       	rcall	.+0      	; 0x2fb0 <DIO_voidControlPullupPin+0x6>
    2fb0:	0f 92       	push	r0
    2fb2:	cd b7       	in	r28, 0x3d	; 61
    2fb4:	de b7       	in	r29, 0x3e	; 62
    2fb6:	89 83       	std	Y+1, r24	; 0x01
    2fb8:	6a 83       	std	Y+2, r22	; 0x02
    2fba:	4b 83       	std	Y+3, r20	; 0x03
	DIO_voidSetPinDir(Group_Type,Pin_No,Input);
    2fbc:	89 81       	ldd	r24, Y+1	; 0x01
    2fbe:	6a 81       	ldd	r22, Y+2	; 0x02
    2fc0:	40 e0       	ldi	r20, 0x00	; 0
    2fc2:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinValue(Group_Type,Pin_No,PullUp_Status);
    2fc6:	89 81       	ldd	r24, Y+1	; 0x01
    2fc8:	6a 81       	ldd	r22, Y+2	; 0x02
    2fca:	4b 81       	ldd	r20, Y+3	; 0x03
    2fcc:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    2fd0:	0f 90       	pop	r0
    2fd2:	0f 90       	pop	r0
    2fd4:	0f 90       	pop	r0
    2fd6:	cf 91       	pop	r28
    2fd8:	df 91       	pop	r29
    2fda:	08 95       	ret

00002fdc <ADC_voidInit>:
 */
#include "ADC_Interface.h"
static u16 InterruptData ;  //static??

void ADC_voidInit()
{
    2fdc:	df 93       	push	r29
    2fde:	cf 93       	push	r28
    2fe0:	00 d0       	rcall	.+0      	; 0x2fe2 <ADC_voidInit+0x6>
    2fe2:	0f 92       	push	r0
    2fe4:	cd b7       	in	r28, 0x3d	; 61
    2fe6:	de b7       	in	r29, 0x3e	; 62
	ADCInformation ADCInformationSet ;
	ADCInformationSet.AutoTriggerState=ADC_AutoTriggerState;
    2fe8:	19 82       	std	Y+1, r1	; 0x01
	ADCInformationSet.DivisionFactor=ADC_DivisionFactor;
    2fea:	83 e0       	ldi	r24, 0x03	; 3
    2fec:	8b 83       	std	Y+3, r24	; 0x03
	ADCInformationSet.TriggerSource=ADC_TriggerSource;
    2fee:	1a 82       	std	Y+2, r1	; 0x02
#if ADC_Mode==Polling
	ADC_voidInitPolling(ADCInformationSet);
    2ff0:	69 81       	ldd	r22, Y+1	; 0x01
    2ff2:	7a 81       	ldd	r23, Y+2	; 0x02
    2ff4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ff6:	0e 94 03 18 	call	0x3006	; 0x3006 <ADC_voidInitPolling>
#elif
	ADC_voidInitInterrupt(ADCInformationSet);
#endif
}
    2ffa:	0f 90       	pop	r0
    2ffc:	0f 90       	pop	r0
    2ffe:	0f 90       	pop	r0
    3000:	cf 91       	pop	r28
    3002:	df 91       	pop	r29
    3004:	08 95       	ret

00003006 <ADC_voidInitPolling>:
void ADC_voidInitPolling(ADCInformation ADCInfo)
{
    3006:	df 93       	push	r29
    3008:	cf 93       	push	r28
    300a:	00 d0       	rcall	.+0      	; 0x300c <ADC_voidInitPolling+0x6>
    300c:	0f 92       	push	r0
    300e:	cd b7       	in	r28, 0x3d	; 61
    3010:	de b7       	in	r29, 0x3e	; 62
    3012:	69 83       	std	Y+1, r22	; 0x01
    3014:	7a 83       	std	Y+2, r23	; 0x02
    3016:	8b 83       	std	Y+3, r24	; 0x03
	/*Voltage Reference Selections*/
#if ReferenceSelect==ADCOff
	clear_bit(ADC_MUX,ADMUX_REFS1);
	clear_bit(ADC_MUX,ADMUX_REFS0);
#elif ReferenceSelect==BothExternal
	clear_bit(ADC_MUX,ADMUX_REFS1);
    3018:	a7 e2       	ldi	r26, 0x27	; 39
    301a:	b0 e0       	ldi	r27, 0x00	; 0
    301c:	e7 e2       	ldi	r30, 0x27	; 39
    301e:	f0 e0       	ldi	r31, 0x00	; 0
    3020:	80 81       	ld	r24, Z
    3022:	8f 77       	andi	r24, 0x7F	; 127
    3024:	8c 93       	st	X, r24
	set_bit(ADC_MUX,ADMUX_REFS0);
    3026:	a7 e2       	ldi	r26, 0x27	; 39
    3028:	b0 e0       	ldi	r27, 0x00	; 0
    302a:	e7 e2       	ldi	r30, 0x27	; 39
    302c:	f0 e0       	ldi	r31, 0x00	; 0
    302e:	80 81       	ld	r24, Z
    3030:	80 64       	ori	r24, 0x40	; 64
    3032:	8c 93       	st	X, r24
#endif


	/*data adjustment*/
#if DataAdjustmant==Right
	clear_bit(ADC_MUX,ADMUX_ADLAR);
    3034:	a7 e2       	ldi	r26, 0x27	; 39
    3036:	b0 e0       	ldi	r27, 0x00	; 0
    3038:	e7 e2       	ldi	r30, 0x27	; 39
    303a:	f0 e0       	ldi	r31, 0x00	; 0
    303c:	80 81       	ld	r24, Z
    303e:	8f 7d       	andi	r24, 0xDF	; 223
    3040:	8c 93       	st	X, r24
	set_bit(ADC_MUX,ADMUX_ADLAR);
#endif


	/*Enable ADC*/
	set_bit(ADC_SRA,ADCSRA_ADEN);
    3042:	a6 e2       	ldi	r26, 0x26	; 38
    3044:	b0 e0       	ldi	r27, 0x00	; 0
    3046:	e6 e2       	ldi	r30, 0x26	; 38
    3048:	f0 e0       	ldi	r31, 0x00	; 0
    304a:	80 81       	ld	r24, Z
    304c:	80 68       	ori	r24, 0x80	; 128
    304e:	8c 93       	st	X, r24


	/*autotrigger*/
	if (ADCInfo.AutoTriggerState==ON)
    3050:	89 81       	ldd	r24, Y+1	; 0x01
    3052:	81 30       	cpi	r24, 0x01	; 1
    3054:	d1 f4       	brne	.+52     	; 0x308a <ADC_voidInitPolling+0x84>
	{
		set_bit(ADC_SRA,ADCSRA_ADATE);
    3056:	a6 e2       	ldi	r26, 0x26	; 38
    3058:	b0 e0       	ldi	r27, 0x00	; 0
    305a:	e6 e2       	ldi	r30, 0x26	; 38
    305c:	f0 e0       	ldi	r31, 0x00	; 0
    305e:	80 81       	ld	r24, Z
    3060:	80 62       	ori	r24, 0x20	; 32
    3062:	8c 93       	st	X, r24
		ADCInfo.TriggerSource&=0xE0; //11100000
    3064:	8a 81       	ldd	r24, Y+2	; 0x02
    3066:	80 7e       	andi	r24, 0xE0	; 224
    3068:	8a 83       	std	Y+2, r24	; 0x02
		ADC_SFIOR&=0x1F; //00011111
    306a:	a0 e5       	ldi	r26, 0x50	; 80
    306c:	b0 e0       	ldi	r27, 0x00	; 0
    306e:	e0 e5       	ldi	r30, 0x50	; 80
    3070:	f0 e0       	ldi	r31, 0x00	; 0
    3072:	80 81       	ld	r24, Z
    3074:	8f 71       	andi	r24, 0x1F	; 31
    3076:	8c 93       	st	X, r24
		ADC_SFIOR|=ADCInfo.TriggerSource;
    3078:	a0 e5       	ldi	r26, 0x50	; 80
    307a:	b0 e0       	ldi	r27, 0x00	; 0
    307c:	e0 e5       	ldi	r30, 0x50	; 80
    307e:	f0 e0       	ldi	r31, 0x00	; 0
    3080:	90 81       	ld	r25, Z
    3082:	8a 81       	ldd	r24, Y+2	; 0x02
    3084:	89 2b       	or	r24, r25
    3086:	8c 93       	st	X, r24
    3088:	0a c0       	rjmp	.+20     	; 0x309e <ADC_voidInitPolling+0x98>
	}
	else if(ADCInfo.AutoTriggerState==OFF)
    308a:	89 81       	ldd	r24, Y+1	; 0x01
    308c:	88 23       	and	r24, r24
    308e:	39 f4       	brne	.+14     	; 0x309e <ADC_voidInitPolling+0x98>
	{
		clear_bit(ADC_SRA,ADCSRA_ADATE);
    3090:	a6 e2       	ldi	r26, 0x26	; 38
    3092:	b0 e0       	ldi	r27, 0x00	; 0
    3094:	e6 e2       	ldi	r30, 0x26	; 38
    3096:	f0 e0       	ldi	r31, 0x00	; 0
    3098:	80 81       	ld	r24, Z
    309a:	8f 7d       	andi	r24, 0xDF	; 223
    309c:	8c 93       	st	X, r24
	}


	/*disable interrupt*/
	clear_bit(ADC_SRA,ADCSRA_ADIE);
    309e:	a6 e2       	ldi	r26, 0x26	; 38
    30a0:	b0 e0       	ldi	r27, 0x00	; 0
    30a2:	e6 e2       	ldi	r30, 0x26	; 38
    30a4:	f0 e0       	ldi	r31, 0x00	; 0
    30a6:	80 81       	ld	r24, Z
    30a8:	87 7f       	andi	r24, 0xF7	; 247
    30aa:	8c 93       	st	X, r24


    /*prescaler*/
	ADCInfo.DivisionFactor&=0x07; //00000111
    30ac:	8b 81       	ldd	r24, Y+3	; 0x03
    30ae:	87 70       	andi	r24, 0x07	; 7
    30b0:	8b 83       	std	Y+3, r24	; 0x03
	ADC_SRA&=0xF8;  //11111000
    30b2:	a6 e2       	ldi	r26, 0x26	; 38
    30b4:	b0 e0       	ldi	r27, 0x00	; 0
    30b6:	e6 e2       	ldi	r30, 0x26	; 38
    30b8:	f0 e0       	ldi	r31, 0x00	; 0
    30ba:	80 81       	ld	r24, Z
    30bc:	88 7f       	andi	r24, 0xF8	; 248
    30be:	8c 93       	st	X, r24
	ADC_SRA|=ADCInfo.DivisionFactor;
    30c0:	a6 e2       	ldi	r26, 0x26	; 38
    30c2:	b0 e0       	ldi	r27, 0x00	; 0
    30c4:	e6 e2       	ldi	r30, 0x26	; 38
    30c6:	f0 e0       	ldi	r31, 0x00	; 0
    30c8:	90 81       	ld	r25, Z
    30ca:	8b 81       	ldd	r24, Y+3	; 0x03
    30cc:	89 2b       	or	r24, r25
    30ce:	8c 93       	st	X, r24

}
    30d0:	0f 90       	pop	r0
    30d2:	0f 90       	pop	r0
    30d4:	0f 90       	pop	r0
    30d6:	cf 91       	pop	r28
    30d8:	df 91       	pop	r29
    30da:	08 95       	ret

000030dc <ADC_voidReadResultPolling>:


void ADC_voidReadResultPolling(u8 channel, u16 *Result)
{
    30dc:	df 93       	push	r29
    30de:	cf 93       	push	r28
    30e0:	00 d0       	rcall	.+0      	; 0x30e2 <ADC_voidReadResultPolling+0x6>
    30e2:	0f 92       	push	r0
    30e4:	cd b7       	in	r28, 0x3d	; 61
    30e6:	de b7       	in	r29, 0x3e	; 62
    30e8:	89 83       	std	Y+1, r24	; 0x01
    30ea:	7b 83       	std	Y+3, r23	; 0x03
    30ec:	6a 83       	std	Y+2, r22	; 0x02
	channel&=0x1F;
    30ee:	89 81       	ldd	r24, Y+1	; 0x01
    30f0:	8f 71       	andi	r24, 0x1F	; 31
    30f2:	89 83       	std	Y+1, r24	; 0x01
	ADC_MUX&=0xE0;
    30f4:	a7 e2       	ldi	r26, 0x27	; 39
    30f6:	b0 e0       	ldi	r27, 0x00	; 0
    30f8:	e7 e2       	ldi	r30, 0x27	; 39
    30fa:	f0 e0       	ldi	r31, 0x00	; 0
    30fc:	80 81       	ld	r24, Z
    30fe:	80 7e       	andi	r24, 0xE0	; 224
    3100:	8c 93       	st	X, r24
	ADC_MUX|=channel; //choose the channel
    3102:	a7 e2       	ldi	r26, 0x27	; 39
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	e7 e2       	ldi	r30, 0x27	; 39
    3108:	f0 e0       	ldi	r31, 0x00	; 0
    310a:	90 81       	ld	r25, Z
    310c:	89 81       	ldd	r24, Y+1	; 0x01
    310e:	89 2b       	or	r24, r25
    3110:	8c 93       	st	X, r24
	set_bit(ADC_SRA,ADCSRA_ADSC);  //start conversion
    3112:	a6 e2       	ldi	r26, 0x26	; 38
    3114:	b0 e0       	ldi	r27, 0x00	; 0
    3116:	e6 e2       	ldi	r30, 0x26	; 38
    3118:	f0 e0       	ldi	r31, 0x00	; 0
    311a:	80 81       	ld	r24, Z
    311c:	80 64       	ori	r24, 0x40	; 64
    311e:	8c 93       	st	X, r24
	while(get_bit(ADC_SRA,ADCSRA_ADIF)!=ON);
    3120:	e6 e2       	ldi	r30, 0x26	; 38
    3122:	f0 e0       	ldi	r31, 0x00	; 0
    3124:	80 81       	ld	r24, Z
    3126:	82 95       	swap	r24
    3128:	8f 70       	andi	r24, 0x0F	; 15
    312a:	88 2f       	mov	r24, r24
    312c:	90 e0       	ldi	r25, 0x00	; 0
    312e:	81 70       	andi	r24, 0x01	; 1
    3130:	90 70       	andi	r25, 0x00	; 0
    3132:	00 97       	sbiw	r24, 0x00	; 0
    3134:	a9 f3       	breq	.-22     	; 0x3120 <ADC_voidReadResultPolling+0x44>
	*Result=ADC_DATA;
    3136:	e4 e2       	ldi	r30, 0x24	; 36
    3138:	f0 e0       	ldi	r31, 0x00	; 0
    313a:	80 81       	ld	r24, Z
    313c:	91 81       	ldd	r25, Z+1	; 0x01
    313e:	ea 81       	ldd	r30, Y+2	; 0x02
    3140:	fb 81       	ldd	r31, Y+3	; 0x03
    3142:	91 83       	std	Z+1, r25	; 0x01
    3144:	80 83       	st	Z, r24
	set_bit(ADC_SRA,ADCSRA_ADIF);
    3146:	a6 e2       	ldi	r26, 0x26	; 38
    3148:	b0 e0       	ldi	r27, 0x00	; 0
    314a:	e6 e2       	ldi	r30, 0x26	; 38
    314c:	f0 e0       	ldi	r31, 0x00	; 0
    314e:	80 81       	ld	r24, Z
    3150:	80 61       	ori	r24, 0x10	; 16
    3152:	8c 93       	st	X, r24
}
    3154:	0f 90       	pop	r0
    3156:	0f 90       	pop	r0
    3158:	0f 90       	pop	r0
    315a:	cf 91       	pop	r28
    315c:	df 91       	pop	r29
    315e:	08 95       	ret

00003160 <ADC_voidInitInterrupt>:


void ADC_voidInitInterrupt(ADCInformation ADCInfo)
{
    3160:	df 93       	push	r29
    3162:	cf 93       	push	r28
    3164:	00 d0       	rcall	.+0      	; 0x3166 <ADC_voidInitInterrupt+0x6>
    3166:	0f 92       	push	r0
    3168:	cd b7       	in	r28, 0x3d	; 61
    316a:	de b7       	in	r29, 0x3e	; 62
    316c:	69 83       	std	Y+1, r22	; 0x01
    316e:	7a 83       	std	Y+2, r23	; 0x02
    3170:	8b 83       	std	Y+3, r24	; 0x03
	ADC_MUX=0xFF; //initially to disable the channels until needed
    3172:	e7 e2       	ldi	r30, 0x27	; 39
    3174:	f0 e0       	ldi	r31, 0x00	; 0
    3176:	8f ef       	ldi	r24, 0xFF	; 255
    3178:	80 83       	st	Z, r24
	/*Voltage Reference Selections*/
#if ReferenceSelect==Off
	clear_bit(ADC_MUX,ADMUX_REFS1);
	clear_bit(ADC_MUX,ADMUX_REFS0);
#elif ReferenceSelect==BothExternal
	clear_bit(ADC_MUX,ADMUX_REFS1);
    317a:	a7 e2       	ldi	r26, 0x27	; 39
    317c:	b0 e0       	ldi	r27, 0x00	; 0
    317e:	e7 e2       	ldi	r30, 0x27	; 39
    3180:	f0 e0       	ldi	r31, 0x00	; 0
    3182:	80 81       	ld	r24, Z
    3184:	8f 77       	andi	r24, 0x7F	; 127
    3186:	8c 93       	st	X, r24
	set_bit(ADC_MUX,ADMUX_REFS0);
    3188:	a7 e2       	ldi	r26, 0x27	; 39
    318a:	b0 e0       	ldi	r27, 0x00	; 0
    318c:	e7 e2       	ldi	r30, 0x27	; 39
    318e:	f0 e0       	ldi	r31, 0x00	; 0
    3190:	80 81       	ld	r24, Z
    3192:	80 64       	ori	r24, 0x40	; 64
    3194:	8c 93       	st	X, r24
#endif


	/*data adjustment*/
#if DataAdjustmant==Right
	clear_bit(ADC_MUX,ADMUX_ADLAR);
    3196:	a7 e2       	ldi	r26, 0x27	; 39
    3198:	b0 e0       	ldi	r27, 0x00	; 0
    319a:	e7 e2       	ldi	r30, 0x27	; 39
    319c:	f0 e0       	ldi	r31, 0x00	; 0
    319e:	80 81       	ld	r24, Z
    31a0:	8f 7d       	andi	r24, 0xDF	; 223
    31a2:	8c 93       	st	X, r24
	set_bit(ADC_MUX,ADMUX_ADLAR);
#endif


	/*Enable ADC*/
	set_bit(ADC_SRA,ADCSRA_ADEN);
    31a4:	a6 e2       	ldi	r26, 0x26	; 38
    31a6:	b0 e0       	ldi	r27, 0x00	; 0
    31a8:	e6 e2       	ldi	r30, 0x26	; 38
    31aa:	f0 e0       	ldi	r31, 0x00	; 0
    31ac:	80 81       	ld	r24, Z
    31ae:	80 68       	ori	r24, 0x80	; 128
    31b0:	8c 93       	st	X, r24


	/*autotrigger*/
	if (ADCInfo.AutoTriggerState==ON)
    31b2:	89 81       	ldd	r24, Y+1	; 0x01
    31b4:	81 30       	cpi	r24, 0x01	; 1
    31b6:	d1 f4       	brne	.+52     	; 0x31ec <ADC_voidInitInterrupt+0x8c>
	{
		set_bit(ADC_SRA,ADCSRA_ADATE);
    31b8:	a6 e2       	ldi	r26, 0x26	; 38
    31ba:	b0 e0       	ldi	r27, 0x00	; 0
    31bc:	e6 e2       	ldi	r30, 0x26	; 38
    31be:	f0 e0       	ldi	r31, 0x00	; 0
    31c0:	80 81       	ld	r24, Z
    31c2:	80 62       	ori	r24, 0x20	; 32
    31c4:	8c 93       	st	X, r24
		ADCInfo.TriggerSource&=0xE0; //11100000
    31c6:	8a 81       	ldd	r24, Y+2	; 0x02
    31c8:	80 7e       	andi	r24, 0xE0	; 224
    31ca:	8a 83       	std	Y+2, r24	; 0x02
		ADC_SFIOR&=0x1F; //00011111
    31cc:	a0 e5       	ldi	r26, 0x50	; 80
    31ce:	b0 e0       	ldi	r27, 0x00	; 0
    31d0:	e0 e5       	ldi	r30, 0x50	; 80
    31d2:	f0 e0       	ldi	r31, 0x00	; 0
    31d4:	80 81       	ld	r24, Z
    31d6:	8f 71       	andi	r24, 0x1F	; 31
    31d8:	8c 93       	st	X, r24
		ADC_SFIOR|=ADCInfo.TriggerSource;
    31da:	a0 e5       	ldi	r26, 0x50	; 80
    31dc:	b0 e0       	ldi	r27, 0x00	; 0
    31de:	e0 e5       	ldi	r30, 0x50	; 80
    31e0:	f0 e0       	ldi	r31, 0x00	; 0
    31e2:	90 81       	ld	r25, Z
    31e4:	8a 81       	ldd	r24, Y+2	; 0x02
    31e6:	89 2b       	or	r24, r25
    31e8:	8c 93       	st	X, r24
    31ea:	0a c0       	rjmp	.+20     	; 0x3200 <ADC_voidInitInterrupt+0xa0>
	}
	else if(ADCInfo.AutoTriggerState==OFF)
    31ec:	89 81       	ldd	r24, Y+1	; 0x01
    31ee:	88 23       	and	r24, r24
    31f0:	39 f4       	brne	.+14     	; 0x3200 <ADC_voidInitInterrupt+0xa0>
	{
		clear_bit(ADC_SRA,ADCSRA_ADATE);
    31f2:	a6 e2       	ldi	r26, 0x26	; 38
    31f4:	b0 e0       	ldi	r27, 0x00	; 0
    31f6:	e6 e2       	ldi	r30, 0x26	; 38
    31f8:	f0 e0       	ldi	r31, 0x00	; 0
    31fa:	80 81       	ld	r24, Z
    31fc:	8f 7d       	andi	r24, 0xDF	; 223
    31fe:	8c 93       	st	X, r24
	}


	/*enable interrupt*/
	set_bit(ADC_SRA,ADCSRA_ADIE);
    3200:	a6 e2       	ldi	r26, 0x26	; 38
    3202:	b0 e0       	ldi	r27, 0x00	; 0
    3204:	e6 e2       	ldi	r30, 0x26	; 38
    3206:	f0 e0       	ldi	r31, 0x00	; 0
    3208:	80 81       	ld	r24, Z
    320a:	88 60       	ori	r24, 0x08	; 8
    320c:	8c 93       	st	X, r24


    /*prescaler*/
	ADCInfo.DivisionFactor&=0x07; //00000111
    320e:	8b 81       	ldd	r24, Y+3	; 0x03
    3210:	87 70       	andi	r24, 0x07	; 7
    3212:	8b 83       	std	Y+3, r24	; 0x03
	ADC_SRA&=0xF8;  //11111000
    3214:	a6 e2       	ldi	r26, 0x26	; 38
    3216:	b0 e0       	ldi	r27, 0x00	; 0
    3218:	e6 e2       	ldi	r30, 0x26	; 38
    321a:	f0 e0       	ldi	r31, 0x00	; 0
    321c:	80 81       	ld	r24, Z
    321e:	88 7f       	andi	r24, 0xF8	; 248
    3220:	8c 93       	st	X, r24
	ADC_SRA|=ADCInfo.DivisionFactor;
    3222:	a6 e2       	ldi	r26, 0x26	; 38
    3224:	b0 e0       	ldi	r27, 0x00	; 0
    3226:	e6 e2       	ldi	r30, 0x26	; 38
    3228:	f0 e0       	ldi	r31, 0x00	; 0
    322a:	90 81       	ld	r25, Z
    322c:	8b 81       	ldd	r24, Y+3	; 0x03
    322e:	89 2b       	or	r24, r25
    3230:	8c 93       	st	X, r24
}
    3232:	0f 90       	pop	r0
    3234:	0f 90       	pop	r0
    3236:	0f 90       	pop	r0
    3238:	cf 91       	pop	r28
    323a:	df 91       	pop	r29
    323c:	08 95       	ret

0000323e <ADC_voidReadResultInterrupt>:


void ADC_voidReadResultInterrupt(u8 channel)
{
    323e:	df 93       	push	r29
    3240:	cf 93       	push	r28
    3242:	0f 92       	push	r0
    3244:	cd b7       	in	r28, 0x3d	; 61
    3246:	de b7       	in	r29, 0x3e	; 62
    3248:	89 83       	std	Y+1, r24	; 0x01
	channel&=0x1F;
    324a:	89 81       	ldd	r24, Y+1	; 0x01
    324c:	8f 71       	andi	r24, 0x1F	; 31
    324e:	89 83       	std	Y+1, r24	; 0x01
		ADC_MUX&=0xE0;
    3250:	a7 e2       	ldi	r26, 0x27	; 39
    3252:	b0 e0       	ldi	r27, 0x00	; 0
    3254:	e7 e2       	ldi	r30, 0x27	; 39
    3256:	f0 e0       	ldi	r31, 0x00	; 0
    3258:	80 81       	ld	r24, Z
    325a:	80 7e       	andi	r24, 0xE0	; 224
    325c:	8c 93       	st	X, r24
		ADC_MUX|=channel; //choose the channel
    325e:	a7 e2       	ldi	r26, 0x27	; 39
    3260:	b0 e0       	ldi	r27, 0x00	; 0
    3262:	e7 e2       	ldi	r30, 0x27	; 39
    3264:	f0 e0       	ldi	r31, 0x00	; 0
    3266:	90 81       	ld	r25, Z
    3268:	89 81       	ldd	r24, Y+1	; 0x01
    326a:	89 2b       	or	r24, r25
    326c:	8c 93       	st	X, r24
		set_bit(ADC_SRA,ADCSRA_ADSC);  //start conversion
    326e:	a6 e2       	ldi	r26, 0x26	; 38
    3270:	b0 e0       	ldi	r27, 0x00	; 0
    3272:	e6 e2       	ldi	r30, 0x26	; 38
    3274:	f0 e0       	ldi	r31, 0x00	; 0
    3276:	80 81       	ld	r24, Z
    3278:	80 64       	ori	r24, 0x40	; 64
    327a:	8c 93       	st	X, r24
}
    327c:	0f 90       	pop	r0
    327e:	cf 91       	pop	r28
    3280:	df 91       	pop	r29
    3282:	08 95       	ret

00003284 <__vector_16>:

void __vector_16()
{
    3284:	1f 92       	push	r1
    3286:	0f 92       	push	r0
    3288:	0f b6       	in	r0, 0x3f	; 63
    328a:	0f 92       	push	r0
    328c:	11 24       	eor	r1, r1
    328e:	8f 93       	push	r24
    3290:	9f 93       	push	r25
    3292:	ef 93       	push	r30
    3294:	ff 93       	push	r31
    3296:	df 93       	push	r29
    3298:	cf 93       	push	r28
    329a:	cd b7       	in	r28, 0x3d	; 61
    329c:	de b7       	in	r29, 0x3e	; 62
	InterruptData=ADC_DATA;
    329e:	e4 e2       	ldi	r30, 0x24	; 36
    32a0:	f0 e0       	ldi	r31, 0x00	; 0
    32a2:	80 81       	ld	r24, Z
    32a4:	91 81       	ldd	r25, Z+1	; 0x01
    32a6:	90 93 9f 01 	sts	0x019F, r25
    32aa:	80 93 9e 01 	sts	0x019E, r24
}
    32ae:	cf 91       	pop	r28
    32b0:	df 91       	pop	r29
    32b2:	ff 91       	pop	r31
    32b4:	ef 91       	pop	r30
    32b6:	9f 91       	pop	r25
    32b8:	8f 91       	pop	r24
    32ba:	0f 90       	pop	r0
    32bc:	0f be       	out	0x3f, r0	; 63
    32be:	0f 90       	pop	r0
    32c0:	1f 90       	pop	r1
    32c2:	18 95       	reti

000032c4 <WaterSensor_voidInit>:
 *      Author: salma
 */

#include "WaterSensor_Interface.h"
void WaterSensor_voidInit()
{
    32c4:	df 93       	push	r29
    32c6:	cf 93       	push	r28
    32c8:	cd b7       	in	r28, 0x3d	; 61
    32ca:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(WaterSensorGroup,WaterSensorPin,Input);
    32cc:	81 e0       	ldi	r24, 0x01	; 1
    32ce:	67 e0       	ldi	r22, 0x07	; 7
    32d0:	40 e0       	ldi	r20, 0x00	; 0
    32d2:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    32d6:	cf 91       	pop	r28
    32d8:	df 91       	pop	r29
    32da:	08 95       	ret

000032dc <WaterSensor_voidRead>:
void WaterSensor_voidRead(u16 *WaterRead)
{
    32dc:	df 93       	push	r29
    32de:	cf 93       	push	r28
    32e0:	00 d0       	rcall	.+0      	; 0x32e2 <WaterSensor_voidRead+0x6>
    32e2:	cd b7       	in	r28, 0x3d	; 61
    32e4:	de b7       	in	r29, 0x3e	; 62
    32e6:	9a 83       	std	Y+2, r25	; 0x02
    32e8:	89 83       	std	Y+1, r24	; 0x01
	ADC_voidReadResultPolling(WaterSensorPin,WaterRead);
    32ea:	29 81       	ldd	r18, Y+1	; 0x01
    32ec:	3a 81       	ldd	r19, Y+2	; 0x02
    32ee:	87 e0       	ldi	r24, 0x07	; 7
    32f0:	b9 01       	movw	r22, r18
    32f2:	0e 94 6e 18 	call	0x30dc	; 0x30dc <ADC_voidReadResultPolling>
	*WaterRead=((u32)(*WaterRead)*ADCRefmV)/DACRes; //convert out equivalent mV
    32f6:	e9 81       	ldd	r30, Y+1	; 0x01
    32f8:	fa 81       	ldd	r31, Y+2	; 0x02
    32fa:	80 81       	ld	r24, Z
    32fc:	91 81       	ldd	r25, Z+1	; 0x01
    32fe:	cc 01       	movw	r24, r24
    3300:	a0 e0       	ldi	r26, 0x00	; 0
    3302:	b0 e0       	ldi	r27, 0x00	; 0
    3304:	28 e8       	ldi	r18, 0x88	; 136
    3306:	33 e1       	ldi	r19, 0x13	; 19
    3308:	40 e0       	ldi	r20, 0x00	; 0
    330a:	50 e0       	ldi	r21, 0x00	; 0
    330c:	bc 01       	movw	r22, r24
    330e:	cd 01       	movw	r24, r26
    3310:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__mulsi3>
    3314:	dc 01       	movw	r26, r24
    3316:	cb 01       	movw	r24, r22
    3318:	07 2e       	mov	r0, r23
    331a:	7a e0       	ldi	r23, 0x0A	; 10
    331c:	b6 95       	lsr	r27
    331e:	a7 95       	ror	r26
    3320:	97 95       	ror	r25
    3322:	87 95       	ror	r24
    3324:	7a 95       	dec	r23
    3326:	d1 f7       	brne	.-12     	; 0x331c <WaterSensor_voidRead+0x40>
    3328:	70 2d       	mov	r23, r0
    332a:	e9 81       	ldd	r30, Y+1	; 0x01
    332c:	fa 81       	ldd	r31, Y+2	; 0x02
    332e:	91 83       	std	Z+1, r25	; 0x01
    3330:	80 83       	st	Z, r24
	*WaterRead= (*WaterRead)/10.00;
    3332:	e9 81       	ldd	r30, Y+1	; 0x01
    3334:	fa 81       	ldd	r31, Y+2	; 0x02
    3336:	80 81       	ld	r24, Z
    3338:	91 81       	ldd	r25, Z+1	; 0x01
    333a:	cc 01       	movw	r24, r24
    333c:	a0 e0       	ldi	r26, 0x00	; 0
    333e:	b0 e0       	ldi	r27, 0x00	; 0
    3340:	bc 01       	movw	r22, r24
    3342:	cd 01       	movw	r24, r26
    3344:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3348:	dc 01       	movw	r26, r24
    334a:	cb 01       	movw	r24, r22
    334c:	bc 01       	movw	r22, r24
    334e:	cd 01       	movw	r24, r26
    3350:	20 e0       	ldi	r18, 0x00	; 0
    3352:	30 e0       	ldi	r19, 0x00	; 0
    3354:	40 e2       	ldi	r20, 0x20	; 32
    3356:	51 e4       	ldi	r21, 0x41	; 65
    3358:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    335c:	dc 01       	movw	r26, r24
    335e:	cb 01       	movw	r24, r22
    3360:	bc 01       	movw	r22, r24
    3362:	cd 01       	movw	r24, r26
    3364:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3368:	dc 01       	movw	r26, r24
    336a:	cb 01       	movw	r24, r22
    336c:	e9 81       	ldd	r30, Y+1	; 0x01
    336e:	fa 81       	ldd	r31, Y+2	; 0x02
    3370:	91 83       	std	Z+1, r25	; 0x01
    3372:	80 83       	st	Z, r24
	}
    3374:	0f 90       	pop	r0
    3376:	0f 90       	pop	r0
    3378:	cf 91       	pop	r28
    337a:	df 91       	pop	r29
    337c:	08 95       	ret

0000337e <TouchSensor_voidInit>:
 */

#include "TouchSensor_Interface.h"

void TouchSensor_voidInit (u8 Group, u8 pin)
{
    337e:	df 93       	push	r29
    3380:	cf 93       	push	r28
    3382:	00 d0       	rcall	.+0      	; 0x3384 <TouchSensor_voidInit+0x6>
    3384:	cd b7       	in	r28, 0x3d	; 61
    3386:	de b7       	in	r29, 0x3e	; 62
    3388:	89 83       	std	Y+1, r24	; 0x01
    338a:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinDir(Group,pin,input);
    338c:	89 81       	ldd	r24, Y+1	; 0x01
    338e:	6a 81       	ldd	r22, Y+2	; 0x02
    3390:	40 e0       	ldi	r20, 0x00	; 0
    3392:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    3396:	0f 90       	pop	r0
    3398:	0f 90       	pop	r0
    339a:	cf 91       	pop	r28
    339c:	df 91       	pop	r29
    339e:	08 95       	ret

000033a0 <TouchSensor_u8GetValue>:

u8 TouchSensor_u8GetValue (u8 Group, u8 pin)
{
    33a0:	df 93       	push	r29
    33a2:	cf 93       	push	r28
    33a4:	00 d0       	rcall	.+0      	; 0x33a6 <TouchSensor_u8GetValue+0x6>
    33a6:	0f 92       	push	r0
    33a8:	cd b7       	in	r28, 0x3d	; 61
    33aa:	de b7       	in	r29, 0x3e	; 62
    33ac:	8a 83       	std	Y+2, r24	; 0x02
    33ae:	6b 83       	std	Y+3, r22	; 0x03
	u8 TouchSensorState;
	TouchSensorState=DIO_u8ReadPinValue(Group,pin);
    33b0:	8a 81       	ldd	r24, Y+2	; 0x02
    33b2:	6b 81       	ldd	r22, Y+3	; 0x03
    33b4:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
    33b8:	89 83       	std	Y+1, r24	; 0x01
	return TouchSensorState;
    33ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    33bc:	0f 90       	pop	r0
    33be:	0f 90       	pop	r0
    33c0:	0f 90       	pop	r0
    33c2:	cf 91       	pop	r28
    33c4:	df 91       	pop	r29
    33c6:	08 95       	ret

000033c8 <SWITCH_voidInit>:
 *      Author: salma
 */

#include "Switch_Interface.h"
void SWITCH_voidInit (u8 Group, u8 pin)
{
    33c8:	df 93       	push	r29
    33ca:	cf 93       	push	r28
    33cc:	00 d0       	rcall	.+0      	; 0x33ce <SWITCH_voidInit+0x6>
    33ce:	cd b7       	in	r28, 0x3d	; 61
    33d0:	de b7       	in	r29, 0x3e	; 62
    33d2:	89 83       	std	Y+1, r24	; 0x01
    33d4:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinDir(Group,pin,Input);
    33d6:	89 81       	ldd	r24, Y+1	; 0x01
    33d8:	6a 81       	ldd	r22, Y+2	; 0x02
    33da:	40 e0       	ldi	r20, 0x00	; 0
    33dc:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidControlPullupPin(Group,pin,High);
    33e0:	89 81       	ldd	r24, Y+1	; 0x01
    33e2:	6a 81       	ldd	r22, Y+2	; 0x02
    33e4:	41 e0       	ldi	r20, 0x01	; 1
    33e6:	0e 94 d5 17 	call	0x2faa	; 0x2faa <DIO_voidControlPullupPin>
}
    33ea:	0f 90       	pop	r0
    33ec:	0f 90       	pop	r0
    33ee:	cf 91       	pop	r28
    33f0:	df 91       	pop	r29
    33f2:	08 95       	ret

000033f4 <SWITCH_u8GetValue>:

u8 SWITCH_u8GetValue (u8 Group, u8 pin)
{
    33f4:	df 93       	push	r29
    33f6:	cf 93       	push	r28
    33f8:	00 d0       	rcall	.+0      	; 0x33fa <SWITCH_u8GetValue+0x6>
    33fa:	cd b7       	in	r28, 0x3d	; 61
    33fc:	de b7       	in	r29, 0x3e	; 62
    33fe:	89 83       	std	Y+1, r24	; 0x01
    3400:	6a 83       	std	Y+2, r22	; 0x02
	return DIO_u8ReadPinValue(Group,pin);
    3402:	89 81       	ldd	r24, Y+1	; 0x01
    3404:	6a 81       	ldd	r22, Y+2	; 0x02
    3406:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
}
    340a:	0f 90       	pop	r0
    340c:	0f 90       	pop	r0
    340e:	cf 91       	pop	r28
    3410:	df 91       	pop	r29
    3412:	08 95       	ret

00003414 <STEPPER_voidInit>:
 */
#include "Stepper_Interface.h"
#include <util/delay.h>

void STEPPER_voidInit ()
{
    3414:	df 93       	push	r29
    3416:	cf 93       	push	r28
    3418:	cd b7       	in	r28, 0x3d	; 61
    341a:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(StepperGroup,StepperB1,Output);
    341c:	81 e0       	ldi	r24, 0x01	; 1
    341e:	60 e0       	ldi	r22, 0x00	; 0
    3420:	41 e0       	ldi	r20, 0x01	; 1
    3422:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(StepperGroup,StepperB2,Output);
    3426:	81 e0       	ldi	r24, 0x01	; 1
    3428:	61 e0       	ldi	r22, 0x01	; 1
    342a:	41 e0       	ldi	r20, 0x01	; 1
    342c:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(StepperGroup,StepperB3,Output);
    3430:	81 e0       	ldi	r24, 0x01	; 1
    3432:	62 e0       	ldi	r22, 0x02	; 2
    3434:	41 e0       	ldi	r20, 0x01	; 1
    3436:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(StepperGroup,StepperB4,Output);
    343a:	81 e0       	ldi	r24, 0x01	; 1
    343c:	63 e0       	ldi	r22, 0x03	; 3
    343e:	41 e0       	ldi	r20, 0x01	; 1
    3440:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    3444:	cf 91       	pop	r28
    3446:	df 91       	pop	r29
    3448:	08 95       	ret

0000344a <STEPPER_voidCW>:

void STEPPER_voidCW(u16 angle)
{
    344a:	df 93       	push	r29
    344c:	cf 93       	push	r28
    344e:	cd b7       	in	r28, 0x3d	; 61
    3450:	de b7       	in	r29, 0x3e	; 62
    3452:	c2 54       	subi	r28, 0x42	; 66
    3454:	d0 40       	sbci	r29, 0x00	; 0
    3456:	0f b6       	in	r0, 0x3f	; 63
    3458:	f8 94       	cli
    345a:	de bf       	out	0x3e, r29	; 62
    345c:	0f be       	out	0x3f, r0	; 63
    345e:	cd bf       	out	0x3d, r28	; 61
    3460:	fe 01       	movw	r30, r28
    3462:	ef 5b       	subi	r30, 0xBF	; 191
    3464:	ff 4f       	sbci	r31, 0xFF	; 255
    3466:	91 83       	std	Z+1, r25	; 0x01
    3468:	80 83       	st	Z, r24
	u32 NOSteps =(angle/FullStepAngle);
    346a:	fe 01       	movw	r30, r28
    346c:	ef 5b       	subi	r30, 0xBF	; 191
    346e:	ff 4f       	sbci	r31, 0xFF	; 255
    3470:	80 81       	ld	r24, Z
    3472:	91 81       	ldd	r25, Z+1	; 0x01
    3474:	cc 01       	movw	r24, r24
    3476:	a0 e0       	ldi	r26, 0x00	; 0
    3478:	b0 e0       	ldi	r27, 0x00	; 0
    347a:	bc 01       	movw	r22, r24
    347c:	cd 01       	movw	r24, r26
    347e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3482:	dc 01       	movw	r26, r24
    3484:	cb 01       	movw	r24, r22
    3486:	bc 01       	movw	r22, r24
    3488:	cd 01       	movw	r24, r26
    348a:	2c eb       	ldi	r18, 0xBC	; 188
    348c:	3c ec       	ldi	r19, 0xCC	; 204
    348e:	40 e3       	ldi	r20, 0x30	; 48
    3490:	5e e3       	ldi	r21, 0x3E	; 62
    3492:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3496:	dc 01       	movw	r26, r24
    3498:	cb 01       	movw	r24, r22
    349a:	bc 01       	movw	r22, r24
    349c:	cd 01       	movw	r24, r26
    349e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34a2:	dc 01       	movw	r26, r24
    34a4:	cb 01       	movw	r24, r22
    34a6:	fe 01       	movw	r30, r28
    34a8:	fd 96       	adiw	r30, 0x3d	; 61
    34aa:	80 83       	st	Z, r24
    34ac:	91 83       	std	Z+1, r25	; 0x01
    34ae:	a2 83       	std	Z+2, r26	; 0x02
    34b0:	b3 83       	std	Z+3, r27	; 0x03
	u16 NOIterations=NOSteps/FUllIteration;
    34b2:	fe 01       	movw	r30, r28
    34b4:	fd 96       	adiw	r30, 0x3d	; 61
    34b6:	80 81       	ld	r24, Z
    34b8:	91 81       	ldd	r25, Z+1	; 0x01
    34ba:	a2 81       	ldd	r26, Z+2	; 0x02
    34bc:	b3 81       	ldd	r27, Z+3	; 0x03
    34be:	b6 95       	lsr	r27
    34c0:	a7 95       	ror	r26
    34c2:	97 95       	ror	r25
    34c4:	87 95       	ror	r24
    34c6:	b6 95       	lsr	r27
    34c8:	a7 95       	ror	r26
    34ca:	97 95       	ror	r25
    34cc:	87 95       	ror	r24
    34ce:	9c af       	std	Y+60, r25	; 0x3c
    34d0:	8b af       	std	Y+59, r24	; 0x3b
	u16 counter1=0;
    34d2:	1a ae       	std	Y+58, r1	; 0x3a
    34d4:	19 ae       	std	Y+57, r1	; 0x39
	for (counter1=0;counter1<NOIterations;counter1++)
    34d6:	1a ae       	std	Y+58, r1	; 0x3a
    34d8:	19 ae       	std	Y+57, r1	; 0x39
    34da:	1d c2       	rjmp	.+1082   	; 0x3916 <STEPPER_voidCW+0x4cc>
	{
		//step 1
		DIO_voidSetPinValue(StepperGroup,StepperB1,Low);
    34dc:	81 e0       	ldi	r24, 0x01	; 1
    34de:	60 e0       	ldi	r22, 0x00	; 0
    34e0:	40 e0       	ldi	r20, 0x00	; 0
    34e2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    34e6:	81 e0       	ldi	r24, 0x01	; 1
    34e8:	61 e0       	ldi	r22, 0x01	; 1
    34ea:	41 e0       	ldi	r20, 0x01	; 1
    34ec:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    34f0:	81 e0       	ldi	r24, 0x01	; 1
    34f2:	62 e0       	ldi	r22, 0x02	; 2
    34f4:	41 e0       	ldi	r20, 0x01	; 1
    34f6:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    34fa:	81 e0       	ldi	r24, 0x01	; 1
    34fc:	63 e0       	ldi	r22, 0x03	; 3
    34fe:	41 e0       	ldi	r20, 0x01	; 1
    3500:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3504:	80 e0       	ldi	r24, 0x00	; 0
    3506:	90 e0       	ldi	r25, 0x00	; 0
    3508:	a0 e2       	ldi	r26, 0x20	; 32
    350a:	b1 e4       	ldi	r27, 0x41	; 65
    350c:	8d ab       	std	Y+53, r24	; 0x35
    350e:	9e ab       	std	Y+54, r25	; 0x36
    3510:	af ab       	std	Y+55, r26	; 0x37
    3512:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3514:	6d a9       	ldd	r22, Y+53	; 0x35
    3516:	7e a9       	ldd	r23, Y+54	; 0x36
    3518:	8f a9       	ldd	r24, Y+55	; 0x37
    351a:	98 ad       	ldd	r25, Y+56	; 0x38
    351c:	20 e0       	ldi	r18, 0x00	; 0
    351e:	30 e0       	ldi	r19, 0x00	; 0
    3520:	4a ef       	ldi	r20, 0xFA	; 250
    3522:	54 e4       	ldi	r21, 0x44	; 68
    3524:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3528:	dc 01       	movw	r26, r24
    352a:	cb 01       	movw	r24, r22
    352c:	89 ab       	std	Y+49, r24	; 0x31
    352e:	9a ab       	std	Y+50, r25	; 0x32
    3530:	ab ab       	std	Y+51, r26	; 0x33
    3532:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3534:	69 a9       	ldd	r22, Y+49	; 0x31
    3536:	7a a9       	ldd	r23, Y+50	; 0x32
    3538:	8b a9       	ldd	r24, Y+51	; 0x33
    353a:	9c a9       	ldd	r25, Y+52	; 0x34
    353c:	20 e0       	ldi	r18, 0x00	; 0
    353e:	30 e0       	ldi	r19, 0x00	; 0
    3540:	40 e8       	ldi	r20, 0x80	; 128
    3542:	5f e3       	ldi	r21, 0x3F	; 63
    3544:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3548:	88 23       	and	r24, r24
    354a:	2c f4       	brge	.+10     	; 0x3556 <STEPPER_voidCW+0x10c>
		__ticks = 1;
    354c:	81 e0       	ldi	r24, 0x01	; 1
    354e:	90 e0       	ldi	r25, 0x00	; 0
    3550:	98 ab       	std	Y+48, r25	; 0x30
    3552:	8f a7       	std	Y+47, r24	; 0x2f
    3554:	3f c0       	rjmp	.+126    	; 0x35d4 <STEPPER_voidCW+0x18a>
	else if (__tmp > 65535)
    3556:	69 a9       	ldd	r22, Y+49	; 0x31
    3558:	7a a9       	ldd	r23, Y+50	; 0x32
    355a:	8b a9       	ldd	r24, Y+51	; 0x33
    355c:	9c a9       	ldd	r25, Y+52	; 0x34
    355e:	20 e0       	ldi	r18, 0x00	; 0
    3560:	3f ef       	ldi	r19, 0xFF	; 255
    3562:	4f e7       	ldi	r20, 0x7F	; 127
    3564:	57 e4       	ldi	r21, 0x47	; 71
    3566:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    356a:	18 16       	cp	r1, r24
    356c:	4c f5       	brge	.+82     	; 0x35c0 <STEPPER_voidCW+0x176>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    356e:	6d a9       	ldd	r22, Y+53	; 0x35
    3570:	7e a9       	ldd	r23, Y+54	; 0x36
    3572:	8f a9       	ldd	r24, Y+55	; 0x37
    3574:	98 ad       	ldd	r25, Y+56	; 0x38
    3576:	20 e0       	ldi	r18, 0x00	; 0
    3578:	30 e0       	ldi	r19, 0x00	; 0
    357a:	40 e2       	ldi	r20, 0x20	; 32
    357c:	51 e4       	ldi	r21, 0x41	; 65
    357e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3582:	dc 01       	movw	r26, r24
    3584:	cb 01       	movw	r24, r22
    3586:	bc 01       	movw	r22, r24
    3588:	cd 01       	movw	r24, r26
    358a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    358e:	dc 01       	movw	r26, r24
    3590:	cb 01       	movw	r24, r22
    3592:	98 ab       	std	Y+48, r25	; 0x30
    3594:	8f a7       	std	Y+47, r24	; 0x2f
    3596:	0f c0       	rjmp	.+30     	; 0x35b6 <STEPPER_voidCW+0x16c>
    3598:	88 ec       	ldi	r24, 0xC8	; 200
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	9e a7       	std	Y+46, r25	; 0x2e
    359e:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    35a0:	8d a5       	ldd	r24, Y+45	; 0x2d
    35a2:	9e a5       	ldd	r25, Y+46	; 0x2e
    35a4:	01 97       	sbiw	r24, 0x01	; 1
    35a6:	f1 f7       	brne	.-4      	; 0x35a4 <STEPPER_voidCW+0x15a>
    35a8:	9e a7       	std	Y+46, r25	; 0x2e
    35aa:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35ac:	8f a5       	ldd	r24, Y+47	; 0x2f
    35ae:	98 a9       	ldd	r25, Y+48	; 0x30
    35b0:	01 97       	sbiw	r24, 0x01	; 1
    35b2:	98 ab       	std	Y+48, r25	; 0x30
    35b4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35b6:	8f a5       	ldd	r24, Y+47	; 0x2f
    35b8:	98 a9       	ldd	r25, Y+48	; 0x30
    35ba:	00 97       	sbiw	r24, 0x00	; 0
    35bc:	69 f7       	brne	.-38     	; 0x3598 <STEPPER_voidCW+0x14e>
    35be:	14 c0       	rjmp	.+40     	; 0x35e8 <STEPPER_voidCW+0x19e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35c0:	69 a9       	ldd	r22, Y+49	; 0x31
    35c2:	7a a9       	ldd	r23, Y+50	; 0x32
    35c4:	8b a9       	ldd	r24, Y+51	; 0x33
    35c6:	9c a9       	ldd	r25, Y+52	; 0x34
    35c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35cc:	dc 01       	movw	r26, r24
    35ce:	cb 01       	movw	r24, r22
    35d0:	98 ab       	std	Y+48, r25	; 0x30
    35d2:	8f a7       	std	Y+47, r24	; 0x2f
    35d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    35d6:	98 a9       	ldd	r25, Y+48	; 0x30
    35d8:	9c a7       	std	Y+44, r25	; 0x2c
    35da:	8b a7       	std	Y+43, r24	; 0x2b
    35dc:	8b a5       	ldd	r24, Y+43	; 0x2b
    35de:	9c a5       	ldd	r25, Y+44	; 0x2c
    35e0:	01 97       	sbiw	r24, 0x01	; 1
    35e2:	f1 f7       	brne	.-4      	; 0x35e0 <STEPPER_voidCW+0x196>
    35e4:	9c a7       	std	Y+44, r25	; 0x2c
    35e6:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(delay);
		//step 2
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    35e8:	81 e0       	ldi	r24, 0x01	; 1
    35ea:	60 e0       	ldi	r22, 0x00	; 0
    35ec:	41 e0       	ldi	r20, 0x01	; 1
    35ee:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,Low);
    35f2:	81 e0       	ldi	r24, 0x01	; 1
    35f4:	61 e0       	ldi	r22, 0x01	; 1
    35f6:	40 e0       	ldi	r20, 0x00	; 0
    35f8:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    35fc:	81 e0       	ldi	r24, 0x01	; 1
    35fe:	62 e0       	ldi	r22, 0x02	; 2
    3600:	41 e0       	ldi	r20, 0x01	; 1
    3602:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    3606:	81 e0       	ldi	r24, 0x01	; 1
    3608:	63 e0       	ldi	r22, 0x03	; 3
    360a:	41 e0       	ldi	r20, 0x01	; 1
    360c:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3610:	80 e0       	ldi	r24, 0x00	; 0
    3612:	90 e0       	ldi	r25, 0x00	; 0
    3614:	a0 e2       	ldi	r26, 0x20	; 32
    3616:	b1 e4       	ldi	r27, 0x41	; 65
    3618:	8f a3       	std	Y+39, r24	; 0x27
    361a:	98 a7       	std	Y+40, r25	; 0x28
    361c:	a9 a7       	std	Y+41, r26	; 0x29
    361e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3620:	6f a1       	ldd	r22, Y+39	; 0x27
    3622:	78 a5       	ldd	r23, Y+40	; 0x28
    3624:	89 a5       	ldd	r24, Y+41	; 0x29
    3626:	9a a5       	ldd	r25, Y+42	; 0x2a
    3628:	20 e0       	ldi	r18, 0x00	; 0
    362a:	30 e0       	ldi	r19, 0x00	; 0
    362c:	4a ef       	ldi	r20, 0xFA	; 250
    362e:	54 e4       	ldi	r21, 0x44	; 68
    3630:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3634:	dc 01       	movw	r26, r24
    3636:	cb 01       	movw	r24, r22
    3638:	8b a3       	std	Y+35, r24	; 0x23
    363a:	9c a3       	std	Y+36, r25	; 0x24
    363c:	ad a3       	std	Y+37, r26	; 0x25
    363e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3640:	6b a1       	ldd	r22, Y+35	; 0x23
    3642:	7c a1       	ldd	r23, Y+36	; 0x24
    3644:	8d a1       	ldd	r24, Y+37	; 0x25
    3646:	9e a1       	ldd	r25, Y+38	; 0x26
    3648:	20 e0       	ldi	r18, 0x00	; 0
    364a:	30 e0       	ldi	r19, 0x00	; 0
    364c:	40 e8       	ldi	r20, 0x80	; 128
    364e:	5f e3       	ldi	r21, 0x3F	; 63
    3650:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3654:	88 23       	and	r24, r24
    3656:	2c f4       	brge	.+10     	; 0x3662 <STEPPER_voidCW+0x218>
		__ticks = 1;
    3658:	81 e0       	ldi	r24, 0x01	; 1
    365a:	90 e0       	ldi	r25, 0x00	; 0
    365c:	9a a3       	std	Y+34, r25	; 0x22
    365e:	89 a3       	std	Y+33, r24	; 0x21
    3660:	3f c0       	rjmp	.+126    	; 0x36e0 <STEPPER_voidCW+0x296>
	else if (__tmp > 65535)
    3662:	6b a1       	ldd	r22, Y+35	; 0x23
    3664:	7c a1       	ldd	r23, Y+36	; 0x24
    3666:	8d a1       	ldd	r24, Y+37	; 0x25
    3668:	9e a1       	ldd	r25, Y+38	; 0x26
    366a:	20 e0       	ldi	r18, 0x00	; 0
    366c:	3f ef       	ldi	r19, 0xFF	; 255
    366e:	4f e7       	ldi	r20, 0x7F	; 127
    3670:	57 e4       	ldi	r21, 0x47	; 71
    3672:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3676:	18 16       	cp	r1, r24
    3678:	4c f5       	brge	.+82     	; 0x36cc <STEPPER_voidCW+0x282>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    367a:	6f a1       	ldd	r22, Y+39	; 0x27
    367c:	78 a5       	ldd	r23, Y+40	; 0x28
    367e:	89 a5       	ldd	r24, Y+41	; 0x29
    3680:	9a a5       	ldd	r25, Y+42	; 0x2a
    3682:	20 e0       	ldi	r18, 0x00	; 0
    3684:	30 e0       	ldi	r19, 0x00	; 0
    3686:	40 e2       	ldi	r20, 0x20	; 32
    3688:	51 e4       	ldi	r21, 0x41	; 65
    368a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    368e:	dc 01       	movw	r26, r24
    3690:	cb 01       	movw	r24, r22
    3692:	bc 01       	movw	r22, r24
    3694:	cd 01       	movw	r24, r26
    3696:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    369a:	dc 01       	movw	r26, r24
    369c:	cb 01       	movw	r24, r22
    369e:	9a a3       	std	Y+34, r25	; 0x22
    36a0:	89 a3       	std	Y+33, r24	; 0x21
    36a2:	0f c0       	rjmp	.+30     	; 0x36c2 <STEPPER_voidCW+0x278>
    36a4:	88 ec       	ldi	r24, 0xC8	; 200
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	98 a3       	std	Y+32, r25	; 0x20
    36aa:	8f 8f       	std	Y+31, r24	; 0x1f
    36ac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    36ae:	98 a1       	ldd	r25, Y+32	; 0x20
    36b0:	01 97       	sbiw	r24, 0x01	; 1
    36b2:	f1 f7       	brne	.-4      	; 0x36b0 <STEPPER_voidCW+0x266>
    36b4:	98 a3       	std	Y+32, r25	; 0x20
    36b6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36b8:	89 a1       	ldd	r24, Y+33	; 0x21
    36ba:	9a a1       	ldd	r25, Y+34	; 0x22
    36bc:	01 97       	sbiw	r24, 0x01	; 1
    36be:	9a a3       	std	Y+34, r25	; 0x22
    36c0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36c2:	89 a1       	ldd	r24, Y+33	; 0x21
    36c4:	9a a1       	ldd	r25, Y+34	; 0x22
    36c6:	00 97       	sbiw	r24, 0x00	; 0
    36c8:	69 f7       	brne	.-38     	; 0x36a4 <STEPPER_voidCW+0x25a>
    36ca:	14 c0       	rjmp	.+40     	; 0x36f4 <STEPPER_voidCW+0x2aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36cc:	6b a1       	ldd	r22, Y+35	; 0x23
    36ce:	7c a1       	ldd	r23, Y+36	; 0x24
    36d0:	8d a1       	ldd	r24, Y+37	; 0x25
    36d2:	9e a1       	ldd	r25, Y+38	; 0x26
    36d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36d8:	dc 01       	movw	r26, r24
    36da:	cb 01       	movw	r24, r22
    36dc:	9a a3       	std	Y+34, r25	; 0x22
    36de:	89 a3       	std	Y+33, r24	; 0x21
    36e0:	89 a1       	ldd	r24, Y+33	; 0x21
    36e2:	9a a1       	ldd	r25, Y+34	; 0x22
    36e4:	9e 8f       	std	Y+30, r25	; 0x1e
    36e6:	8d 8f       	std	Y+29, r24	; 0x1d
    36e8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    36ea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    36ec:	01 97       	sbiw	r24, 0x01	; 1
    36ee:	f1 f7       	brne	.-4      	; 0x36ec <STEPPER_voidCW+0x2a2>
    36f0:	9e 8f       	std	Y+30, r25	; 0x1e
    36f2:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(delay);
		//step 3
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    36f4:	81 e0       	ldi	r24, 0x01	; 1
    36f6:	60 e0       	ldi	r22, 0x00	; 0
    36f8:	41 e0       	ldi	r20, 0x01	; 1
    36fa:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    36fe:	81 e0       	ldi	r24, 0x01	; 1
    3700:	61 e0       	ldi	r22, 0x01	; 1
    3702:	41 e0       	ldi	r20, 0x01	; 1
    3704:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,Low);
    3708:	81 e0       	ldi	r24, 0x01	; 1
    370a:	62 e0       	ldi	r22, 0x02	; 2
    370c:	40 e0       	ldi	r20, 0x00	; 0
    370e:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    3712:	81 e0       	ldi	r24, 0x01	; 1
    3714:	63 e0       	ldi	r22, 0x03	; 3
    3716:	41 e0       	ldi	r20, 0x01	; 1
    3718:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    371c:	80 e0       	ldi	r24, 0x00	; 0
    371e:	90 e0       	ldi	r25, 0x00	; 0
    3720:	a0 e2       	ldi	r26, 0x20	; 32
    3722:	b1 e4       	ldi	r27, 0x41	; 65
    3724:	89 8f       	std	Y+25, r24	; 0x19
    3726:	9a 8f       	std	Y+26, r25	; 0x1a
    3728:	ab 8f       	std	Y+27, r26	; 0x1b
    372a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    372c:	69 8d       	ldd	r22, Y+25	; 0x19
    372e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3730:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3732:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3734:	20 e0       	ldi	r18, 0x00	; 0
    3736:	30 e0       	ldi	r19, 0x00	; 0
    3738:	4a ef       	ldi	r20, 0xFA	; 250
    373a:	54 e4       	ldi	r21, 0x44	; 68
    373c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3740:	dc 01       	movw	r26, r24
    3742:	cb 01       	movw	r24, r22
    3744:	8d 8b       	std	Y+21, r24	; 0x15
    3746:	9e 8b       	std	Y+22, r25	; 0x16
    3748:	af 8b       	std	Y+23, r26	; 0x17
    374a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    374c:	6d 89       	ldd	r22, Y+21	; 0x15
    374e:	7e 89       	ldd	r23, Y+22	; 0x16
    3750:	8f 89       	ldd	r24, Y+23	; 0x17
    3752:	98 8d       	ldd	r25, Y+24	; 0x18
    3754:	20 e0       	ldi	r18, 0x00	; 0
    3756:	30 e0       	ldi	r19, 0x00	; 0
    3758:	40 e8       	ldi	r20, 0x80	; 128
    375a:	5f e3       	ldi	r21, 0x3F	; 63
    375c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3760:	88 23       	and	r24, r24
    3762:	2c f4       	brge	.+10     	; 0x376e <STEPPER_voidCW+0x324>
		__ticks = 1;
    3764:	81 e0       	ldi	r24, 0x01	; 1
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	9c 8b       	std	Y+20, r25	; 0x14
    376a:	8b 8b       	std	Y+19, r24	; 0x13
    376c:	3f c0       	rjmp	.+126    	; 0x37ec <STEPPER_voidCW+0x3a2>
	else if (__tmp > 65535)
    376e:	6d 89       	ldd	r22, Y+21	; 0x15
    3770:	7e 89       	ldd	r23, Y+22	; 0x16
    3772:	8f 89       	ldd	r24, Y+23	; 0x17
    3774:	98 8d       	ldd	r25, Y+24	; 0x18
    3776:	20 e0       	ldi	r18, 0x00	; 0
    3778:	3f ef       	ldi	r19, 0xFF	; 255
    377a:	4f e7       	ldi	r20, 0x7F	; 127
    377c:	57 e4       	ldi	r21, 0x47	; 71
    377e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3782:	18 16       	cp	r1, r24
    3784:	4c f5       	brge	.+82     	; 0x37d8 <STEPPER_voidCW+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3786:	69 8d       	ldd	r22, Y+25	; 0x19
    3788:	7a 8d       	ldd	r23, Y+26	; 0x1a
    378a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    378c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    378e:	20 e0       	ldi	r18, 0x00	; 0
    3790:	30 e0       	ldi	r19, 0x00	; 0
    3792:	40 e2       	ldi	r20, 0x20	; 32
    3794:	51 e4       	ldi	r21, 0x41	; 65
    3796:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    379a:	dc 01       	movw	r26, r24
    379c:	cb 01       	movw	r24, r22
    379e:	bc 01       	movw	r22, r24
    37a0:	cd 01       	movw	r24, r26
    37a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37a6:	dc 01       	movw	r26, r24
    37a8:	cb 01       	movw	r24, r22
    37aa:	9c 8b       	std	Y+20, r25	; 0x14
    37ac:	8b 8b       	std	Y+19, r24	; 0x13
    37ae:	0f c0       	rjmp	.+30     	; 0x37ce <STEPPER_voidCW+0x384>
    37b0:	88 ec       	ldi	r24, 0xC8	; 200
    37b2:	90 e0       	ldi	r25, 0x00	; 0
    37b4:	9a 8b       	std	Y+18, r25	; 0x12
    37b6:	89 8b       	std	Y+17, r24	; 0x11
    37b8:	89 89       	ldd	r24, Y+17	; 0x11
    37ba:	9a 89       	ldd	r25, Y+18	; 0x12
    37bc:	01 97       	sbiw	r24, 0x01	; 1
    37be:	f1 f7       	brne	.-4      	; 0x37bc <STEPPER_voidCW+0x372>
    37c0:	9a 8b       	std	Y+18, r25	; 0x12
    37c2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    37c4:	8b 89       	ldd	r24, Y+19	; 0x13
    37c6:	9c 89       	ldd	r25, Y+20	; 0x14
    37c8:	01 97       	sbiw	r24, 0x01	; 1
    37ca:	9c 8b       	std	Y+20, r25	; 0x14
    37cc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37ce:	8b 89       	ldd	r24, Y+19	; 0x13
    37d0:	9c 89       	ldd	r25, Y+20	; 0x14
    37d2:	00 97       	sbiw	r24, 0x00	; 0
    37d4:	69 f7       	brne	.-38     	; 0x37b0 <STEPPER_voidCW+0x366>
    37d6:	14 c0       	rjmp	.+40     	; 0x3800 <STEPPER_voidCW+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37d8:	6d 89       	ldd	r22, Y+21	; 0x15
    37da:	7e 89       	ldd	r23, Y+22	; 0x16
    37dc:	8f 89       	ldd	r24, Y+23	; 0x17
    37de:	98 8d       	ldd	r25, Y+24	; 0x18
    37e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37e4:	dc 01       	movw	r26, r24
    37e6:	cb 01       	movw	r24, r22
    37e8:	9c 8b       	std	Y+20, r25	; 0x14
    37ea:	8b 8b       	std	Y+19, r24	; 0x13
    37ec:	8b 89       	ldd	r24, Y+19	; 0x13
    37ee:	9c 89       	ldd	r25, Y+20	; 0x14
    37f0:	98 8b       	std	Y+16, r25	; 0x10
    37f2:	8f 87       	std	Y+15, r24	; 0x0f
    37f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    37f6:	98 89       	ldd	r25, Y+16	; 0x10
    37f8:	01 97       	sbiw	r24, 0x01	; 1
    37fa:	f1 f7       	brne	.-4      	; 0x37f8 <STEPPER_voidCW+0x3ae>
    37fc:	98 8b       	std	Y+16, r25	; 0x10
    37fe:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(delay);
		//step 4
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    3800:	81 e0       	ldi	r24, 0x01	; 1
    3802:	60 e0       	ldi	r22, 0x00	; 0
    3804:	41 e0       	ldi	r20, 0x01	; 1
    3806:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    380a:	81 e0       	ldi	r24, 0x01	; 1
    380c:	61 e0       	ldi	r22, 0x01	; 1
    380e:	41 e0       	ldi	r20, 0x01	; 1
    3810:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    3814:	81 e0       	ldi	r24, 0x01	; 1
    3816:	62 e0       	ldi	r22, 0x02	; 2
    3818:	41 e0       	ldi	r20, 0x01	; 1
    381a:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,Low);
    381e:	81 e0       	ldi	r24, 0x01	; 1
    3820:	63 e0       	ldi	r22, 0x03	; 3
    3822:	40 e0       	ldi	r20, 0x00	; 0
    3824:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3828:	80 e0       	ldi	r24, 0x00	; 0
    382a:	90 e0       	ldi	r25, 0x00	; 0
    382c:	a0 e2       	ldi	r26, 0x20	; 32
    382e:	b1 e4       	ldi	r27, 0x41	; 65
    3830:	8b 87       	std	Y+11, r24	; 0x0b
    3832:	9c 87       	std	Y+12, r25	; 0x0c
    3834:	ad 87       	std	Y+13, r26	; 0x0d
    3836:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3838:	6b 85       	ldd	r22, Y+11	; 0x0b
    383a:	7c 85       	ldd	r23, Y+12	; 0x0c
    383c:	8d 85       	ldd	r24, Y+13	; 0x0d
    383e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3840:	20 e0       	ldi	r18, 0x00	; 0
    3842:	30 e0       	ldi	r19, 0x00	; 0
    3844:	4a ef       	ldi	r20, 0xFA	; 250
    3846:	54 e4       	ldi	r21, 0x44	; 68
    3848:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    384c:	dc 01       	movw	r26, r24
    384e:	cb 01       	movw	r24, r22
    3850:	8f 83       	std	Y+7, r24	; 0x07
    3852:	98 87       	std	Y+8, r25	; 0x08
    3854:	a9 87       	std	Y+9, r26	; 0x09
    3856:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3858:	6f 81       	ldd	r22, Y+7	; 0x07
    385a:	78 85       	ldd	r23, Y+8	; 0x08
    385c:	89 85       	ldd	r24, Y+9	; 0x09
    385e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3860:	20 e0       	ldi	r18, 0x00	; 0
    3862:	30 e0       	ldi	r19, 0x00	; 0
    3864:	40 e8       	ldi	r20, 0x80	; 128
    3866:	5f e3       	ldi	r21, 0x3F	; 63
    3868:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    386c:	88 23       	and	r24, r24
    386e:	2c f4       	brge	.+10     	; 0x387a <STEPPER_voidCW+0x430>
		__ticks = 1;
    3870:	81 e0       	ldi	r24, 0x01	; 1
    3872:	90 e0       	ldi	r25, 0x00	; 0
    3874:	9e 83       	std	Y+6, r25	; 0x06
    3876:	8d 83       	std	Y+5, r24	; 0x05
    3878:	3f c0       	rjmp	.+126    	; 0x38f8 <STEPPER_voidCW+0x4ae>
	else if (__tmp > 65535)
    387a:	6f 81       	ldd	r22, Y+7	; 0x07
    387c:	78 85       	ldd	r23, Y+8	; 0x08
    387e:	89 85       	ldd	r24, Y+9	; 0x09
    3880:	9a 85       	ldd	r25, Y+10	; 0x0a
    3882:	20 e0       	ldi	r18, 0x00	; 0
    3884:	3f ef       	ldi	r19, 0xFF	; 255
    3886:	4f e7       	ldi	r20, 0x7F	; 127
    3888:	57 e4       	ldi	r21, 0x47	; 71
    388a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    388e:	18 16       	cp	r1, r24
    3890:	4c f5       	brge	.+82     	; 0x38e4 <STEPPER_voidCW+0x49a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3892:	6b 85       	ldd	r22, Y+11	; 0x0b
    3894:	7c 85       	ldd	r23, Y+12	; 0x0c
    3896:	8d 85       	ldd	r24, Y+13	; 0x0d
    3898:	9e 85       	ldd	r25, Y+14	; 0x0e
    389a:	20 e0       	ldi	r18, 0x00	; 0
    389c:	30 e0       	ldi	r19, 0x00	; 0
    389e:	40 e2       	ldi	r20, 0x20	; 32
    38a0:	51 e4       	ldi	r21, 0x41	; 65
    38a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38a6:	dc 01       	movw	r26, r24
    38a8:	cb 01       	movw	r24, r22
    38aa:	bc 01       	movw	r22, r24
    38ac:	cd 01       	movw	r24, r26
    38ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38b2:	dc 01       	movw	r26, r24
    38b4:	cb 01       	movw	r24, r22
    38b6:	9e 83       	std	Y+6, r25	; 0x06
    38b8:	8d 83       	std	Y+5, r24	; 0x05
    38ba:	0f c0       	rjmp	.+30     	; 0x38da <STEPPER_voidCW+0x490>
    38bc:	88 ec       	ldi	r24, 0xC8	; 200
    38be:	90 e0       	ldi	r25, 0x00	; 0
    38c0:	9c 83       	std	Y+4, r25	; 0x04
    38c2:	8b 83       	std	Y+3, r24	; 0x03
    38c4:	8b 81       	ldd	r24, Y+3	; 0x03
    38c6:	9c 81       	ldd	r25, Y+4	; 0x04
    38c8:	01 97       	sbiw	r24, 0x01	; 1
    38ca:	f1 f7       	brne	.-4      	; 0x38c8 <STEPPER_voidCW+0x47e>
    38cc:	9c 83       	std	Y+4, r25	; 0x04
    38ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38d0:	8d 81       	ldd	r24, Y+5	; 0x05
    38d2:	9e 81       	ldd	r25, Y+6	; 0x06
    38d4:	01 97       	sbiw	r24, 0x01	; 1
    38d6:	9e 83       	std	Y+6, r25	; 0x06
    38d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38da:	8d 81       	ldd	r24, Y+5	; 0x05
    38dc:	9e 81       	ldd	r25, Y+6	; 0x06
    38de:	00 97       	sbiw	r24, 0x00	; 0
    38e0:	69 f7       	brne	.-38     	; 0x38bc <STEPPER_voidCW+0x472>
    38e2:	14 c0       	rjmp	.+40     	; 0x390c <STEPPER_voidCW+0x4c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38e4:	6f 81       	ldd	r22, Y+7	; 0x07
    38e6:	78 85       	ldd	r23, Y+8	; 0x08
    38e8:	89 85       	ldd	r24, Y+9	; 0x09
    38ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    38ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38f0:	dc 01       	movw	r26, r24
    38f2:	cb 01       	movw	r24, r22
    38f4:	9e 83       	std	Y+6, r25	; 0x06
    38f6:	8d 83       	std	Y+5, r24	; 0x05
    38f8:	8d 81       	ldd	r24, Y+5	; 0x05
    38fa:	9e 81       	ldd	r25, Y+6	; 0x06
    38fc:	9a 83       	std	Y+2, r25	; 0x02
    38fe:	89 83       	std	Y+1, r24	; 0x01
    3900:	89 81       	ldd	r24, Y+1	; 0x01
    3902:	9a 81       	ldd	r25, Y+2	; 0x02
    3904:	01 97       	sbiw	r24, 0x01	; 1
    3906:	f1 f7       	brne	.-4      	; 0x3904 <STEPPER_voidCW+0x4ba>
    3908:	9a 83       	std	Y+2, r25	; 0x02
    390a:	89 83       	std	Y+1, r24	; 0x01
void STEPPER_voidCW(u16 angle)
{
	u32 NOSteps =(angle/FullStepAngle);
	u16 NOIterations=NOSteps/FUllIteration;
	u16 counter1=0;
	for (counter1=0;counter1<NOIterations;counter1++)
    390c:	89 ad       	ldd	r24, Y+57	; 0x39
    390e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3910:	01 96       	adiw	r24, 0x01	; 1
    3912:	9a af       	std	Y+58, r25	; 0x3a
    3914:	89 af       	std	Y+57, r24	; 0x39
    3916:	29 ad       	ldd	r18, Y+57	; 0x39
    3918:	3a ad       	ldd	r19, Y+58	; 0x3a
    391a:	8b ad       	ldd	r24, Y+59	; 0x3b
    391c:	9c ad       	ldd	r25, Y+60	; 0x3c
    391e:	28 17       	cp	r18, r24
    3920:	39 07       	cpc	r19, r25
    3922:	08 f4       	brcc	.+2      	; 0x3926 <STEPPER_voidCW+0x4dc>
    3924:	db cd       	rjmp	.-1098   	; 0x34dc <STEPPER_voidCW+0x92>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
		DIO_voidSetPinValue(StepperGroup,StepperB4,Low);
		_delay_ms(delay);
	}

}
    3926:	ce 5b       	subi	r28, 0xBE	; 190
    3928:	df 4f       	sbci	r29, 0xFF	; 255
    392a:	0f b6       	in	r0, 0x3f	; 63
    392c:	f8 94       	cli
    392e:	de bf       	out	0x3e, r29	; 62
    3930:	0f be       	out	0x3f, r0	; 63
    3932:	cd bf       	out	0x3d, r28	; 61
    3934:	cf 91       	pop	r28
    3936:	df 91       	pop	r29
    3938:	08 95       	ret

0000393a <STEPPER_voidACW>:

void STEPPER_voidACW(u16 angle)
{
    393a:	df 93       	push	r29
    393c:	cf 93       	push	r28
    393e:	cd b7       	in	r28, 0x3d	; 61
    3940:	de b7       	in	r29, 0x3e	; 62
    3942:	ee 97       	sbiw	r28, 0x3e	; 62
    3944:	0f b6       	in	r0, 0x3f	; 63
    3946:	f8 94       	cli
    3948:	de bf       	out	0x3e, r29	; 62
    394a:	0f be       	out	0x3f, r0	; 63
    394c:	cd bf       	out	0x3d, r28	; 61
    394e:	9e af       	std	Y+62, r25	; 0x3e
    3950:	8d af       	std	Y+61, r24	; 0x3d

	u16 NOIterations =(angle/FullStepAngle)/FUllIteration;
    3952:	8d ad       	ldd	r24, Y+61	; 0x3d
    3954:	9e ad       	ldd	r25, Y+62	; 0x3e
    3956:	cc 01       	movw	r24, r24
    3958:	a0 e0       	ldi	r26, 0x00	; 0
    395a:	b0 e0       	ldi	r27, 0x00	; 0
    395c:	bc 01       	movw	r22, r24
    395e:	cd 01       	movw	r24, r26
    3960:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3964:	dc 01       	movw	r26, r24
    3966:	cb 01       	movw	r24, r22
    3968:	bc 01       	movw	r22, r24
    396a:	cd 01       	movw	r24, r26
    396c:	2c eb       	ldi	r18, 0xBC	; 188
    396e:	3c ec       	ldi	r19, 0xCC	; 204
    3970:	40 e3       	ldi	r20, 0x30	; 48
    3972:	5e e3       	ldi	r21, 0x3E	; 62
    3974:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3978:	dc 01       	movw	r26, r24
    397a:	cb 01       	movw	r24, r22
    397c:	bc 01       	movw	r22, r24
    397e:	cd 01       	movw	r24, r26
    3980:	20 e0       	ldi	r18, 0x00	; 0
    3982:	30 e0       	ldi	r19, 0x00	; 0
    3984:	40 e8       	ldi	r20, 0x80	; 128
    3986:	50 e4       	ldi	r21, 0x40	; 64
    3988:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    398c:	dc 01       	movw	r26, r24
    398e:	cb 01       	movw	r24, r22
    3990:	bc 01       	movw	r22, r24
    3992:	cd 01       	movw	r24, r26
    3994:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3998:	dc 01       	movw	r26, r24
    399a:	cb 01       	movw	r24, r22
    399c:	9c af       	std	Y+60, r25	; 0x3c
    399e:	8b af       	std	Y+59, r24	; 0x3b
	u16 counter1=0;
    39a0:	1a ae       	std	Y+58, r1	; 0x3a
    39a2:	19 ae       	std	Y+57, r1	; 0x39
	for (counter1=0;counter1<NOIterations;counter1++)
    39a4:	1a ae       	std	Y+58, r1	; 0x3a
    39a6:	19 ae       	std	Y+57, r1	; 0x39
    39a8:	1d c2       	rjmp	.+1082   	; 0x3de4 <STEPPER_voidACW+0x4aa>
	{
		//step 1
		DIO_voidSetPinValue(StepperGroup,StepperB1,Low);
    39aa:	81 e0       	ldi	r24, 0x01	; 1
    39ac:	60 e0       	ldi	r22, 0x00	; 0
    39ae:	40 e0       	ldi	r20, 0x00	; 0
    39b0:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    39b4:	81 e0       	ldi	r24, 0x01	; 1
    39b6:	61 e0       	ldi	r22, 0x01	; 1
    39b8:	41 e0       	ldi	r20, 0x01	; 1
    39ba:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    39be:	81 e0       	ldi	r24, 0x01	; 1
    39c0:	62 e0       	ldi	r22, 0x02	; 2
    39c2:	41 e0       	ldi	r20, 0x01	; 1
    39c4:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    39c8:	81 e0       	ldi	r24, 0x01	; 1
    39ca:	63 e0       	ldi	r22, 0x03	; 3
    39cc:	41 e0       	ldi	r20, 0x01	; 1
    39ce:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    39d2:	80 e0       	ldi	r24, 0x00	; 0
    39d4:	90 e0       	ldi	r25, 0x00	; 0
    39d6:	a0 e2       	ldi	r26, 0x20	; 32
    39d8:	b1 e4       	ldi	r27, 0x41	; 65
    39da:	8d ab       	std	Y+53, r24	; 0x35
    39dc:	9e ab       	std	Y+54, r25	; 0x36
    39de:	af ab       	std	Y+55, r26	; 0x37
    39e0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39e2:	6d a9       	ldd	r22, Y+53	; 0x35
    39e4:	7e a9       	ldd	r23, Y+54	; 0x36
    39e6:	8f a9       	ldd	r24, Y+55	; 0x37
    39e8:	98 ad       	ldd	r25, Y+56	; 0x38
    39ea:	20 e0       	ldi	r18, 0x00	; 0
    39ec:	30 e0       	ldi	r19, 0x00	; 0
    39ee:	4a ef       	ldi	r20, 0xFA	; 250
    39f0:	54 e4       	ldi	r21, 0x44	; 68
    39f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39f6:	dc 01       	movw	r26, r24
    39f8:	cb 01       	movw	r24, r22
    39fa:	89 ab       	std	Y+49, r24	; 0x31
    39fc:	9a ab       	std	Y+50, r25	; 0x32
    39fe:	ab ab       	std	Y+51, r26	; 0x33
    3a00:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3a02:	69 a9       	ldd	r22, Y+49	; 0x31
    3a04:	7a a9       	ldd	r23, Y+50	; 0x32
    3a06:	8b a9       	ldd	r24, Y+51	; 0x33
    3a08:	9c a9       	ldd	r25, Y+52	; 0x34
    3a0a:	20 e0       	ldi	r18, 0x00	; 0
    3a0c:	30 e0       	ldi	r19, 0x00	; 0
    3a0e:	40 e8       	ldi	r20, 0x80	; 128
    3a10:	5f e3       	ldi	r21, 0x3F	; 63
    3a12:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a16:	88 23       	and	r24, r24
    3a18:	2c f4       	brge	.+10     	; 0x3a24 <STEPPER_voidACW+0xea>
		__ticks = 1;
    3a1a:	81 e0       	ldi	r24, 0x01	; 1
    3a1c:	90 e0       	ldi	r25, 0x00	; 0
    3a1e:	98 ab       	std	Y+48, r25	; 0x30
    3a20:	8f a7       	std	Y+47, r24	; 0x2f
    3a22:	3f c0       	rjmp	.+126    	; 0x3aa2 <STEPPER_voidACW+0x168>
	else if (__tmp > 65535)
    3a24:	69 a9       	ldd	r22, Y+49	; 0x31
    3a26:	7a a9       	ldd	r23, Y+50	; 0x32
    3a28:	8b a9       	ldd	r24, Y+51	; 0x33
    3a2a:	9c a9       	ldd	r25, Y+52	; 0x34
    3a2c:	20 e0       	ldi	r18, 0x00	; 0
    3a2e:	3f ef       	ldi	r19, 0xFF	; 255
    3a30:	4f e7       	ldi	r20, 0x7F	; 127
    3a32:	57 e4       	ldi	r21, 0x47	; 71
    3a34:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3a38:	18 16       	cp	r1, r24
    3a3a:	4c f5       	brge	.+82     	; 0x3a8e <STEPPER_voidACW+0x154>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a3c:	6d a9       	ldd	r22, Y+53	; 0x35
    3a3e:	7e a9       	ldd	r23, Y+54	; 0x36
    3a40:	8f a9       	ldd	r24, Y+55	; 0x37
    3a42:	98 ad       	ldd	r25, Y+56	; 0x38
    3a44:	20 e0       	ldi	r18, 0x00	; 0
    3a46:	30 e0       	ldi	r19, 0x00	; 0
    3a48:	40 e2       	ldi	r20, 0x20	; 32
    3a4a:	51 e4       	ldi	r21, 0x41	; 65
    3a4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a50:	dc 01       	movw	r26, r24
    3a52:	cb 01       	movw	r24, r22
    3a54:	bc 01       	movw	r22, r24
    3a56:	cd 01       	movw	r24, r26
    3a58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a5c:	dc 01       	movw	r26, r24
    3a5e:	cb 01       	movw	r24, r22
    3a60:	98 ab       	std	Y+48, r25	; 0x30
    3a62:	8f a7       	std	Y+47, r24	; 0x2f
    3a64:	0f c0       	rjmp	.+30     	; 0x3a84 <STEPPER_voidACW+0x14a>
    3a66:	88 ec       	ldi	r24, 0xC8	; 200
    3a68:	90 e0       	ldi	r25, 0x00	; 0
    3a6a:	9e a7       	std	Y+46, r25	; 0x2e
    3a6c:	8d a7       	std	Y+45, r24	; 0x2d
    3a6e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3a70:	9e a5       	ldd	r25, Y+46	; 0x2e
    3a72:	01 97       	sbiw	r24, 0x01	; 1
    3a74:	f1 f7       	brne	.-4      	; 0x3a72 <STEPPER_voidACW+0x138>
    3a76:	9e a7       	std	Y+46, r25	; 0x2e
    3a78:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a7a:	8f a5       	ldd	r24, Y+47	; 0x2f
    3a7c:	98 a9       	ldd	r25, Y+48	; 0x30
    3a7e:	01 97       	sbiw	r24, 0x01	; 1
    3a80:	98 ab       	std	Y+48, r25	; 0x30
    3a82:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a84:	8f a5       	ldd	r24, Y+47	; 0x2f
    3a86:	98 a9       	ldd	r25, Y+48	; 0x30
    3a88:	00 97       	sbiw	r24, 0x00	; 0
    3a8a:	69 f7       	brne	.-38     	; 0x3a66 <STEPPER_voidACW+0x12c>
    3a8c:	14 c0       	rjmp	.+40     	; 0x3ab6 <STEPPER_voidACW+0x17c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a8e:	69 a9       	ldd	r22, Y+49	; 0x31
    3a90:	7a a9       	ldd	r23, Y+50	; 0x32
    3a92:	8b a9       	ldd	r24, Y+51	; 0x33
    3a94:	9c a9       	ldd	r25, Y+52	; 0x34
    3a96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a9a:	dc 01       	movw	r26, r24
    3a9c:	cb 01       	movw	r24, r22
    3a9e:	98 ab       	std	Y+48, r25	; 0x30
    3aa0:	8f a7       	std	Y+47, r24	; 0x2f
    3aa2:	8f a5       	ldd	r24, Y+47	; 0x2f
    3aa4:	98 a9       	ldd	r25, Y+48	; 0x30
    3aa6:	9c a7       	std	Y+44, r25	; 0x2c
    3aa8:	8b a7       	std	Y+43, r24	; 0x2b
    3aaa:	8b a5       	ldd	r24, Y+43	; 0x2b
    3aac:	9c a5       	ldd	r25, Y+44	; 0x2c
    3aae:	01 97       	sbiw	r24, 0x01	; 1
    3ab0:	f1 f7       	brne	.-4      	; 0x3aae <STEPPER_voidACW+0x174>
    3ab2:	9c a7       	std	Y+44, r25	; 0x2c
    3ab4:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(delay);
		//step 2
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    3ab6:	81 e0       	ldi	r24, 0x01	; 1
    3ab8:	60 e0       	ldi	r22, 0x00	; 0
    3aba:	41 e0       	ldi	r20, 0x01	; 1
    3abc:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    3ac0:	81 e0       	ldi	r24, 0x01	; 1
    3ac2:	61 e0       	ldi	r22, 0x01	; 1
    3ac4:	41 e0       	ldi	r20, 0x01	; 1
    3ac6:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    3aca:	81 e0       	ldi	r24, 0x01	; 1
    3acc:	62 e0       	ldi	r22, 0x02	; 2
    3ace:	41 e0       	ldi	r20, 0x01	; 1
    3ad0:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,Low);
    3ad4:	81 e0       	ldi	r24, 0x01	; 1
    3ad6:	63 e0       	ldi	r22, 0x03	; 3
    3ad8:	40 e0       	ldi	r20, 0x00	; 0
    3ada:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3ade:	80 e0       	ldi	r24, 0x00	; 0
    3ae0:	90 e0       	ldi	r25, 0x00	; 0
    3ae2:	a0 e2       	ldi	r26, 0x20	; 32
    3ae4:	b1 e4       	ldi	r27, 0x41	; 65
    3ae6:	8f a3       	std	Y+39, r24	; 0x27
    3ae8:	98 a7       	std	Y+40, r25	; 0x28
    3aea:	a9 a7       	std	Y+41, r26	; 0x29
    3aec:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3aee:	6f a1       	ldd	r22, Y+39	; 0x27
    3af0:	78 a5       	ldd	r23, Y+40	; 0x28
    3af2:	89 a5       	ldd	r24, Y+41	; 0x29
    3af4:	9a a5       	ldd	r25, Y+42	; 0x2a
    3af6:	20 e0       	ldi	r18, 0x00	; 0
    3af8:	30 e0       	ldi	r19, 0x00	; 0
    3afa:	4a ef       	ldi	r20, 0xFA	; 250
    3afc:	54 e4       	ldi	r21, 0x44	; 68
    3afe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b02:	dc 01       	movw	r26, r24
    3b04:	cb 01       	movw	r24, r22
    3b06:	8b a3       	std	Y+35, r24	; 0x23
    3b08:	9c a3       	std	Y+36, r25	; 0x24
    3b0a:	ad a3       	std	Y+37, r26	; 0x25
    3b0c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3b0e:	6b a1       	ldd	r22, Y+35	; 0x23
    3b10:	7c a1       	ldd	r23, Y+36	; 0x24
    3b12:	8d a1       	ldd	r24, Y+37	; 0x25
    3b14:	9e a1       	ldd	r25, Y+38	; 0x26
    3b16:	20 e0       	ldi	r18, 0x00	; 0
    3b18:	30 e0       	ldi	r19, 0x00	; 0
    3b1a:	40 e8       	ldi	r20, 0x80	; 128
    3b1c:	5f e3       	ldi	r21, 0x3F	; 63
    3b1e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3b22:	88 23       	and	r24, r24
    3b24:	2c f4       	brge	.+10     	; 0x3b30 <STEPPER_voidACW+0x1f6>
		__ticks = 1;
    3b26:	81 e0       	ldi	r24, 0x01	; 1
    3b28:	90 e0       	ldi	r25, 0x00	; 0
    3b2a:	9a a3       	std	Y+34, r25	; 0x22
    3b2c:	89 a3       	std	Y+33, r24	; 0x21
    3b2e:	3f c0       	rjmp	.+126    	; 0x3bae <STEPPER_voidACW+0x274>
	else if (__tmp > 65535)
    3b30:	6b a1       	ldd	r22, Y+35	; 0x23
    3b32:	7c a1       	ldd	r23, Y+36	; 0x24
    3b34:	8d a1       	ldd	r24, Y+37	; 0x25
    3b36:	9e a1       	ldd	r25, Y+38	; 0x26
    3b38:	20 e0       	ldi	r18, 0x00	; 0
    3b3a:	3f ef       	ldi	r19, 0xFF	; 255
    3b3c:	4f e7       	ldi	r20, 0x7F	; 127
    3b3e:	57 e4       	ldi	r21, 0x47	; 71
    3b40:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3b44:	18 16       	cp	r1, r24
    3b46:	4c f5       	brge	.+82     	; 0x3b9a <STEPPER_voidACW+0x260>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b48:	6f a1       	ldd	r22, Y+39	; 0x27
    3b4a:	78 a5       	ldd	r23, Y+40	; 0x28
    3b4c:	89 a5       	ldd	r24, Y+41	; 0x29
    3b4e:	9a a5       	ldd	r25, Y+42	; 0x2a
    3b50:	20 e0       	ldi	r18, 0x00	; 0
    3b52:	30 e0       	ldi	r19, 0x00	; 0
    3b54:	40 e2       	ldi	r20, 0x20	; 32
    3b56:	51 e4       	ldi	r21, 0x41	; 65
    3b58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b5c:	dc 01       	movw	r26, r24
    3b5e:	cb 01       	movw	r24, r22
    3b60:	bc 01       	movw	r22, r24
    3b62:	cd 01       	movw	r24, r26
    3b64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b68:	dc 01       	movw	r26, r24
    3b6a:	cb 01       	movw	r24, r22
    3b6c:	9a a3       	std	Y+34, r25	; 0x22
    3b6e:	89 a3       	std	Y+33, r24	; 0x21
    3b70:	0f c0       	rjmp	.+30     	; 0x3b90 <STEPPER_voidACW+0x256>
    3b72:	88 ec       	ldi	r24, 0xC8	; 200
    3b74:	90 e0       	ldi	r25, 0x00	; 0
    3b76:	98 a3       	std	Y+32, r25	; 0x20
    3b78:	8f 8f       	std	Y+31, r24	; 0x1f
    3b7a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3b7c:	98 a1       	ldd	r25, Y+32	; 0x20
    3b7e:	01 97       	sbiw	r24, 0x01	; 1
    3b80:	f1 f7       	brne	.-4      	; 0x3b7e <STEPPER_voidACW+0x244>
    3b82:	98 a3       	std	Y+32, r25	; 0x20
    3b84:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b86:	89 a1       	ldd	r24, Y+33	; 0x21
    3b88:	9a a1       	ldd	r25, Y+34	; 0x22
    3b8a:	01 97       	sbiw	r24, 0x01	; 1
    3b8c:	9a a3       	std	Y+34, r25	; 0x22
    3b8e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b90:	89 a1       	ldd	r24, Y+33	; 0x21
    3b92:	9a a1       	ldd	r25, Y+34	; 0x22
    3b94:	00 97       	sbiw	r24, 0x00	; 0
    3b96:	69 f7       	brne	.-38     	; 0x3b72 <STEPPER_voidACW+0x238>
    3b98:	14 c0       	rjmp	.+40     	; 0x3bc2 <STEPPER_voidACW+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b9a:	6b a1       	ldd	r22, Y+35	; 0x23
    3b9c:	7c a1       	ldd	r23, Y+36	; 0x24
    3b9e:	8d a1       	ldd	r24, Y+37	; 0x25
    3ba0:	9e a1       	ldd	r25, Y+38	; 0x26
    3ba2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ba6:	dc 01       	movw	r26, r24
    3ba8:	cb 01       	movw	r24, r22
    3baa:	9a a3       	std	Y+34, r25	; 0x22
    3bac:	89 a3       	std	Y+33, r24	; 0x21
    3bae:	89 a1       	ldd	r24, Y+33	; 0x21
    3bb0:	9a a1       	ldd	r25, Y+34	; 0x22
    3bb2:	9e 8f       	std	Y+30, r25	; 0x1e
    3bb4:	8d 8f       	std	Y+29, r24	; 0x1d
    3bb6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3bb8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3bba:	01 97       	sbiw	r24, 0x01	; 1
    3bbc:	f1 f7       	brne	.-4      	; 0x3bba <STEPPER_voidACW+0x280>
    3bbe:	9e 8f       	std	Y+30, r25	; 0x1e
    3bc0:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(delay);
		//step 3
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    3bc2:	81 e0       	ldi	r24, 0x01	; 1
    3bc4:	60 e0       	ldi	r22, 0x00	; 0
    3bc6:	41 e0       	ldi	r20, 0x01	; 1
    3bc8:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,High);
    3bcc:	81 e0       	ldi	r24, 0x01	; 1
    3bce:	61 e0       	ldi	r22, 0x01	; 1
    3bd0:	41 e0       	ldi	r20, 0x01	; 1
    3bd2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,Low);
    3bd6:	81 e0       	ldi	r24, 0x01	; 1
    3bd8:	62 e0       	ldi	r22, 0x02	; 2
    3bda:	40 e0       	ldi	r20, 0x00	; 0
    3bdc:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    3be0:	81 e0       	ldi	r24, 0x01	; 1
    3be2:	63 e0       	ldi	r22, 0x03	; 3
    3be4:	41 e0       	ldi	r20, 0x01	; 1
    3be6:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3bea:	80 e0       	ldi	r24, 0x00	; 0
    3bec:	90 e0       	ldi	r25, 0x00	; 0
    3bee:	a0 e2       	ldi	r26, 0x20	; 32
    3bf0:	b1 e4       	ldi	r27, 0x41	; 65
    3bf2:	89 8f       	std	Y+25, r24	; 0x19
    3bf4:	9a 8f       	std	Y+26, r25	; 0x1a
    3bf6:	ab 8f       	std	Y+27, r26	; 0x1b
    3bf8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bfa:	69 8d       	ldd	r22, Y+25	; 0x19
    3bfc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3bfe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3c00:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3c02:	20 e0       	ldi	r18, 0x00	; 0
    3c04:	30 e0       	ldi	r19, 0x00	; 0
    3c06:	4a ef       	ldi	r20, 0xFA	; 250
    3c08:	54 e4       	ldi	r21, 0x44	; 68
    3c0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c0e:	dc 01       	movw	r26, r24
    3c10:	cb 01       	movw	r24, r22
    3c12:	8d 8b       	std	Y+21, r24	; 0x15
    3c14:	9e 8b       	std	Y+22, r25	; 0x16
    3c16:	af 8b       	std	Y+23, r26	; 0x17
    3c18:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3c1a:	6d 89       	ldd	r22, Y+21	; 0x15
    3c1c:	7e 89       	ldd	r23, Y+22	; 0x16
    3c1e:	8f 89       	ldd	r24, Y+23	; 0x17
    3c20:	98 8d       	ldd	r25, Y+24	; 0x18
    3c22:	20 e0       	ldi	r18, 0x00	; 0
    3c24:	30 e0       	ldi	r19, 0x00	; 0
    3c26:	40 e8       	ldi	r20, 0x80	; 128
    3c28:	5f e3       	ldi	r21, 0x3F	; 63
    3c2a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c2e:	88 23       	and	r24, r24
    3c30:	2c f4       	brge	.+10     	; 0x3c3c <STEPPER_voidACW+0x302>
		__ticks = 1;
    3c32:	81 e0       	ldi	r24, 0x01	; 1
    3c34:	90 e0       	ldi	r25, 0x00	; 0
    3c36:	9c 8b       	std	Y+20, r25	; 0x14
    3c38:	8b 8b       	std	Y+19, r24	; 0x13
    3c3a:	3f c0       	rjmp	.+126    	; 0x3cba <STEPPER_voidACW+0x380>
	else if (__tmp > 65535)
    3c3c:	6d 89       	ldd	r22, Y+21	; 0x15
    3c3e:	7e 89       	ldd	r23, Y+22	; 0x16
    3c40:	8f 89       	ldd	r24, Y+23	; 0x17
    3c42:	98 8d       	ldd	r25, Y+24	; 0x18
    3c44:	20 e0       	ldi	r18, 0x00	; 0
    3c46:	3f ef       	ldi	r19, 0xFF	; 255
    3c48:	4f e7       	ldi	r20, 0x7F	; 127
    3c4a:	57 e4       	ldi	r21, 0x47	; 71
    3c4c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c50:	18 16       	cp	r1, r24
    3c52:	4c f5       	brge	.+82     	; 0x3ca6 <STEPPER_voidACW+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c54:	69 8d       	ldd	r22, Y+25	; 0x19
    3c56:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3c58:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3c5a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3c5c:	20 e0       	ldi	r18, 0x00	; 0
    3c5e:	30 e0       	ldi	r19, 0x00	; 0
    3c60:	40 e2       	ldi	r20, 0x20	; 32
    3c62:	51 e4       	ldi	r21, 0x41	; 65
    3c64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c68:	dc 01       	movw	r26, r24
    3c6a:	cb 01       	movw	r24, r22
    3c6c:	bc 01       	movw	r22, r24
    3c6e:	cd 01       	movw	r24, r26
    3c70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c74:	dc 01       	movw	r26, r24
    3c76:	cb 01       	movw	r24, r22
    3c78:	9c 8b       	std	Y+20, r25	; 0x14
    3c7a:	8b 8b       	std	Y+19, r24	; 0x13
    3c7c:	0f c0       	rjmp	.+30     	; 0x3c9c <STEPPER_voidACW+0x362>
    3c7e:	88 ec       	ldi	r24, 0xC8	; 200
    3c80:	90 e0       	ldi	r25, 0x00	; 0
    3c82:	9a 8b       	std	Y+18, r25	; 0x12
    3c84:	89 8b       	std	Y+17, r24	; 0x11
    3c86:	89 89       	ldd	r24, Y+17	; 0x11
    3c88:	9a 89       	ldd	r25, Y+18	; 0x12
    3c8a:	01 97       	sbiw	r24, 0x01	; 1
    3c8c:	f1 f7       	brne	.-4      	; 0x3c8a <STEPPER_voidACW+0x350>
    3c8e:	9a 8b       	std	Y+18, r25	; 0x12
    3c90:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c92:	8b 89       	ldd	r24, Y+19	; 0x13
    3c94:	9c 89       	ldd	r25, Y+20	; 0x14
    3c96:	01 97       	sbiw	r24, 0x01	; 1
    3c98:	9c 8b       	std	Y+20, r25	; 0x14
    3c9a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c9c:	8b 89       	ldd	r24, Y+19	; 0x13
    3c9e:	9c 89       	ldd	r25, Y+20	; 0x14
    3ca0:	00 97       	sbiw	r24, 0x00	; 0
    3ca2:	69 f7       	brne	.-38     	; 0x3c7e <STEPPER_voidACW+0x344>
    3ca4:	14 c0       	rjmp	.+40     	; 0x3cce <STEPPER_voidACW+0x394>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ca6:	6d 89       	ldd	r22, Y+21	; 0x15
    3ca8:	7e 89       	ldd	r23, Y+22	; 0x16
    3caa:	8f 89       	ldd	r24, Y+23	; 0x17
    3cac:	98 8d       	ldd	r25, Y+24	; 0x18
    3cae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cb2:	dc 01       	movw	r26, r24
    3cb4:	cb 01       	movw	r24, r22
    3cb6:	9c 8b       	std	Y+20, r25	; 0x14
    3cb8:	8b 8b       	std	Y+19, r24	; 0x13
    3cba:	8b 89       	ldd	r24, Y+19	; 0x13
    3cbc:	9c 89       	ldd	r25, Y+20	; 0x14
    3cbe:	98 8b       	std	Y+16, r25	; 0x10
    3cc0:	8f 87       	std	Y+15, r24	; 0x0f
    3cc2:	8f 85       	ldd	r24, Y+15	; 0x0f
    3cc4:	98 89       	ldd	r25, Y+16	; 0x10
    3cc6:	01 97       	sbiw	r24, 0x01	; 1
    3cc8:	f1 f7       	brne	.-4      	; 0x3cc6 <STEPPER_voidACW+0x38c>
    3cca:	98 8b       	std	Y+16, r25	; 0x10
    3ccc:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(delay);
		//step 4
		DIO_voidSetPinValue(StepperGroup,StepperB1,High);
    3cce:	81 e0       	ldi	r24, 0x01	; 1
    3cd0:	60 e0       	ldi	r22, 0x00	; 0
    3cd2:	41 e0       	ldi	r20, 0x01	; 1
    3cd4:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB2,Low);
    3cd8:	81 e0       	ldi	r24, 0x01	; 1
    3cda:	61 e0       	ldi	r22, 0x01	; 1
    3cdc:	40 e0       	ldi	r20, 0x00	; 0
    3cde:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
    3ce2:	81 e0       	ldi	r24, 0x01	; 1
    3ce4:	62 e0       	ldi	r22, 0x02	; 2
    3ce6:	41 e0       	ldi	r20, 0x01	; 1
    3ce8:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
    3cec:	81 e0       	ldi	r24, 0x01	; 1
    3cee:	63 e0       	ldi	r22, 0x03	; 3
    3cf0:	41 e0       	ldi	r20, 0x01	; 1
    3cf2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    3cf6:	80 e0       	ldi	r24, 0x00	; 0
    3cf8:	90 e0       	ldi	r25, 0x00	; 0
    3cfa:	a0 e2       	ldi	r26, 0x20	; 32
    3cfc:	b1 e4       	ldi	r27, 0x41	; 65
    3cfe:	8b 87       	std	Y+11, r24	; 0x0b
    3d00:	9c 87       	std	Y+12, r25	; 0x0c
    3d02:	ad 87       	std	Y+13, r26	; 0x0d
    3d04:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d06:	6b 85       	ldd	r22, Y+11	; 0x0b
    3d08:	7c 85       	ldd	r23, Y+12	; 0x0c
    3d0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d0e:	20 e0       	ldi	r18, 0x00	; 0
    3d10:	30 e0       	ldi	r19, 0x00	; 0
    3d12:	4a ef       	ldi	r20, 0xFA	; 250
    3d14:	54 e4       	ldi	r21, 0x44	; 68
    3d16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d1a:	dc 01       	movw	r26, r24
    3d1c:	cb 01       	movw	r24, r22
    3d1e:	8f 83       	std	Y+7, r24	; 0x07
    3d20:	98 87       	std	Y+8, r25	; 0x08
    3d22:	a9 87       	std	Y+9, r26	; 0x09
    3d24:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3d26:	6f 81       	ldd	r22, Y+7	; 0x07
    3d28:	78 85       	ldd	r23, Y+8	; 0x08
    3d2a:	89 85       	ldd	r24, Y+9	; 0x09
    3d2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d2e:	20 e0       	ldi	r18, 0x00	; 0
    3d30:	30 e0       	ldi	r19, 0x00	; 0
    3d32:	40 e8       	ldi	r20, 0x80	; 128
    3d34:	5f e3       	ldi	r21, 0x3F	; 63
    3d36:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d3a:	88 23       	and	r24, r24
    3d3c:	2c f4       	brge	.+10     	; 0x3d48 <STEPPER_voidACW+0x40e>
		__ticks = 1;
    3d3e:	81 e0       	ldi	r24, 0x01	; 1
    3d40:	90 e0       	ldi	r25, 0x00	; 0
    3d42:	9e 83       	std	Y+6, r25	; 0x06
    3d44:	8d 83       	std	Y+5, r24	; 0x05
    3d46:	3f c0       	rjmp	.+126    	; 0x3dc6 <STEPPER_voidACW+0x48c>
	else if (__tmp > 65535)
    3d48:	6f 81       	ldd	r22, Y+7	; 0x07
    3d4a:	78 85       	ldd	r23, Y+8	; 0x08
    3d4c:	89 85       	ldd	r24, Y+9	; 0x09
    3d4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d50:	20 e0       	ldi	r18, 0x00	; 0
    3d52:	3f ef       	ldi	r19, 0xFF	; 255
    3d54:	4f e7       	ldi	r20, 0x7F	; 127
    3d56:	57 e4       	ldi	r21, 0x47	; 71
    3d58:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3d5c:	18 16       	cp	r1, r24
    3d5e:	4c f5       	brge	.+82     	; 0x3db2 <STEPPER_voidACW+0x478>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d60:	6b 85       	ldd	r22, Y+11	; 0x0b
    3d62:	7c 85       	ldd	r23, Y+12	; 0x0c
    3d64:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d66:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d68:	20 e0       	ldi	r18, 0x00	; 0
    3d6a:	30 e0       	ldi	r19, 0x00	; 0
    3d6c:	40 e2       	ldi	r20, 0x20	; 32
    3d6e:	51 e4       	ldi	r21, 0x41	; 65
    3d70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d74:	dc 01       	movw	r26, r24
    3d76:	cb 01       	movw	r24, r22
    3d78:	bc 01       	movw	r22, r24
    3d7a:	cd 01       	movw	r24, r26
    3d7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d80:	dc 01       	movw	r26, r24
    3d82:	cb 01       	movw	r24, r22
    3d84:	9e 83       	std	Y+6, r25	; 0x06
    3d86:	8d 83       	std	Y+5, r24	; 0x05
    3d88:	0f c0       	rjmp	.+30     	; 0x3da8 <STEPPER_voidACW+0x46e>
    3d8a:	88 ec       	ldi	r24, 0xC8	; 200
    3d8c:	90 e0       	ldi	r25, 0x00	; 0
    3d8e:	9c 83       	std	Y+4, r25	; 0x04
    3d90:	8b 83       	std	Y+3, r24	; 0x03
    3d92:	8b 81       	ldd	r24, Y+3	; 0x03
    3d94:	9c 81       	ldd	r25, Y+4	; 0x04
    3d96:	01 97       	sbiw	r24, 0x01	; 1
    3d98:	f1 f7       	brne	.-4      	; 0x3d96 <STEPPER_voidACW+0x45c>
    3d9a:	9c 83       	std	Y+4, r25	; 0x04
    3d9c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d9e:	8d 81       	ldd	r24, Y+5	; 0x05
    3da0:	9e 81       	ldd	r25, Y+6	; 0x06
    3da2:	01 97       	sbiw	r24, 0x01	; 1
    3da4:	9e 83       	std	Y+6, r25	; 0x06
    3da6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3da8:	8d 81       	ldd	r24, Y+5	; 0x05
    3daa:	9e 81       	ldd	r25, Y+6	; 0x06
    3dac:	00 97       	sbiw	r24, 0x00	; 0
    3dae:	69 f7       	brne	.-38     	; 0x3d8a <STEPPER_voidACW+0x450>
    3db0:	14 c0       	rjmp	.+40     	; 0x3dda <STEPPER_voidACW+0x4a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3db2:	6f 81       	ldd	r22, Y+7	; 0x07
    3db4:	78 85       	ldd	r23, Y+8	; 0x08
    3db6:	89 85       	ldd	r24, Y+9	; 0x09
    3db8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3dbe:	dc 01       	movw	r26, r24
    3dc0:	cb 01       	movw	r24, r22
    3dc2:	9e 83       	std	Y+6, r25	; 0x06
    3dc4:	8d 83       	std	Y+5, r24	; 0x05
    3dc6:	8d 81       	ldd	r24, Y+5	; 0x05
    3dc8:	9e 81       	ldd	r25, Y+6	; 0x06
    3dca:	9a 83       	std	Y+2, r25	; 0x02
    3dcc:	89 83       	std	Y+1, r24	; 0x01
    3dce:	89 81       	ldd	r24, Y+1	; 0x01
    3dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    3dd2:	01 97       	sbiw	r24, 0x01	; 1
    3dd4:	f1 f7       	brne	.-4      	; 0x3dd2 <STEPPER_voidACW+0x498>
    3dd6:	9a 83       	std	Y+2, r25	; 0x02
    3dd8:	89 83       	std	Y+1, r24	; 0x01
void STEPPER_voidACW(u16 angle)
{

	u16 NOIterations =(angle/FullStepAngle)/FUllIteration;
	u16 counter1=0;
	for (counter1=0;counter1<NOIterations;counter1++)
    3dda:	89 ad       	ldd	r24, Y+57	; 0x39
    3ddc:	9a ad       	ldd	r25, Y+58	; 0x3a
    3dde:	01 96       	adiw	r24, 0x01	; 1
    3de0:	9a af       	std	Y+58, r25	; 0x3a
    3de2:	89 af       	std	Y+57, r24	; 0x39
    3de4:	29 ad       	ldd	r18, Y+57	; 0x39
    3de6:	3a ad       	ldd	r19, Y+58	; 0x3a
    3de8:	8b ad       	ldd	r24, Y+59	; 0x3b
    3dea:	9c ad       	ldd	r25, Y+60	; 0x3c
    3dec:	28 17       	cp	r18, r24
    3dee:	39 07       	cpc	r19, r25
    3df0:	08 f4       	brcc	.+2      	; 0x3df4 <STEPPER_voidACW+0x4ba>
    3df2:	db cd       	rjmp	.-1098   	; 0x39aa <STEPPER_voidACW+0x70>
		DIO_voidSetPinValue(StepperGroup,StepperB3,High);
		DIO_voidSetPinValue(StepperGroup,StepperB4,High);
		_delay_ms(delay);
	}

}
    3df4:	ee 96       	adiw	r28, 0x3e	; 62
    3df6:	0f b6       	in	r0, 0x3f	; 63
    3df8:	f8 94       	cli
    3dfa:	de bf       	out	0x3e, r29	; 62
    3dfc:	0f be       	out	0x3f, r0	; 63
    3dfe:	cd bf       	out	0x3d, r28	; 61
    3e00:	cf 91       	pop	r28
    3e02:	df 91       	pop	r29
    3e04:	08 95       	ret

00003e06 <SEVSEG_voidInit>:
 *      Author: salma
 */
#include "SevenSeg_Interface.h"
u8 SevSegValue[10]=SEVSEGVALUE;
void SEVSEG_voidInit()
{
    3e06:	df 93       	push	r29
    3e08:	cf 93       	push	r28
    3e0a:	cd b7       	in	r28, 0x3d	; 61
    3e0c:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortDir(SevSeg1,0xff);
    3e0e:	81 e0       	ldi	r24, 0x01	; 1
    3e10:	6f ef       	ldi	r22, 0xFF	; 255
    3e12:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <DIO_voidSetPortDir>
	DIO_voidSetPortDir(SevSeg2,0xff);
    3e16:	82 e0       	ldi	r24, 0x02	; 2
    3e18:	6f ef       	ldi	r22, 0xFF	; 255
    3e1a:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <DIO_voidSetPortDir>
	DIO_voidSetPortValue(SevSeg1,OFF);
    3e1e:	81 e0       	ldi	r24, 0x01	; 1
    3e20:	6f ef       	ldi	r22, 0xFF	; 255
    3e22:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	DIO_voidSetPortValue(SevSeg2,OFF);
    3e26:	82 e0       	ldi	r24, 0x02	; 2
    3e28:	6f ef       	ldi	r22, 0xFF	; 255
    3e2a:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
}
    3e2e:	cf 91       	pop	r28
    3e30:	df 91       	pop	r29
    3e32:	08 95       	ret

00003e34 <SEVSEG_voidSetNum>:

void SEVSEG_voidSetNum(u8 num)
{
    3e34:	df 93       	push	r29
    3e36:	cf 93       	push	r28
    3e38:	00 d0       	rcall	.+0      	; 0x3e3a <SEVSEG_voidSetNum+0x6>
    3e3a:	cd b7       	in	r28, 0x3d	; 61
    3e3c:	de b7       	in	r29, 0x3e	; 62
    3e3e:	8a 83       	std	Y+2, r24	; 0x02

	if (num<10)
    3e40:	8a 81       	ldd	r24, Y+2	; 0x02
    3e42:	8a 30       	cpi	r24, 0x0A	; 10
    3e44:	80 f4       	brcc	.+32     	; 0x3e66 <SEVSEG_voidSetNum+0x32>
	{
		DIO_voidSetPortValue(SevSeg1,SevSegValue[num]);
    3e46:	8a 81       	ldd	r24, Y+2	; 0x02
    3e48:	88 2f       	mov	r24, r24
    3e4a:	90 e0       	ldi	r25, 0x00	; 0
    3e4c:	fc 01       	movw	r30, r24
    3e4e:	e8 59       	subi	r30, 0x98	; 152
    3e50:	fe 4f       	sbci	r31, 0xFE	; 254
    3e52:	90 81       	ld	r25, Z
    3e54:	81 e0       	ldi	r24, 0x01	; 1
    3e56:	69 2f       	mov	r22, r25
    3e58:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
		DIO_voidSetPortValue(SevSeg2,OFF);
    3e5c:	82 e0       	ldi	r24, 0x02	; 2
    3e5e:	6f ef       	ldi	r22, 0xFF	; 255
    3e60:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
    3e64:	31 c0       	rjmp	.+98     	; 0x3ec8 <SEVSEG_voidSetNum+0x94>
	}
	else if (num==10)
    3e66:	8a 81       	ldd	r24, Y+2	; 0x02
    3e68:	8a 30       	cpi	r24, 0x0A	; 10
    3e6a:	69 f4       	brne	.+26     	; 0x3e86 <SEVSEG_voidSetNum+0x52>
	{
		DIO_voidSetPortValue(SevSeg1,SevSegValue[0]);
    3e6c:	90 91 68 01 	lds	r25, 0x0168
    3e70:	81 e0       	ldi	r24, 0x01	; 1
    3e72:	69 2f       	mov	r22, r25
    3e74:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
		DIO_voidSetPortValue(SevSeg2,SevSegValue[1]);
    3e78:	90 91 69 01 	lds	r25, 0x0169
    3e7c:	82 e0       	ldi	r24, 0x02	; 2
    3e7e:	69 2f       	mov	r22, r25
    3e80:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
    3e84:	21 c0       	rjmp	.+66     	; 0x3ec8 <SEVSEG_voidSetNum+0x94>
	}
	else
	{
		u8 counter = 0  ;
    3e86:	19 82       	std	Y+1, r1	; 0x01
    3e88:	06 c0       	rjmp	.+12     	; 0x3e96 <SEVSEG_voidSetNum+0x62>
		while(num>=10)
		{
			counter++;
    3e8a:	89 81       	ldd	r24, Y+1	; 0x01
    3e8c:	8f 5f       	subi	r24, 0xFF	; 255
    3e8e:	89 83       	std	Y+1, r24	; 0x01
			num-=10;
    3e90:	8a 81       	ldd	r24, Y+2	; 0x02
    3e92:	8a 50       	subi	r24, 0x0A	; 10
    3e94:	8a 83       	std	Y+2, r24	; 0x02
		DIO_voidSetPortValue(SevSeg2,SevSegValue[1]);
	}
	else
	{
		u8 counter = 0  ;
		while(num>=10)
    3e96:	8a 81       	ldd	r24, Y+2	; 0x02
    3e98:	8a 30       	cpi	r24, 0x0A	; 10
    3e9a:	b8 f7       	brcc	.-18     	; 0x3e8a <SEVSEG_voidSetNum+0x56>
		{
			counter++;
			num-=10;
		}
		DIO_voidSetPortValue(SevSeg1,SevSegValue[num]);
    3e9c:	8a 81       	ldd	r24, Y+2	; 0x02
    3e9e:	88 2f       	mov	r24, r24
    3ea0:	90 e0       	ldi	r25, 0x00	; 0
    3ea2:	fc 01       	movw	r30, r24
    3ea4:	e8 59       	subi	r30, 0x98	; 152
    3ea6:	fe 4f       	sbci	r31, 0xFE	; 254
    3ea8:	90 81       	ld	r25, Z
    3eaa:	81 e0       	ldi	r24, 0x01	; 1
    3eac:	69 2f       	mov	r22, r25
    3eae:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
		DIO_voidSetPortValue(SevSeg2,SevSegValue[counter]);
    3eb2:	89 81       	ldd	r24, Y+1	; 0x01
    3eb4:	88 2f       	mov	r24, r24
    3eb6:	90 e0       	ldi	r25, 0x00	; 0
    3eb8:	fc 01       	movw	r30, r24
    3eba:	e8 59       	subi	r30, 0x98	; 152
    3ebc:	fe 4f       	sbci	r31, 0xFE	; 254
    3ebe:	90 81       	ld	r25, Z
    3ec0:	82 e0       	ldi	r24, 0x02	; 2
    3ec2:	69 2f       	mov	r22, r25
    3ec4:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	}
}
    3ec8:	0f 90       	pop	r0
    3eca:	0f 90       	pop	r0
    3ecc:	cf 91       	pop	r28
    3ece:	df 91       	pop	r29
    3ed0:	08 95       	ret

00003ed2 <SEVSEG_voidOff>:
void SEVSEG_voidOff ()
{
    3ed2:	df 93       	push	r29
    3ed4:	cf 93       	push	r28
    3ed6:	cd b7       	in	r28, 0x3d	; 61
    3ed8:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortValue(SevSeg1,OFF);
    3eda:	81 e0       	ldi	r24, 0x01	; 1
    3edc:	6f ef       	ldi	r22, 0xFF	; 255
    3ede:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	DIO_voidSetPortValue(SevSeg2,OFF);
    3ee2:	82 e0       	ldi	r24, 0x02	; 2
    3ee4:	6f ef       	ldi	r22, 0xFF	; 255
    3ee6:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	}
    3eea:	cf 91       	pop	r28
    3eec:	df 91       	pop	r29
    3eee:	08 95       	ret

00003ef0 <ServoMotor_voidInit>:
 *      Author: salma
 */
#include "ServoMotor_Interface.h"
#include <util/delay.h>
void ServoMotor_voidInit()
{
    3ef0:	df 93       	push	r29
    3ef2:	cf 93       	push	r28
    3ef4:	cd b7       	in	r28, 0x3d	; 61
    3ef6:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(DIO_GroupD,DIO_Pin5,output);
    3ef8:	84 e0       	ldi	r24, 0x04	; 4
    3efa:	65 e0       	ldi	r22, 0x05	; 5
    3efc:	41 e0       	ldi	r20, 0x01	; 1
    3efe:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	T1_voidFastPWMServoInit();
    3f02:	0e 94 25 0c 	call	0x184a	; 0x184a <T1_voidFastPWMServoInit>
}
    3f06:	cf 91       	pop	r28
    3f08:	df 91       	pop	r29
    3f0a:	08 95       	ret

00003f0c <ServoMotor_voidSetAngle>:
void ServoMotor_voidSetAngle(u8 angle)
{
    3f0c:	df 93       	push	r29
    3f0e:	cf 93       	push	r28
    3f10:	00 d0       	rcall	.+0      	; 0x3f12 <ServoMotor_voidSetAngle+0x6>
    3f12:	0f 92       	push	r0
    3f14:	cd b7       	in	r28, 0x3d	; 61
    3f16:	de b7       	in	r29, 0x3e	; 62
    3f18:	8b 83       	std	Y+3, r24	; 0x03
	u16 position;
	position = 1000 + ((f32)((f32)angle/MaxAngle))*1000;
    3f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f1c:	88 2f       	mov	r24, r24
    3f1e:	90 e0       	ldi	r25, 0x00	; 0
    3f20:	a0 e0       	ldi	r26, 0x00	; 0
    3f22:	b0 e0       	ldi	r27, 0x00	; 0
    3f24:	bc 01       	movw	r22, r24
    3f26:	cd 01       	movw	r24, r26
    3f28:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3f2c:	dc 01       	movw	r26, r24
    3f2e:	cb 01       	movw	r24, r22
    3f30:	bc 01       	movw	r22, r24
    3f32:	cd 01       	movw	r24, r26
    3f34:	20 e0       	ldi	r18, 0x00	; 0
    3f36:	30 e0       	ldi	r19, 0x00	; 0
    3f38:	44 e3       	ldi	r20, 0x34	; 52
    3f3a:	53 e4       	ldi	r21, 0x43	; 67
    3f3c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3f40:	dc 01       	movw	r26, r24
    3f42:	cb 01       	movw	r24, r22
    3f44:	bc 01       	movw	r22, r24
    3f46:	cd 01       	movw	r24, r26
    3f48:	20 e0       	ldi	r18, 0x00	; 0
    3f4a:	30 e0       	ldi	r19, 0x00	; 0
    3f4c:	4a e7       	ldi	r20, 0x7A	; 122
    3f4e:	54 e4       	ldi	r21, 0x44	; 68
    3f50:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f54:	dc 01       	movw	r26, r24
    3f56:	cb 01       	movw	r24, r22
    3f58:	bc 01       	movw	r22, r24
    3f5a:	cd 01       	movw	r24, r26
    3f5c:	20 e0       	ldi	r18, 0x00	; 0
    3f5e:	30 e0       	ldi	r19, 0x00	; 0
    3f60:	4a e7       	ldi	r20, 0x7A	; 122
    3f62:	54 e4       	ldi	r21, 0x44	; 68
    3f64:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3f68:	dc 01       	movw	r26, r24
    3f6a:	cb 01       	movw	r24, r22
    3f6c:	bc 01       	movw	r22, r24
    3f6e:	cd 01       	movw	r24, r26
    3f70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f74:	dc 01       	movw	r26, r24
    3f76:	cb 01       	movw	r24, r22
    3f78:	9a 83       	std	Y+2, r25	; 0x02
    3f7a:	89 83       	std	Y+1, r24	; 0x01
	T1_voidFastPWMServoSetAngle(position);
    3f7c:	89 81       	ldd	r24, Y+1	; 0x01
    3f7e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f80:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <T1_voidFastPWMServoSetAngle>
}
    3f84:	0f 90       	pop	r0
    3f86:	0f 90       	pop	r0
    3f88:	0f 90       	pop	r0
    3f8a:	cf 91       	pop	r28
    3f8c:	df 91       	pop	r29
    3f8e:	08 95       	ret

00003f90 <ServoMotor_voidClockWiseSlow>:

void ServoMotor_voidClockWiseSlow(u8 StartAngle,u8 StopAngle)
{
    3f90:	df 93       	push	r29
    3f92:	cf 93       	push	r28
    3f94:	cd b7       	in	r28, 0x3d	; 61
    3f96:	de b7       	in	r29, 0x3e	; 62
    3f98:	66 97       	sbiw	r28, 0x16	; 22
    3f9a:	0f b6       	in	r0, 0x3f	; 63
    3f9c:	f8 94       	cli
    3f9e:	de bf       	out	0x3e, r29	; 62
    3fa0:	0f be       	out	0x3f, r0	; 63
    3fa2:	cd bf       	out	0x3d, r28	; 61
    3fa4:	8d 8b       	std	Y+21, r24	; 0x15
    3fa6:	6e 8b       	std	Y+22, r22	; 0x16
	u16 StartAnglePosition;
	u16 StopAnglePosition;

	StartAnglePosition=1000 + ((f32)((f32)StartAngle/MaxAngle))*1000;
    3fa8:	8d 89       	ldd	r24, Y+21	; 0x15
    3faa:	88 2f       	mov	r24, r24
    3fac:	90 e0       	ldi	r25, 0x00	; 0
    3fae:	a0 e0       	ldi	r26, 0x00	; 0
    3fb0:	b0 e0       	ldi	r27, 0x00	; 0
    3fb2:	bc 01       	movw	r22, r24
    3fb4:	cd 01       	movw	r24, r26
    3fb6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3fba:	dc 01       	movw	r26, r24
    3fbc:	cb 01       	movw	r24, r22
    3fbe:	bc 01       	movw	r22, r24
    3fc0:	cd 01       	movw	r24, r26
    3fc2:	20 e0       	ldi	r18, 0x00	; 0
    3fc4:	30 e0       	ldi	r19, 0x00	; 0
    3fc6:	44 e3       	ldi	r20, 0x34	; 52
    3fc8:	53 e4       	ldi	r21, 0x43	; 67
    3fca:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3fce:	dc 01       	movw	r26, r24
    3fd0:	cb 01       	movw	r24, r22
    3fd2:	bc 01       	movw	r22, r24
    3fd4:	cd 01       	movw	r24, r26
    3fd6:	20 e0       	ldi	r18, 0x00	; 0
    3fd8:	30 e0       	ldi	r19, 0x00	; 0
    3fda:	4a e7       	ldi	r20, 0x7A	; 122
    3fdc:	54 e4       	ldi	r21, 0x44	; 68
    3fde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fe2:	dc 01       	movw	r26, r24
    3fe4:	cb 01       	movw	r24, r22
    3fe6:	bc 01       	movw	r22, r24
    3fe8:	cd 01       	movw	r24, r26
    3fea:	20 e0       	ldi	r18, 0x00	; 0
    3fec:	30 e0       	ldi	r19, 0x00	; 0
    3fee:	4a e7       	ldi	r20, 0x7A	; 122
    3ff0:	54 e4       	ldi	r21, 0x44	; 68
    3ff2:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3ff6:	dc 01       	movw	r26, r24
    3ff8:	cb 01       	movw	r24, r22
    3ffa:	bc 01       	movw	r22, r24
    3ffc:	cd 01       	movw	r24, r26
    3ffe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4002:	dc 01       	movw	r26, r24
    4004:	cb 01       	movw	r24, r22
    4006:	9c 8b       	std	Y+20, r25	; 0x14
    4008:	8b 8b       	std	Y+19, r24	; 0x13
	StopAnglePosition=1000 + ((f32)((f32)StopAngle/MaxAngle))*1000;
    400a:	8e 89       	ldd	r24, Y+22	; 0x16
    400c:	88 2f       	mov	r24, r24
    400e:	90 e0       	ldi	r25, 0x00	; 0
    4010:	a0 e0       	ldi	r26, 0x00	; 0
    4012:	b0 e0       	ldi	r27, 0x00	; 0
    4014:	bc 01       	movw	r22, r24
    4016:	cd 01       	movw	r24, r26
    4018:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    401c:	dc 01       	movw	r26, r24
    401e:	cb 01       	movw	r24, r22
    4020:	bc 01       	movw	r22, r24
    4022:	cd 01       	movw	r24, r26
    4024:	20 e0       	ldi	r18, 0x00	; 0
    4026:	30 e0       	ldi	r19, 0x00	; 0
    4028:	44 e3       	ldi	r20, 0x34	; 52
    402a:	53 e4       	ldi	r21, 0x43	; 67
    402c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4030:	dc 01       	movw	r26, r24
    4032:	cb 01       	movw	r24, r22
    4034:	bc 01       	movw	r22, r24
    4036:	cd 01       	movw	r24, r26
    4038:	20 e0       	ldi	r18, 0x00	; 0
    403a:	30 e0       	ldi	r19, 0x00	; 0
    403c:	4a e7       	ldi	r20, 0x7A	; 122
    403e:	54 e4       	ldi	r21, 0x44	; 68
    4040:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4044:	dc 01       	movw	r26, r24
    4046:	cb 01       	movw	r24, r22
    4048:	bc 01       	movw	r22, r24
    404a:	cd 01       	movw	r24, r26
    404c:	20 e0       	ldi	r18, 0x00	; 0
    404e:	30 e0       	ldi	r19, 0x00	; 0
    4050:	4a e7       	ldi	r20, 0x7A	; 122
    4052:	54 e4       	ldi	r21, 0x44	; 68
    4054:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    4058:	dc 01       	movw	r26, r24
    405a:	cb 01       	movw	r24, r22
    405c:	bc 01       	movw	r22, r24
    405e:	cd 01       	movw	r24, r26
    4060:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4064:	dc 01       	movw	r26, r24
    4066:	cb 01       	movw	r24, r22
    4068:	9a 8b       	std	Y+18, r25	; 0x12
    406a:	89 8b       	std	Y+17, r24	; 0x11
	for (u16 i =StartAnglePosition ; i<=StopAnglePosition;i+=5){
    406c:	8b 89       	ldd	r24, Y+19	; 0x13
    406e:	9c 89       	ldd	r25, Y+20	; 0x14
    4070:	98 8b       	std	Y+16, r25	; 0x10
    4072:	8f 87       	std	Y+15, r24	; 0x0f
    4074:	7b c0       	rjmp	.+246    	; 0x416c <ServoMotor_voidClockWiseSlow+0x1dc>
		T1_voidFastPWMServoSetAngle(i);
    4076:	8f 85       	ldd	r24, Y+15	; 0x0f
    4078:	98 89       	ldd	r25, Y+16	; 0x10
    407a:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <T1_voidFastPWMServoSetAngle>
    407e:	80 e0       	ldi	r24, 0x00	; 0
    4080:	90 e0       	ldi	r25, 0x00	; 0
    4082:	a0 e2       	ldi	r26, 0x20	; 32
    4084:	b1 e4       	ldi	r27, 0x41	; 65
    4086:	8b 87       	std	Y+11, r24	; 0x0b
    4088:	9c 87       	std	Y+12, r25	; 0x0c
    408a:	ad 87       	std	Y+13, r26	; 0x0d
    408c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    408e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4090:	7c 85       	ldd	r23, Y+12	; 0x0c
    4092:	8d 85       	ldd	r24, Y+13	; 0x0d
    4094:	9e 85       	ldd	r25, Y+14	; 0x0e
    4096:	20 e0       	ldi	r18, 0x00	; 0
    4098:	30 e0       	ldi	r19, 0x00	; 0
    409a:	4a ef       	ldi	r20, 0xFA	; 250
    409c:	54 e4       	ldi	r21, 0x44	; 68
    409e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40a2:	dc 01       	movw	r26, r24
    40a4:	cb 01       	movw	r24, r22
    40a6:	8f 83       	std	Y+7, r24	; 0x07
    40a8:	98 87       	std	Y+8, r25	; 0x08
    40aa:	a9 87       	std	Y+9, r26	; 0x09
    40ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    40ae:	6f 81       	ldd	r22, Y+7	; 0x07
    40b0:	78 85       	ldd	r23, Y+8	; 0x08
    40b2:	89 85       	ldd	r24, Y+9	; 0x09
    40b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    40b6:	20 e0       	ldi	r18, 0x00	; 0
    40b8:	30 e0       	ldi	r19, 0x00	; 0
    40ba:	40 e8       	ldi	r20, 0x80	; 128
    40bc:	5f e3       	ldi	r21, 0x3F	; 63
    40be:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    40c2:	88 23       	and	r24, r24
    40c4:	2c f4       	brge	.+10     	; 0x40d0 <ServoMotor_voidClockWiseSlow+0x140>
		__ticks = 1;
    40c6:	81 e0       	ldi	r24, 0x01	; 1
    40c8:	90 e0       	ldi	r25, 0x00	; 0
    40ca:	9e 83       	std	Y+6, r25	; 0x06
    40cc:	8d 83       	std	Y+5, r24	; 0x05
    40ce:	3f c0       	rjmp	.+126    	; 0x414e <ServoMotor_voidClockWiseSlow+0x1be>
	else if (__tmp > 65535)
    40d0:	6f 81       	ldd	r22, Y+7	; 0x07
    40d2:	78 85       	ldd	r23, Y+8	; 0x08
    40d4:	89 85       	ldd	r24, Y+9	; 0x09
    40d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    40d8:	20 e0       	ldi	r18, 0x00	; 0
    40da:	3f ef       	ldi	r19, 0xFF	; 255
    40dc:	4f e7       	ldi	r20, 0x7F	; 127
    40de:	57 e4       	ldi	r21, 0x47	; 71
    40e0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    40e4:	18 16       	cp	r1, r24
    40e6:	4c f5       	brge	.+82     	; 0x413a <ServoMotor_voidClockWiseSlow+0x1aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    40e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    40ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    40ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    40ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    40f0:	20 e0       	ldi	r18, 0x00	; 0
    40f2:	30 e0       	ldi	r19, 0x00	; 0
    40f4:	40 e2       	ldi	r20, 0x20	; 32
    40f6:	51 e4       	ldi	r21, 0x41	; 65
    40f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40fc:	dc 01       	movw	r26, r24
    40fe:	cb 01       	movw	r24, r22
    4100:	bc 01       	movw	r22, r24
    4102:	cd 01       	movw	r24, r26
    4104:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4108:	dc 01       	movw	r26, r24
    410a:	cb 01       	movw	r24, r22
    410c:	9e 83       	std	Y+6, r25	; 0x06
    410e:	8d 83       	std	Y+5, r24	; 0x05
    4110:	0f c0       	rjmp	.+30     	; 0x4130 <ServoMotor_voidClockWiseSlow+0x1a0>
    4112:	88 ec       	ldi	r24, 0xC8	; 200
    4114:	90 e0       	ldi	r25, 0x00	; 0
    4116:	9c 83       	std	Y+4, r25	; 0x04
    4118:	8b 83       	std	Y+3, r24	; 0x03
    411a:	8b 81       	ldd	r24, Y+3	; 0x03
    411c:	9c 81       	ldd	r25, Y+4	; 0x04
    411e:	01 97       	sbiw	r24, 0x01	; 1
    4120:	f1 f7       	brne	.-4      	; 0x411e <ServoMotor_voidClockWiseSlow+0x18e>
    4122:	9c 83       	std	Y+4, r25	; 0x04
    4124:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4126:	8d 81       	ldd	r24, Y+5	; 0x05
    4128:	9e 81       	ldd	r25, Y+6	; 0x06
    412a:	01 97       	sbiw	r24, 0x01	; 1
    412c:	9e 83       	std	Y+6, r25	; 0x06
    412e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4130:	8d 81       	ldd	r24, Y+5	; 0x05
    4132:	9e 81       	ldd	r25, Y+6	; 0x06
    4134:	00 97       	sbiw	r24, 0x00	; 0
    4136:	69 f7       	brne	.-38     	; 0x4112 <ServoMotor_voidClockWiseSlow+0x182>
    4138:	14 c0       	rjmp	.+40     	; 0x4162 <ServoMotor_voidClockWiseSlow+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    413a:	6f 81       	ldd	r22, Y+7	; 0x07
    413c:	78 85       	ldd	r23, Y+8	; 0x08
    413e:	89 85       	ldd	r24, Y+9	; 0x09
    4140:	9a 85       	ldd	r25, Y+10	; 0x0a
    4142:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4146:	dc 01       	movw	r26, r24
    4148:	cb 01       	movw	r24, r22
    414a:	9e 83       	std	Y+6, r25	; 0x06
    414c:	8d 83       	std	Y+5, r24	; 0x05
    414e:	8d 81       	ldd	r24, Y+5	; 0x05
    4150:	9e 81       	ldd	r25, Y+6	; 0x06
    4152:	9a 83       	std	Y+2, r25	; 0x02
    4154:	89 83       	std	Y+1, r24	; 0x01
    4156:	89 81       	ldd	r24, Y+1	; 0x01
    4158:	9a 81       	ldd	r25, Y+2	; 0x02
    415a:	01 97       	sbiw	r24, 0x01	; 1
    415c:	f1 f7       	brne	.-4      	; 0x415a <ServoMotor_voidClockWiseSlow+0x1ca>
    415e:	9a 83       	std	Y+2, r25	; 0x02
    4160:	89 83       	std	Y+1, r24	; 0x01
	u16 StartAnglePosition;
	u16 StopAnglePosition;

	StartAnglePosition=1000 + ((f32)((f32)StartAngle/MaxAngle))*1000;
	StopAnglePosition=1000 + ((f32)((f32)StopAngle/MaxAngle))*1000;
	for (u16 i =StartAnglePosition ; i<=StopAnglePosition;i+=5){
    4162:	8f 85       	ldd	r24, Y+15	; 0x0f
    4164:	98 89       	ldd	r25, Y+16	; 0x10
    4166:	05 96       	adiw	r24, 0x05	; 5
    4168:	98 8b       	std	Y+16, r25	; 0x10
    416a:	8f 87       	std	Y+15, r24	; 0x0f
    416c:	2f 85       	ldd	r18, Y+15	; 0x0f
    416e:	38 89       	ldd	r19, Y+16	; 0x10
    4170:	89 89       	ldd	r24, Y+17	; 0x11
    4172:	9a 89       	ldd	r25, Y+18	; 0x12
    4174:	82 17       	cp	r24, r18
    4176:	93 07       	cpc	r25, r19
    4178:	08 f0       	brcs	.+2      	; 0x417c <ServoMotor_voidClockWiseSlow+0x1ec>
    417a:	7d cf       	rjmp	.-262    	; 0x4076 <ServoMotor_voidClockWiseSlow+0xe6>
		T1_voidFastPWMServoSetAngle(i);
		_delay_ms(10);
	}
}
    417c:	66 96       	adiw	r28, 0x16	; 22
    417e:	0f b6       	in	r0, 0x3f	; 63
    4180:	f8 94       	cli
    4182:	de bf       	out	0x3e, r29	; 62
    4184:	0f be       	out	0x3f, r0	; 63
    4186:	cd bf       	out	0x3d, r28	; 61
    4188:	cf 91       	pop	r28
    418a:	df 91       	pop	r29
    418c:	08 95       	ret

0000418e <ServoMotor_voidAntiClockWiseSlow>:


void ServoMotor_voidAntiClockWiseSlow(u8 StartAngle,u8 StopAngle)
{
    418e:	df 93       	push	r29
    4190:	cf 93       	push	r28
    4192:	cd b7       	in	r28, 0x3d	; 61
    4194:	de b7       	in	r29, 0x3e	; 62
    4196:	66 97       	sbiw	r28, 0x16	; 22
    4198:	0f b6       	in	r0, 0x3f	; 63
    419a:	f8 94       	cli
    419c:	de bf       	out	0x3e, r29	; 62
    419e:	0f be       	out	0x3f, r0	; 63
    41a0:	cd bf       	out	0x3d, r28	; 61
    41a2:	8d 8b       	std	Y+21, r24	; 0x15
    41a4:	6e 8b       	std	Y+22, r22	; 0x16
	u16 StartAnglePosition;
	u16 StopAnglePosition;
	StartAnglePosition=1000 + ((f32)((f32)StartAngle/MaxAngle))*1000;
    41a6:	8d 89       	ldd	r24, Y+21	; 0x15
    41a8:	88 2f       	mov	r24, r24
    41aa:	90 e0       	ldi	r25, 0x00	; 0
    41ac:	a0 e0       	ldi	r26, 0x00	; 0
    41ae:	b0 e0       	ldi	r27, 0x00	; 0
    41b0:	bc 01       	movw	r22, r24
    41b2:	cd 01       	movw	r24, r26
    41b4:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    41b8:	dc 01       	movw	r26, r24
    41ba:	cb 01       	movw	r24, r22
    41bc:	bc 01       	movw	r22, r24
    41be:	cd 01       	movw	r24, r26
    41c0:	20 e0       	ldi	r18, 0x00	; 0
    41c2:	30 e0       	ldi	r19, 0x00	; 0
    41c4:	44 e3       	ldi	r20, 0x34	; 52
    41c6:	53 e4       	ldi	r21, 0x43	; 67
    41c8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    41cc:	dc 01       	movw	r26, r24
    41ce:	cb 01       	movw	r24, r22
    41d0:	bc 01       	movw	r22, r24
    41d2:	cd 01       	movw	r24, r26
    41d4:	20 e0       	ldi	r18, 0x00	; 0
    41d6:	30 e0       	ldi	r19, 0x00	; 0
    41d8:	4a e7       	ldi	r20, 0x7A	; 122
    41da:	54 e4       	ldi	r21, 0x44	; 68
    41dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41e0:	dc 01       	movw	r26, r24
    41e2:	cb 01       	movw	r24, r22
    41e4:	bc 01       	movw	r22, r24
    41e6:	cd 01       	movw	r24, r26
    41e8:	20 e0       	ldi	r18, 0x00	; 0
    41ea:	30 e0       	ldi	r19, 0x00	; 0
    41ec:	4a e7       	ldi	r20, 0x7A	; 122
    41ee:	54 e4       	ldi	r21, 0x44	; 68
    41f0:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    41f4:	dc 01       	movw	r26, r24
    41f6:	cb 01       	movw	r24, r22
    41f8:	bc 01       	movw	r22, r24
    41fa:	cd 01       	movw	r24, r26
    41fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4200:	dc 01       	movw	r26, r24
    4202:	cb 01       	movw	r24, r22
    4204:	9c 8b       	std	Y+20, r25	; 0x14
    4206:	8b 8b       	std	Y+19, r24	; 0x13
	StopAnglePosition=1000 + ((f32)((f32)StopAngle/MaxAngle))*1000;
    4208:	8e 89       	ldd	r24, Y+22	; 0x16
    420a:	88 2f       	mov	r24, r24
    420c:	90 e0       	ldi	r25, 0x00	; 0
    420e:	a0 e0       	ldi	r26, 0x00	; 0
    4210:	b0 e0       	ldi	r27, 0x00	; 0
    4212:	bc 01       	movw	r22, r24
    4214:	cd 01       	movw	r24, r26
    4216:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    421a:	dc 01       	movw	r26, r24
    421c:	cb 01       	movw	r24, r22
    421e:	bc 01       	movw	r22, r24
    4220:	cd 01       	movw	r24, r26
    4222:	20 e0       	ldi	r18, 0x00	; 0
    4224:	30 e0       	ldi	r19, 0x00	; 0
    4226:	44 e3       	ldi	r20, 0x34	; 52
    4228:	53 e4       	ldi	r21, 0x43	; 67
    422a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    422e:	dc 01       	movw	r26, r24
    4230:	cb 01       	movw	r24, r22
    4232:	bc 01       	movw	r22, r24
    4234:	cd 01       	movw	r24, r26
    4236:	20 e0       	ldi	r18, 0x00	; 0
    4238:	30 e0       	ldi	r19, 0x00	; 0
    423a:	4a e7       	ldi	r20, 0x7A	; 122
    423c:	54 e4       	ldi	r21, 0x44	; 68
    423e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4242:	dc 01       	movw	r26, r24
    4244:	cb 01       	movw	r24, r22
    4246:	bc 01       	movw	r22, r24
    4248:	cd 01       	movw	r24, r26
    424a:	20 e0       	ldi	r18, 0x00	; 0
    424c:	30 e0       	ldi	r19, 0x00	; 0
    424e:	4a e7       	ldi	r20, 0x7A	; 122
    4250:	54 e4       	ldi	r21, 0x44	; 68
    4252:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    4256:	dc 01       	movw	r26, r24
    4258:	cb 01       	movw	r24, r22
    425a:	bc 01       	movw	r22, r24
    425c:	cd 01       	movw	r24, r26
    425e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4262:	dc 01       	movw	r26, r24
    4264:	cb 01       	movw	r24, r22
    4266:	9a 8b       	std	Y+18, r25	; 0x12
    4268:	89 8b       	std	Y+17, r24	; 0x11
	for (u16 i =StartAnglePosition ; i>=StopAnglePosition ;i-=5){
    426a:	8b 89       	ldd	r24, Y+19	; 0x13
    426c:	9c 89       	ldd	r25, Y+20	; 0x14
    426e:	98 8b       	std	Y+16, r25	; 0x10
    4270:	8f 87       	std	Y+15, r24	; 0x0f
    4272:	7b c0       	rjmp	.+246    	; 0x436a <ServoMotor_voidAntiClockWiseSlow+0x1dc>
		T1_voidFastPWMServoSetAngle(i);
    4274:	8f 85       	ldd	r24, Y+15	; 0x0f
    4276:	98 89       	ldd	r25, Y+16	; 0x10
    4278:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <T1_voidFastPWMServoSetAngle>
    427c:	80 e0       	ldi	r24, 0x00	; 0
    427e:	90 e0       	ldi	r25, 0x00	; 0
    4280:	a0 e2       	ldi	r26, 0x20	; 32
    4282:	b1 e4       	ldi	r27, 0x41	; 65
    4284:	8b 87       	std	Y+11, r24	; 0x0b
    4286:	9c 87       	std	Y+12, r25	; 0x0c
    4288:	ad 87       	std	Y+13, r26	; 0x0d
    428a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    428c:	6b 85       	ldd	r22, Y+11	; 0x0b
    428e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4290:	8d 85       	ldd	r24, Y+13	; 0x0d
    4292:	9e 85       	ldd	r25, Y+14	; 0x0e
    4294:	20 e0       	ldi	r18, 0x00	; 0
    4296:	30 e0       	ldi	r19, 0x00	; 0
    4298:	4a ef       	ldi	r20, 0xFA	; 250
    429a:	54 e4       	ldi	r21, 0x44	; 68
    429c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42a0:	dc 01       	movw	r26, r24
    42a2:	cb 01       	movw	r24, r22
    42a4:	8f 83       	std	Y+7, r24	; 0x07
    42a6:	98 87       	std	Y+8, r25	; 0x08
    42a8:	a9 87       	std	Y+9, r26	; 0x09
    42aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    42ac:	6f 81       	ldd	r22, Y+7	; 0x07
    42ae:	78 85       	ldd	r23, Y+8	; 0x08
    42b0:	89 85       	ldd	r24, Y+9	; 0x09
    42b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    42b4:	20 e0       	ldi	r18, 0x00	; 0
    42b6:	30 e0       	ldi	r19, 0x00	; 0
    42b8:	40 e8       	ldi	r20, 0x80	; 128
    42ba:	5f e3       	ldi	r21, 0x3F	; 63
    42bc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    42c0:	88 23       	and	r24, r24
    42c2:	2c f4       	brge	.+10     	; 0x42ce <ServoMotor_voidAntiClockWiseSlow+0x140>
		__ticks = 1;
    42c4:	81 e0       	ldi	r24, 0x01	; 1
    42c6:	90 e0       	ldi	r25, 0x00	; 0
    42c8:	9e 83       	std	Y+6, r25	; 0x06
    42ca:	8d 83       	std	Y+5, r24	; 0x05
    42cc:	3f c0       	rjmp	.+126    	; 0x434c <ServoMotor_voidAntiClockWiseSlow+0x1be>
	else if (__tmp > 65535)
    42ce:	6f 81       	ldd	r22, Y+7	; 0x07
    42d0:	78 85       	ldd	r23, Y+8	; 0x08
    42d2:	89 85       	ldd	r24, Y+9	; 0x09
    42d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    42d6:	20 e0       	ldi	r18, 0x00	; 0
    42d8:	3f ef       	ldi	r19, 0xFF	; 255
    42da:	4f e7       	ldi	r20, 0x7F	; 127
    42dc:	57 e4       	ldi	r21, 0x47	; 71
    42de:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    42e2:	18 16       	cp	r1, r24
    42e4:	4c f5       	brge	.+82     	; 0x4338 <ServoMotor_voidAntiClockWiseSlow+0x1aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    42e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    42ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    42ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    42ee:	20 e0       	ldi	r18, 0x00	; 0
    42f0:	30 e0       	ldi	r19, 0x00	; 0
    42f2:	40 e2       	ldi	r20, 0x20	; 32
    42f4:	51 e4       	ldi	r21, 0x41	; 65
    42f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42fa:	dc 01       	movw	r26, r24
    42fc:	cb 01       	movw	r24, r22
    42fe:	bc 01       	movw	r22, r24
    4300:	cd 01       	movw	r24, r26
    4302:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4306:	dc 01       	movw	r26, r24
    4308:	cb 01       	movw	r24, r22
    430a:	9e 83       	std	Y+6, r25	; 0x06
    430c:	8d 83       	std	Y+5, r24	; 0x05
    430e:	0f c0       	rjmp	.+30     	; 0x432e <ServoMotor_voidAntiClockWiseSlow+0x1a0>
    4310:	88 ec       	ldi	r24, 0xC8	; 200
    4312:	90 e0       	ldi	r25, 0x00	; 0
    4314:	9c 83       	std	Y+4, r25	; 0x04
    4316:	8b 83       	std	Y+3, r24	; 0x03
    4318:	8b 81       	ldd	r24, Y+3	; 0x03
    431a:	9c 81       	ldd	r25, Y+4	; 0x04
    431c:	01 97       	sbiw	r24, 0x01	; 1
    431e:	f1 f7       	brne	.-4      	; 0x431c <ServoMotor_voidAntiClockWiseSlow+0x18e>
    4320:	9c 83       	std	Y+4, r25	; 0x04
    4322:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4324:	8d 81       	ldd	r24, Y+5	; 0x05
    4326:	9e 81       	ldd	r25, Y+6	; 0x06
    4328:	01 97       	sbiw	r24, 0x01	; 1
    432a:	9e 83       	std	Y+6, r25	; 0x06
    432c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    432e:	8d 81       	ldd	r24, Y+5	; 0x05
    4330:	9e 81       	ldd	r25, Y+6	; 0x06
    4332:	00 97       	sbiw	r24, 0x00	; 0
    4334:	69 f7       	brne	.-38     	; 0x4310 <ServoMotor_voidAntiClockWiseSlow+0x182>
    4336:	14 c0       	rjmp	.+40     	; 0x4360 <ServoMotor_voidAntiClockWiseSlow+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4338:	6f 81       	ldd	r22, Y+7	; 0x07
    433a:	78 85       	ldd	r23, Y+8	; 0x08
    433c:	89 85       	ldd	r24, Y+9	; 0x09
    433e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4340:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4344:	dc 01       	movw	r26, r24
    4346:	cb 01       	movw	r24, r22
    4348:	9e 83       	std	Y+6, r25	; 0x06
    434a:	8d 83       	std	Y+5, r24	; 0x05
    434c:	8d 81       	ldd	r24, Y+5	; 0x05
    434e:	9e 81       	ldd	r25, Y+6	; 0x06
    4350:	9a 83       	std	Y+2, r25	; 0x02
    4352:	89 83       	std	Y+1, r24	; 0x01
    4354:	89 81       	ldd	r24, Y+1	; 0x01
    4356:	9a 81       	ldd	r25, Y+2	; 0x02
    4358:	01 97       	sbiw	r24, 0x01	; 1
    435a:	f1 f7       	brne	.-4      	; 0x4358 <ServoMotor_voidAntiClockWiseSlow+0x1ca>
    435c:	9a 83       	std	Y+2, r25	; 0x02
    435e:	89 83       	std	Y+1, r24	; 0x01
{
	u16 StartAnglePosition;
	u16 StopAnglePosition;
	StartAnglePosition=1000 + ((f32)((f32)StartAngle/MaxAngle))*1000;
	StopAnglePosition=1000 + ((f32)((f32)StopAngle/MaxAngle))*1000;
	for (u16 i =StartAnglePosition ; i>=StopAnglePosition ;i-=5){
    4360:	8f 85       	ldd	r24, Y+15	; 0x0f
    4362:	98 89       	ldd	r25, Y+16	; 0x10
    4364:	05 97       	sbiw	r24, 0x05	; 5
    4366:	98 8b       	std	Y+16, r25	; 0x10
    4368:	8f 87       	std	Y+15, r24	; 0x0f
    436a:	2f 85       	ldd	r18, Y+15	; 0x0f
    436c:	38 89       	ldd	r19, Y+16	; 0x10
    436e:	89 89       	ldd	r24, Y+17	; 0x11
    4370:	9a 89       	ldd	r25, Y+18	; 0x12
    4372:	28 17       	cp	r18, r24
    4374:	39 07       	cpc	r19, r25
    4376:	08 f0       	brcs	.+2      	; 0x437a <ServoMotor_voidAntiClockWiseSlow+0x1ec>
    4378:	7d cf       	rjmp	.-262    	; 0x4274 <ServoMotor_voidAntiClockWiseSlow+0xe6>
		T1_voidFastPWMServoSetAngle(i);
		_delay_ms(10);
	}
}
    437a:	66 96       	adiw	r28, 0x16	; 22
    437c:	0f b6       	in	r0, 0x3f	; 63
    437e:	f8 94       	cli
    4380:	de bf       	out	0x3e, r29	; 62
    4382:	0f be       	out	0x3f, r0	; 63
    4384:	cd bf       	out	0x3d, r28	; 61
    4386:	cf 91       	pop	r28
    4388:	df 91       	pop	r29
    438a:	08 95       	ret

0000438c <LED_voidInit>:
 */

#include "Led_Interface.h"
#include <util/delay.h>
void LED_voidInit (u8 Group, u8 pin)
{
    438c:	df 93       	push	r29
    438e:	cf 93       	push	r28
    4390:	00 d0       	rcall	.+0      	; 0x4392 <LED_voidInit+0x6>
    4392:	cd b7       	in	r28, 0x3d	; 61
    4394:	de b7       	in	r29, 0x3e	; 62
    4396:	89 83       	std	Y+1, r24	; 0x01
    4398:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinDir(Group, pin, Output);
    439a:	89 81       	ldd	r24, Y+1	; 0x01
    439c:	6a 81       	ldd	r22, Y+2	; 0x02
    439e:	41 e0       	ldi	r20, 0x01	; 1
    43a0:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    43a4:	0f 90       	pop	r0
    43a6:	0f 90       	pop	r0
    43a8:	cf 91       	pop	r28
    43aa:	df 91       	pop	r29
    43ac:	08 95       	ret

000043ae <LED_voidOn>:

void LED_voidOn (u8 Group, u8 pin)
{
    43ae:	df 93       	push	r29
    43b0:	cf 93       	push	r28
    43b2:	00 d0       	rcall	.+0      	; 0x43b4 <LED_voidOn+0x6>
    43b4:	cd b7       	in	r28, 0x3d	; 61
    43b6:	de b7       	in	r29, 0x3e	; 62
    43b8:	89 83       	std	Y+1, r24	; 0x01
    43ba:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinValue(Group, pin, High);
    43bc:	89 81       	ldd	r24, Y+1	; 0x01
    43be:	6a 81       	ldd	r22, Y+2	; 0x02
    43c0:	41 e0       	ldi	r20, 0x01	; 1
    43c2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    43c6:	0f 90       	pop	r0
    43c8:	0f 90       	pop	r0
    43ca:	cf 91       	pop	r28
    43cc:	df 91       	pop	r29
    43ce:	08 95       	ret

000043d0 <LED_voidOff>:

void LED_voidOff (u8 Group, u8 pin)
{
    43d0:	df 93       	push	r29
    43d2:	cf 93       	push	r28
    43d4:	00 d0       	rcall	.+0      	; 0x43d6 <LED_voidOff+0x6>
    43d6:	cd b7       	in	r28, 0x3d	; 61
    43d8:	de b7       	in	r29, 0x3e	; 62
    43da:	89 83       	std	Y+1, r24	; 0x01
    43dc:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPinValue(Group, pin, Low);
    43de:	89 81       	ldd	r24, Y+1	; 0x01
    43e0:	6a 81       	ldd	r22, Y+2	; 0x02
    43e2:	40 e0       	ldi	r20, 0x00	; 0
    43e4:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    43e8:	0f 90       	pop	r0
    43ea:	0f 90       	pop	r0
    43ec:	cf 91       	pop	r28
    43ee:	df 91       	pop	r29
    43f0:	08 95       	ret

000043f2 <LED_voidToggle>:

void LED_voidToggle (u8 Group, u8 pin)
{
    43f2:	df 93       	push	r29
    43f4:	cf 93       	push	r28
    43f6:	00 d0       	rcall	.+0      	; 0x43f8 <LED_voidToggle+0x6>
    43f8:	cd b7       	in	r28, 0x3d	; 61
    43fa:	de b7       	in	r29, 0x3e	; 62
    43fc:	89 83       	std	Y+1, r24	; 0x01
    43fe:	6a 83       	std	Y+2, r22	; 0x02
	if (DIO_u8ReadPinValue(Group,pin)==High)
    4400:	89 81       	ldd	r24, Y+1	; 0x01
    4402:	6a 81       	ldd	r22, Y+2	; 0x02
    4404:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
    4408:	81 30       	cpi	r24, 0x01	; 1
    440a:	29 f4       	brne	.+10     	; 0x4416 <LED_voidToggle+0x24>
	{
		LED_voidOff(Group,pin);
    440c:	89 81       	ldd	r24, Y+1	; 0x01
    440e:	6a 81       	ldd	r22, Y+2	; 0x02
    4410:	0e 94 e8 21 	call	0x43d0	; 0x43d0 <LED_voidOff>
    4414:	04 c0       	rjmp	.+8      	; 0x441e <LED_voidToggle+0x2c>
	}
	else
	{
		LED_voidOn(Group,pin);
    4416:	89 81       	ldd	r24, Y+1	; 0x01
    4418:	6a 81       	ldd	r22, Y+2	; 0x02
    441a:	0e 94 d7 21 	call	0x43ae	; 0x43ae <LED_voidOn>
	}

}
    441e:	0f 90       	pop	r0
    4420:	0f 90       	pop	r0
    4422:	cf 91       	pop	r28
    4424:	df 91       	pop	r29
    4426:	08 95       	ret

00004428 <LCD_voidSendCommand>:
#include <util/delay.h>
#include "../../MCAL/DIO/DIO_Interface.h"
#include "Lcd_Interface.h"

void LCD_voidSendCommand(u8 command)
{
    4428:	df 93       	push	r29
    442a:	cf 93       	push	r28
    442c:	0f 92       	push	r0
    442e:	cd b7       	in	r28, 0x3d	; 61
    4430:	de b7       	in	r29, 0x3e	; 62
    4432:	89 83       	std	Y+1, r24	; 0x01
#if(LcdMode==8)
	//set the RS value as Low (command =>RS =  0 )
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_RsPin,Low);
    4434:	81 e0       	ldi	r24, 0x01	; 1
    4436:	60 e0       	ldi	r22, 0x00	; 0
    4438:	40 e0       	ldi	r20, 0x00	; 0
    443a:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//set the RW value as Low (Write  => RW = 0 )
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_RwPin,Low);
    443e:	81 e0       	ldi	r24, 0x01	; 1
    4440:	61 e0       	ldi	r22, 0x01	; 1
    4442:	40 e0       	ldi	r20, 0x00	; 0
    4444:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//set the E Value as High (High CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,High);
    4448:	81 e0       	ldi	r24, 0x01	; 1
    444a:	62 e0       	ldi	r22, 0x02	; 2
    444c:	41 e0       	ldi	r20, 0x01	; 1
    444e:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//Send Command
		DIO_voidSetPortValue(Lcd_DCGroup,command);
    4452:	83 e0       	ldi	r24, 0x03	; 3
    4454:	69 81       	ldd	r22, Y+1	; 0x01
    4456:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	//Set the E value as Low (Low CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,Low);
    445a:	81 e0       	ldi	r24, 0x01	; 1
    445c:	62 e0       	ldi	r22, 0x02	; 2
    445e:	40 e0       	ldi	r20, 0x00	; 0
    4460:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(Lcd_DCGroup,Lcd_D7,get_bit(command,7));
	//Set the E value as Low (Low CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,Low);
#endif

}
    4464:	0f 90       	pop	r0
    4466:	cf 91       	pop	r28
    4468:	df 91       	pop	r29
    446a:	08 95       	ret

0000446c <LCD_voidSendData>:

void LCD_voidSendData(u8 data)
{
    446c:	df 93       	push	r29
    446e:	cf 93       	push	r28
    4470:	0f 92       	push	r0
    4472:	cd b7       	in	r28, 0x3d	; 61
    4474:	de b7       	in	r29, 0x3e	; 62
    4476:	89 83       	std	Y+1, r24	; 0x01
#if(LcdMode==8)
	//set the RS value as Low (Data =>RS =  1 )
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_RsPin,High);
    4478:	81 e0       	ldi	r24, 0x01	; 1
    447a:	60 e0       	ldi	r22, 0x00	; 0
    447c:	41 e0       	ldi	r20, 0x01	; 1
    447e:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//set the RW vlaue as Low (Write  => RW = 0 )
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_RwPin,Low);
    4482:	81 e0       	ldi	r24, 0x01	; 1
    4484:	61 e0       	ldi	r22, 0x01	; 1
    4486:	40 e0       	ldi	r20, 0x00	; 0
    4488:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//set the E Value as High (High CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,High);
    448c:	81 e0       	ldi	r24, 0x01	; 1
    448e:	62 e0       	ldi	r22, 0x02	; 2
    4490:	41 e0       	ldi	r20, 0x01	; 1
    4492:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//Send Data
		DIO_voidSetPortValue(Lcd_DCGroup,data);
    4496:	83 e0       	ldi	r24, 0x03	; 3
    4498:	69 81       	ldd	r22, Y+1	; 0x01
    449a:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
	//Set the E value as Low (Low CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,Low);
    449e:	81 e0       	ldi	r24, 0x01	; 1
    44a0:	62 e0       	ldi	r22, 0x02	; 2
    44a2:	40 e0       	ldi	r20, 0x00	; 0
    44a4:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	//Set the E value as Low (Low CLK)
		DIO_voidSetPinValue(Lcd_ControlGroup,Lcd_EPin,Low);

#endif

}
    44a8:	0f 90       	pop	r0
    44aa:	cf 91       	pop	r28
    44ac:	df 91       	pop	r29
    44ae:	08 95       	ret

000044b0 <LCD_voidInit>:


void LCD_voidInit()
{
    44b0:	df 93       	push	r29
    44b2:	cf 93       	push	r28
    44b4:	cd b7       	in	r28, 0x3d	; 61
    44b6:	de b7       	in	r29, 0x3e	; 62
    44b8:	e8 97       	sbiw	r28, 0x38	; 56
    44ba:	0f b6       	in	r0, 0x3f	; 63
    44bc:	f8 94       	cli
    44be:	de bf       	out	0x3e, r29	; 62
    44c0:	0f be       	out	0x3f, r0	; 63
    44c2:	cd bf       	out	0x3d, r28	; 61
#if(LcdMode==8)
	//set Direction
	DIO_voidSetPinDir(Lcd_ControlGroup,Lcd_RsPin,Output);
    44c4:	81 e0       	ldi	r24, 0x01	; 1
    44c6:	60 e0       	ldi	r22, 0x00	; 0
    44c8:	41 e0       	ldi	r20, 0x01	; 1
    44ca:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(Lcd_ControlGroup,Lcd_RwPin,Output);
    44ce:	81 e0       	ldi	r24, 0x01	; 1
    44d0:	61 e0       	ldi	r22, 0x01	; 1
    44d2:	41 e0       	ldi	r20, 0x01	; 1
    44d4:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(Lcd_ControlGroup,Lcd_EPin,Output);
    44d8:	81 e0       	ldi	r24, 0x01	; 1
    44da:	62 e0       	ldi	r22, 0x02	; 2
    44dc:	41 e0       	ldi	r20, 0x01	; 1
    44de:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPortDir(Lcd_DCGroup,0xff);
    44e2:	83 e0       	ldi	r24, 0x03	; 3
    44e4:	6f ef       	ldi	r22, 0xFF	; 255
    44e6:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <DIO_voidSetPortDir>
    44ea:	80 e0       	ldi	r24, 0x00	; 0
    44ec:	90 e0       	ldi	r25, 0x00	; 0
    44ee:	ac e0       	ldi	r26, 0x0C	; 12
    44f0:	b2 e4       	ldi	r27, 0x42	; 66
    44f2:	8d ab       	std	Y+53, r24	; 0x35
    44f4:	9e ab       	std	Y+54, r25	; 0x36
    44f6:	af ab       	std	Y+55, r26	; 0x37
    44f8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    44fa:	6d a9       	ldd	r22, Y+53	; 0x35
    44fc:	7e a9       	ldd	r23, Y+54	; 0x36
    44fe:	8f a9       	ldd	r24, Y+55	; 0x37
    4500:	98 ad       	ldd	r25, Y+56	; 0x38
    4502:	20 e0       	ldi	r18, 0x00	; 0
    4504:	30 e0       	ldi	r19, 0x00	; 0
    4506:	4a ef       	ldi	r20, 0xFA	; 250
    4508:	54 e4       	ldi	r21, 0x44	; 68
    450a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    450e:	dc 01       	movw	r26, r24
    4510:	cb 01       	movw	r24, r22
    4512:	89 ab       	std	Y+49, r24	; 0x31
    4514:	9a ab       	std	Y+50, r25	; 0x32
    4516:	ab ab       	std	Y+51, r26	; 0x33
    4518:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    451a:	69 a9       	ldd	r22, Y+49	; 0x31
    451c:	7a a9       	ldd	r23, Y+50	; 0x32
    451e:	8b a9       	ldd	r24, Y+51	; 0x33
    4520:	9c a9       	ldd	r25, Y+52	; 0x34
    4522:	20 e0       	ldi	r18, 0x00	; 0
    4524:	30 e0       	ldi	r19, 0x00	; 0
    4526:	40 e8       	ldi	r20, 0x80	; 128
    4528:	5f e3       	ldi	r21, 0x3F	; 63
    452a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    452e:	88 23       	and	r24, r24
    4530:	2c f4       	brge	.+10     	; 0x453c <LCD_voidInit+0x8c>
		__ticks = 1;
    4532:	81 e0       	ldi	r24, 0x01	; 1
    4534:	90 e0       	ldi	r25, 0x00	; 0
    4536:	98 ab       	std	Y+48, r25	; 0x30
    4538:	8f a7       	std	Y+47, r24	; 0x2f
    453a:	3f c0       	rjmp	.+126    	; 0x45ba <LCD_voidInit+0x10a>
	else if (__tmp > 65535)
    453c:	69 a9       	ldd	r22, Y+49	; 0x31
    453e:	7a a9       	ldd	r23, Y+50	; 0x32
    4540:	8b a9       	ldd	r24, Y+51	; 0x33
    4542:	9c a9       	ldd	r25, Y+52	; 0x34
    4544:	20 e0       	ldi	r18, 0x00	; 0
    4546:	3f ef       	ldi	r19, 0xFF	; 255
    4548:	4f e7       	ldi	r20, 0x7F	; 127
    454a:	57 e4       	ldi	r21, 0x47	; 71
    454c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4550:	18 16       	cp	r1, r24
    4552:	4c f5       	brge	.+82     	; 0x45a6 <LCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4554:	6d a9       	ldd	r22, Y+53	; 0x35
    4556:	7e a9       	ldd	r23, Y+54	; 0x36
    4558:	8f a9       	ldd	r24, Y+55	; 0x37
    455a:	98 ad       	ldd	r25, Y+56	; 0x38
    455c:	20 e0       	ldi	r18, 0x00	; 0
    455e:	30 e0       	ldi	r19, 0x00	; 0
    4560:	40 e2       	ldi	r20, 0x20	; 32
    4562:	51 e4       	ldi	r21, 0x41	; 65
    4564:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4568:	dc 01       	movw	r26, r24
    456a:	cb 01       	movw	r24, r22
    456c:	bc 01       	movw	r22, r24
    456e:	cd 01       	movw	r24, r26
    4570:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4574:	dc 01       	movw	r26, r24
    4576:	cb 01       	movw	r24, r22
    4578:	98 ab       	std	Y+48, r25	; 0x30
    457a:	8f a7       	std	Y+47, r24	; 0x2f
    457c:	0f c0       	rjmp	.+30     	; 0x459c <LCD_voidInit+0xec>
    457e:	88 ec       	ldi	r24, 0xC8	; 200
    4580:	90 e0       	ldi	r25, 0x00	; 0
    4582:	9e a7       	std	Y+46, r25	; 0x2e
    4584:	8d a7       	std	Y+45, r24	; 0x2d
    4586:	8d a5       	ldd	r24, Y+45	; 0x2d
    4588:	9e a5       	ldd	r25, Y+46	; 0x2e
    458a:	01 97       	sbiw	r24, 0x01	; 1
    458c:	f1 f7       	brne	.-4      	; 0x458a <LCD_voidInit+0xda>
    458e:	9e a7       	std	Y+46, r25	; 0x2e
    4590:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4592:	8f a5       	ldd	r24, Y+47	; 0x2f
    4594:	98 a9       	ldd	r25, Y+48	; 0x30
    4596:	01 97       	sbiw	r24, 0x01	; 1
    4598:	98 ab       	std	Y+48, r25	; 0x30
    459a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    459c:	8f a5       	ldd	r24, Y+47	; 0x2f
    459e:	98 a9       	ldd	r25, Y+48	; 0x30
    45a0:	00 97       	sbiw	r24, 0x00	; 0
    45a2:	69 f7       	brne	.-38     	; 0x457e <LCD_voidInit+0xce>
    45a4:	14 c0       	rjmp	.+40     	; 0x45ce <LCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45a6:	69 a9       	ldd	r22, Y+49	; 0x31
    45a8:	7a a9       	ldd	r23, Y+50	; 0x32
    45aa:	8b a9       	ldd	r24, Y+51	; 0x33
    45ac:	9c a9       	ldd	r25, Y+52	; 0x34
    45ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45b2:	dc 01       	movw	r26, r24
    45b4:	cb 01       	movw	r24, r22
    45b6:	98 ab       	std	Y+48, r25	; 0x30
    45b8:	8f a7       	std	Y+47, r24	; 0x2f
    45ba:	8f a5       	ldd	r24, Y+47	; 0x2f
    45bc:	98 a9       	ldd	r25, Y+48	; 0x30
    45be:	9c a7       	std	Y+44, r25	; 0x2c
    45c0:	8b a7       	std	Y+43, r24	; 0x2b
    45c2:	8b a5       	ldd	r24, Y+43	; 0x2b
    45c4:	9c a5       	ldd	r25, Y+44	; 0x2c
    45c6:	01 97       	sbiw	r24, 0x01	; 1
    45c8:	f1 f7       	brne	.-4      	; 0x45c6 <LCD_voidInit+0x116>
    45ca:	9c a7       	std	Y+44, r25	; 0x2c
    45cc:	8b a7       	std	Y+43, r24	; 0x2b
	//wait for 30ms
	_delay_ms(35);
	//sent the Function set
	LCD_voidSendCommand(LCD_Set8Bit2Line5x8);
    45ce:	88 e3       	ldi	r24, 0x38	; 56
    45d0:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
    45d4:	80 e0       	ldi	r24, 0x00	; 0
    45d6:	90 e0       	ldi	r25, 0x00	; 0
    45d8:	a0 e8       	ldi	r26, 0x80	; 128
    45da:	bf e3       	ldi	r27, 0x3F	; 63
    45dc:	8f a3       	std	Y+39, r24	; 0x27
    45de:	98 a7       	std	Y+40, r25	; 0x28
    45e0:	a9 a7       	std	Y+41, r26	; 0x29
    45e2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    45e4:	6f a1       	ldd	r22, Y+39	; 0x27
    45e6:	78 a5       	ldd	r23, Y+40	; 0x28
    45e8:	89 a5       	ldd	r24, Y+41	; 0x29
    45ea:	9a a5       	ldd	r25, Y+42	; 0x2a
    45ec:	20 e0       	ldi	r18, 0x00	; 0
    45ee:	30 e0       	ldi	r19, 0x00	; 0
    45f0:	4a ef       	ldi	r20, 0xFA	; 250
    45f2:	54 e4       	ldi	r21, 0x44	; 68
    45f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45f8:	dc 01       	movw	r26, r24
    45fa:	cb 01       	movw	r24, r22
    45fc:	8b a3       	std	Y+35, r24	; 0x23
    45fe:	9c a3       	std	Y+36, r25	; 0x24
    4600:	ad a3       	std	Y+37, r26	; 0x25
    4602:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4604:	6b a1       	ldd	r22, Y+35	; 0x23
    4606:	7c a1       	ldd	r23, Y+36	; 0x24
    4608:	8d a1       	ldd	r24, Y+37	; 0x25
    460a:	9e a1       	ldd	r25, Y+38	; 0x26
    460c:	20 e0       	ldi	r18, 0x00	; 0
    460e:	30 e0       	ldi	r19, 0x00	; 0
    4610:	40 e8       	ldi	r20, 0x80	; 128
    4612:	5f e3       	ldi	r21, 0x3F	; 63
    4614:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4618:	88 23       	and	r24, r24
    461a:	2c f4       	brge	.+10     	; 0x4626 <LCD_voidInit+0x176>
		__ticks = 1;
    461c:	81 e0       	ldi	r24, 0x01	; 1
    461e:	90 e0       	ldi	r25, 0x00	; 0
    4620:	9a a3       	std	Y+34, r25	; 0x22
    4622:	89 a3       	std	Y+33, r24	; 0x21
    4624:	3f c0       	rjmp	.+126    	; 0x46a4 <LCD_voidInit+0x1f4>
	else if (__tmp > 65535)
    4626:	6b a1       	ldd	r22, Y+35	; 0x23
    4628:	7c a1       	ldd	r23, Y+36	; 0x24
    462a:	8d a1       	ldd	r24, Y+37	; 0x25
    462c:	9e a1       	ldd	r25, Y+38	; 0x26
    462e:	20 e0       	ldi	r18, 0x00	; 0
    4630:	3f ef       	ldi	r19, 0xFF	; 255
    4632:	4f e7       	ldi	r20, 0x7F	; 127
    4634:	57 e4       	ldi	r21, 0x47	; 71
    4636:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    463a:	18 16       	cp	r1, r24
    463c:	4c f5       	brge	.+82     	; 0x4690 <LCD_voidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    463e:	6f a1       	ldd	r22, Y+39	; 0x27
    4640:	78 a5       	ldd	r23, Y+40	; 0x28
    4642:	89 a5       	ldd	r24, Y+41	; 0x29
    4644:	9a a5       	ldd	r25, Y+42	; 0x2a
    4646:	20 e0       	ldi	r18, 0x00	; 0
    4648:	30 e0       	ldi	r19, 0x00	; 0
    464a:	40 e2       	ldi	r20, 0x20	; 32
    464c:	51 e4       	ldi	r21, 0x41	; 65
    464e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4652:	dc 01       	movw	r26, r24
    4654:	cb 01       	movw	r24, r22
    4656:	bc 01       	movw	r22, r24
    4658:	cd 01       	movw	r24, r26
    465a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    465e:	dc 01       	movw	r26, r24
    4660:	cb 01       	movw	r24, r22
    4662:	9a a3       	std	Y+34, r25	; 0x22
    4664:	89 a3       	std	Y+33, r24	; 0x21
    4666:	0f c0       	rjmp	.+30     	; 0x4686 <LCD_voidInit+0x1d6>
    4668:	88 ec       	ldi	r24, 0xC8	; 200
    466a:	90 e0       	ldi	r25, 0x00	; 0
    466c:	98 a3       	std	Y+32, r25	; 0x20
    466e:	8f 8f       	std	Y+31, r24	; 0x1f
    4670:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4672:	98 a1       	ldd	r25, Y+32	; 0x20
    4674:	01 97       	sbiw	r24, 0x01	; 1
    4676:	f1 f7       	brne	.-4      	; 0x4674 <LCD_voidInit+0x1c4>
    4678:	98 a3       	std	Y+32, r25	; 0x20
    467a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    467c:	89 a1       	ldd	r24, Y+33	; 0x21
    467e:	9a a1       	ldd	r25, Y+34	; 0x22
    4680:	01 97       	sbiw	r24, 0x01	; 1
    4682:	9a a3       	std	Y+34, r25	; 0x22
    4684:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4686:	89 a1       	ldd	r24, Y+33	; 0x21
    4688:	9a a1       	ldd	r25, Y+34	; 0x22
    468a:	00 97       	sbiw	r24, 0x00	; 0
    468c:	69 f7       	brne	.-38     	; 0x4668 <LCD_voidInit+0x1b8>
    468e:	14 c0       	rjmp	.+40     	; 0x46b8 <LCD_voidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4690:	6b a1       	ldd	r22, Y+35	; 0x23
    4692:	7c a1       	ldd	r23, Y+36	; 0x24
    4694:	8d a1       	ldd	r24, Y+37	; 0x25
    4696:	9e a1       	ldd	r25, Y+38	; 0x26
    4698:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    469c:	dc 01       	movw	r26, r24
    469e:	cb 01       	movw	r24, r22
    46a0:	9a a3       	std	Y+34, r25	; 0x22
    46a2:	89 a3       	std	Y+33, r24	; 0x21
    46a4:	89 a1       	ldd	r24, Y+33	; 0x21
    46a6:	9a a1       	ldd	r25, Y+34	; 0x22
    46a8:	9e 8f       	std	Y+30, r25	; 0x1e
    46aa:	8d 8f       	std	Y+29, r24	; 0x1d
    46ac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    46ae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    46b0:	01 97       	sbiw	r24, 0x01	; 1
    46b2:	f1 f7       	brne	.-4      	; 0x46b0 <LCD_voidInit+0x200>
    46b4:	9e 8f       	std	Y+30, r25	; 0x1e
    46b6:	8d 8f       	std	Y+29, r24	; 0x1d
	//wait for 39us
	_delay_ms(1);
	//sent the display
	LCD_voidSendCommand(LCD_8BitCursorBlinkON);
    46b8:	8f e0       	ldi	r24, 0x0F	; 15
    46ba:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
    46be:	80 e0       	ldi	r24, 0x00	; 0
    46c0:	90 e0       	ldi	r25, 0x00	; 0
    46c2:	a0 e8       	ldi	r26, 0x80	; 128
    46c4:	bf e3       	ldi	r27, 0x3F	; 63
    46c6:	89 8f       	std	Y+25, r24	; 0x19
    46c8:	9a 8f       	std	Y+26, r25	; 0x1a
    46ca:	ab 8f       	std	Y+27, r26	; 0x1b
    46cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    46ce:	69 8d       	ldd	r22, Y+25	; 0x19
    46d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    46d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    46d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    46d6:	20 e0       	ldi	r18, 0x00	; 0
    46d8:	30 e0       	ldi	r19, 0x00	; 0
    46da:	4a ef       	ldi	r20, 0xFA	; 250
    46dc:	54 e4       	ldi	r21, 0x44	; 68
    46de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46e2:	dc 01       	movw	r26, r24
    46e4:	cb 01       	movw	r24, r22
    46e6:	8d 8b       	std	Y+21, r24	; 0x15
    46e8:	9e 8b       	std	Y+22, r25	; 0x16
    46ea:	af 8b       	std	Y+23, r26	; 0x17
    46ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    46ee:	6d 89       	ldd	r22, Y+21	; 0x15
    46f0:	7e 89       	ldd	r23, Y+22	; 0x16
    46f2:	8f 89       	ldd	r24, Y+23	; 0x17
    46f4:	98 8d       	ldd	r25, Y+24	; 0x18
    46f6:	20 e0       	ldi	r18, 0x00	; 0
    46f8:	30 e0       	ldi	r19, 0x00	; 0
    46fa:	40 e8       	ldi	r20, 0x80	; 128
    46fc:	5f e3       	ldi	r21, 0x3F	; 63
    46fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4702:	88 23       	and	r24, r24
    4704:	2c f4       	brge	.+10     	; 0x4710 <LCD_voidInit+0x260>
		__ticks = 1;
    4706:	81 e0       	ldi	r24, 0x01	; 1
    4708:	90 e0       	ldi	r25, 0x00	; 0
    470a:	9c 8b       	std	Y+20, r25	; 0x14
    470c:	8b 8b       	std	Y+19, r24	; 0x13
    470e:	3f c0       	rjmp	.+126    	; 0x478e <LCD_voidInit+0x2de>
	else if (__tmp > 65535)
    4710:	6d 89       	ldd	r22, Y+21	; 0x15
    4712:	7e 89       	ldd	r23, Y+22	; 0x16
    4714:	8f 89       	ldd	r24, Y+23	; 0x17
    4716:	98 8d       	ldd	r25, Y+24	; 0x18
    4718:	20 e0       	ldi	r18, 0x00	; 0
    471a:	3f ef       	ldi	r19, 0xFF	; 255
    471c:	4f e7       	ldi	r20, 0x7F	; 127
    471e:	57 e4       	ldi	r21, 0x47	; 71
    4720:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4724:	18 16       	cp	r1, r24
    4726:	4c f5       	brge	.+82     	; 0x477a <LCD_voidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4728:	69 8d       	ldd	r22, Y+25	; 0x19
    472a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    472c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    472e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4730:	20 e0       	ldi	r18, 0x00	; 0
    4732:	30 e0       	ldi	r19, 0x00	; 0
    4734:	40 e2       	ldi	r20, 0x20	; 32
    4736:	51 e4       	ldi	r21, 0x41	; 65
    4738:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    473c:	dc 01       	movw	r26, r24
    473e:	cb 01       	movw	r24, r22
    4740:	bc 01       	movw	r22, r24
    4742:	cd 01       	movw	r24, r26
    4744:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4748:	dc 01       	movw	r26, r24
    474a:	cb 01       	movw	r24, r22
    474c:	9c 8b       	std	Y+20, r25	; 0x14
    474e:	8b 8b       	std	Y+19, r24	; 0x13
    4750:	0f c0       	rjmp	.+30     	; 0x4770 <LCD_voidInit+0x2c0>
    4752:	88 ec       	ldi	r24, 0xC8	; 200
    4754:	90 e0       	ldi	r25, 0x00	; 0
    4756:	9a 8b       	std	Y+18, r25	; 0x12
    4758:	89 8b       	std	Y+17, r24	; 0x11
    475a:	89 89       	ldd	r24, Y+17	; 0x11
    475c:	9a 89       	ldd	r25, Y+18	; 0x12
    475e:	01 97       	sbiw	r24, 0x01	; 1
    4760:	f1 f7       	brne	.-4      	; 0x475e <LCD_voidInit+0x2ae>
    4762:	9a 8b       	std	Y+18, r25	; 0x12
    4764:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4766:	8b 89       	ldd	r24, Y+19	; 0x13
    4768:	9c 89       	ldd	r25, Y+20	; 0x14
    476a:	01 97       	sbiw	r24, 0x01	; 1
    476c:	9c 8b       	std	Y+20, r25	; 0x14
    476e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4770:	8b 89       	ldd	r24, Y+19	; 0x13
    4772:	9c 89       	ldd	r25, Y+20	; 0x14
    4774:	00 97       	sbiw	r24, 0x00	; 0
    4776:	69 f7       	brne	.-38     	; 0x4752 <LCD_voidInit+0x2a2>
    4778:	14 c0       	rjmp	.+40     	; 0x47a2 <LCD_voidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    477a:	6d 89       	ldd	r22, Y+21	; 0x15
    477c:	7e 89       	ldd	r23, Y+22	; 0x16
    477e:	8f 89       	ldd	r24, Y+23	; 0x17
    4780:	98 8d       	ldd	r25, Y+24	; 0x18
    4782:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4786:	dc 01       	movw	r26, r24
    4788:	cb 01       	movw	r24, r22
    478a:	9c 8b       	std	Y+20, r25	; 0x14
    478c:	8b 8b       	std	Y+19, r24	; 0x13
    478e:	8b 89       	ldd	r24, Y+19	; 0x13
    4790:	9c 89       	ldd	r25, Y+20	; 0x14
    4792:	98 8b       	std	Y+16, r25	; 0x10
    4794:	8f 87       	std	Y+15, r24	; 0x0f
    4796:	8f 85       	ldd	r24, Y+15	; 0x0f
    4798:	98 89       	ldd	r25, Y+16	; 0x10
    479a:	01 97       	sbiw	r24, 0x01	; 1
    479c:	f1 f7       	brne	.-4      	; 0x479a <LCD_voidInit+0x2ea>
    479e:	98 8b       	std	Y+16, r25	; 0x10
    47a0:	8f 87       	std	Y+15, r24	; 0x0f
	//wait for 39us
	_delay_ms(1);
	//sent the Clear
	LCD_voidSendCommand(LCD_8BitClearDisplay);
    47a2:	81 e0       	ldi	r24, 0x01	; 1
    47a4:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
    47a8:	80 e0       	ldi	r24, 0x00	; 0
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	a0 e0       	ldi	r26, 0x00	; 0
    47ae:	b0 e4       	ldi	r27, 0x40	; 64
    47b0:	8b 87       	std	Y+11, r24	; 0x0b
    47b2:	9c 87       	std	Y+12, r25	; 0x0c
    47b4:	ad 87       	std	Y+13, r26	; 0x0d
    47b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    47ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    47bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    47be:	9e 85       	ldd	r25, Y+14	; 0x0e
    47c0:	20 e0       	ldi	r18, 0x00	; 0
    47c2:	30 e0       	ldi	r19, 0x00	; 0
    47c4:	4a ef       	ldi	r20, 0xFA	; 250
    47c6:	54 e4       	ldi	r21, 0x44	; 68
    47c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47cc:	dc 01       	movw	r26, r24
    47ce:	cb 01       	movw	r24, r22
    47d0:	8f 83       	std	Y+7, r24	; 0x07
    47d2:	98 87       	std	Y+8, r25	; 0x08
    47d4:	a9 87       	std	Y+9, r26	; 0x09
    47d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    47d8:	6f 81       	ldd	r22, Y+7	; 0x07
    47da:	78 85       	ldd	r23, Y+8	; 0x08
    47dc:	89 85       	ldd	r24, Y+9	; 0x09
    47de:	9a 85       	ldd	r25, Y+10	; 0x0a
    47e0:	20 e0       	ldi	r18, 0x00	; 0
    47e2:	30 e0       	ldi	r19, 0x00	; 0
    47e4:	40 e8       	ldi	r20, 0x80	; 128
    47e6:	5f e3       	ldi	r21, 0x3F	; 63
    47e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    47ec:	88 23       	and	r24, r24
    47ee:	2c f4       	brge	.+10     	; 0x47fa <LCD_voidInit+0x34a>
		__ticks = 1;
    47f0:	81 e0       	ldi	r24, 0x01	; 1
    47f2:	90 e0       	ldi	r25, 0x00	; 0
    47f4:	9e 83       	std	Y+6, r25	; 0x06
    47f6:	8d 83       	std	Y+5, r24	; 0x05
    47f8:	3f c0       	rjmp	.+126    	; 0x4878 <LCD_voidInit+0x3c8>
	else if (__tmp > 65535)
    47fa:	6f 81       	ldd	r22, Y+7	; 0x07
    47fc:	78 85       	ldd	r23, Y+8	; 0x08
    47fe:	89 85       	ldd	r24, Y+9	; 0x09
    4800:	9a 85       	ldd	r25, Y+10	; 0x0a
    4802:	20 e0       	ldi	r18, 0x00	; 0
    4804:	3f ef       	ldi	r19, 0xFF	; 255
    4806:	4f e7       	ldi	r20, 0x7F	; 127
    4808:	57 e4       	ldi	r21, 0x47	; 71
    480a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    480e:	18 16       	cp	r1, r24
    4810:	4c f5       	brge	.+82     	; 0x4864 <LCD_voidInit+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4812:	6b 85       	ldd	r22, Y+11	; 0x0b
    4814:	7c 85       	ldd	r23, Y+12	; 0x0c
    4816:	8d 85       	ldd	r24, Y+13	; 0x0d
    4818:	9e 85       	ldd	r25, Y+14	; 0x0e
    481a:	20 e0       	ldi	r18, 0x00	; 0
    481c:	30 e0       	ldi	r19, 0x00	; 0
    481e:	40 e2       	ldi	r20, 0x20	; 32
    4820:	51 e4       	ldi	r21, 0x41	; 65
    4822:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4826:	dc 01       	movw	r26, r24
    4828:	cb 01       	movw	r24, r22
    482a:	bc 01       	movw	r22, r24
    482c:	cd 01       	movw	r24, r26
    482e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4832:	dc 01       	movw	r26, r24
    4834:	cb 01       	movw	r24, r22
    4836:	9e 83       	std	Y+6, r25	; 0x06
    4838:	8d 83       	std	Y+5, r24	; 0x05
    483a:	0f c0       	rjmp	.+30     	; 0x485a <LCD_voidInit+0x3aa>
    483c:	88 ec       	ldi	r24, 0xC8	; 200
    483e:	90 e0       	ldi	r25, 0x00	; 0
    4840:	9c 83       	std	Y+4, r25	; 0x04
    4842:	8b 83       	std	Y+3, r24	; 0x03
    4844:	8b 81       	ldd	r24, Y+3	; 0x03
    4846:	9c 81       	ldd	r25, Y+4	; 0x04
    4848:	01 97       	sbiw	r24, 0x01	; 1
    484a:	f1 f7       	brne	.-4      	; 0x4848 <LCD_voidInit+0x398>
    484c:	9c 83       	std	Y+4, r25	; 0x04
    484e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4850:	8d 81       	ldd	r24, Y+5	; 0x05
    4852:	9e 81       	ldd	r25, Y+6	; 0x06
    4854:	01 97       	sbiw	r24, 0x01	; 1
    4856:	9e 83       	std	Y+6, r25	; 0x06
    4858:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    485a:	8d 81       	ldd	r24, Y+5	; 0x05
    485c:	9e 81       	ldd	r25, Y+6	; 0x06
    485e:	00 97       	sbiw	r24, 0x00	; 0
    4860:	69 f7       	brne	.-38     	; 0x483c <LCD_voidInit+0x38c>
    4862:	14 c0       	rjmp	.+40     	; 0x488c <LCD_voidInit+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4864:	6f 81       	ldd	r22, Y+7	; 0x07
    4866:	78 85       	ldd	r23, Y+8	; 0x08
    4868:	89 85       	ldd	r24, Y+9	; 0x09
    486a:	9a 85       	ldd	r25, Y+10	; 0x0a
    486c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4870:	dc 01       	movw	r26, r24
    4872:	cb 01       	movw	r24, r22
    4874:	9e 83       	std	Y+6, r25	; 0x06
    4876:	8d 83       	std	Y+5, r24	; 0x05
    4878:	8d 81       	ldd	r24, Y+5	; 0x05
    487a:	9e 81       	ldd	r25, Y+6	; 0x06
    487c:	9a 83       	std	Y+2, r25	; 0x02
    487e:	89 83       	std	Y+1, r24	; 0x01
    4880:	89 81       	ldd	r24, Y+1	; 0x01
    4882:	9a 81       	ldd	r25, Y+2	; 0x02
    4884:	01 97       	sbiw	r24, 0x01	; 1
    4886:	f1 f7       	brne	.-4      	; 0x4884 <LCD_voidInit+0x3d4>
    4888:	9a 83       	std	Y+2, r25	; 0x02
    488a:	89 83       	std	Y+1, r24	; 0x01
	//wait for 1.53ms
	_delay_ms(2);
	//sent the EntryMode
	LCD_voidSendCommand(LCD_8BitEntryMode1);
    488c:	86 e0       	ldi	r24, 0x06	; 6
    488e:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
		_delay_ms(2);
		//sent the EntryMode
		LCD_voidSendCommand(first_command);
		LCD_voidSendCommand(LCD_4BitEntryMode1);
#endif
}
    4892:	e8 96       	adiw	r28, 0x38	; 56
    4894:	0f b6       	in	r0, 0x3f	; 63
    4896:	f8 94       	cli
    4898:	de bf       	out	0x3e, r29	; 62
    489a:	0f be       	out	0x3f, r0	; 63
    489c:	cd bf       	out	0x3d, r28	; 61
    489e:	cf 91       	pop	r28
    48a0:	df 91       	pop	r29
    48a2:	08 95       	ret

000048a4 <LCD_voidSendString>:


void LCD_voidSendString(u8 String[])
{
    48a4:	df 93       	push	r29
    48a6:	cf 93       	push	r28
    48a8:	00 d0       	rcall	.+0      	; 0x48aa <LCD_voidSendString+0x6>
    48aa:	0f 92       	push	r0
    48ac:	cd b7       	in	r28, 0x3d	; 61
    48ae:	de b7       	in	r29, 0x3e	; 62
    48b0:	9b 83       	std	Y+3, r25	; 0x03
    48b2:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0 ;
    48b4:	19 82       	std	Y+1, r1	; 0x01
    48b6:	0e c0       	rjmp	.+28     	; 0x48d4 <LCD_voidSendString+0x30>
	while(String[i]!='\0')
	{
		LCD_voidSendData(String[i]);
    48b8:	89 81       	ldd	r24, Y+1	; 0x01
    48ba:	28 2f       	mov	r18, r24
    48bc:	30 e0       	ldi	r19, 0x00	; 0
    48be:	8a 81       	ldd	r24, Y+2	; 0x02
    48c0:	9b 81       	ldd	r25, Y+3	; 0x03
    48c2:	fc 01       	movw	r30, r24
    48c4:	e2 0f       	add	r30, r18
    48c6:	f3 1f       	adc	r31, r19
    48c8:	80 81       	ld	r24, Z
    48ca:	0e 94 36 22 	call	0x446c	; 0x446c <LCD_voidSendData>
		i++;
    48ce:	89 81       	ldd	r24, Y+1	; 0x01
    48d0:	8f 5f       	subi	r24, 0xFF	; 255
    48d2:	89 83       	std	Y+1, r24	; 0x01


void LCD_voidSendString(u8 String[])
{
	u8 i = 0 ;
	while(String[i]!='\0')
    48d4:	89 81       	ldd	r24, Y+1	; 0x01
    48d6:	28 2f       	mov	r18, r24
    48d8:	30 e0       	ldi	r19, 0x00	; 0
    48da:	8a 81       	ldd	r24, Y+2	; 0x02
    48dc:	9b 81       	ldd	r25, Y+3	; 0x03
    48de:	fc 01       	movw	r30, r24
    48e0:	e2 0f       	add	r30, r18
    48e2:	f3 1f       	adc	r31, r19
    48e4:	80 81       	ld	r24, Z
    48e6:	88 23       	and	r24, r24
    48e8:	39 f7       	brne	.-50     	; 0x48b8 <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(String[i]);
		i++;
	}
}
    48ea:	0f 90       	pop	r0
    48ec:	0f 90       	pop	r0
    48ee:	0f 90       	pop	r0
    48f0:	cf 91       	pop	r28
    48f2:	df 91       	pop	r29
    48f4:	08 95       	ret

000048f6 <LCD_voidSetPos>:


void LCD_voidSetPos(u8 x, u8 y)
{
    48f6:	df 93       	push	r29
    48f8:	cf 93       	push	r28
    48fa:	00 d0       	rcall	.+0      	; 0x48fc <LCD_voidSetPos+0x6>
    48fc:	0f 92       	push	r0
    48fe:	cd b7       	in	r28, 0x3d	; 61
    4900:	de b7       	in	r29, 0x3e	; 62
    4902:	8a 83       	std	Y+2, r24	; 0x02
    4904:	6b 83       	std	Y+3, r22	; 0x03
	u8 adress;
	if (x==first_line_pos)
    4906:	8a 81       	ldd	r24, Y+2	; 0x02
    4908:	88 23       	and	r24, r24
    490a:	19 f4       	brne	.+6      	; 0x4912 <LCD_voidSetPos+0x1c>
	{
		adress=y+first_line_add;
    490c:	8b 81       	ldd	r24, Y+3	; 0x03
    490e:	89 83       	std	Y+1, r24	; 0x01
    4910:	06 c0       	rjmp	.+12     	; 0x491e <LCD_voidSetPos+0x28>
	}
	else if (x==sec_line_pos)
    4912:	8a 81       	ldd	r24, Y+2	; 0x02
    4914:	81 30       	cpi	r24, 0x01	; 1
    4916:	19 f4       	brne	.+6      	; 0x491e <LCD_voidSetPos+0x28>
	{
		adress=y+sec_line_add;
    4918:	8b 81       	ldd	r24, Y+3	; 0x03
    491a:	80 5c       	subi	r24, 0xC0	; 192
    491c:	89 83       	std	Y+1, r24	; 0x01
	}
	LCD_voidSendCommand(adress|LCD_SetAddressDDRAM);
    491e:	89 81       	ldd	r24, Y+1	; 0x01
    4920:	80 68       	ori	r24, 0x80	; 128
    4922:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
}
    4926:	0f 90       	pop	r0
    4928:	0f 90       	pop	r0
    492a:	0f 90       	pop	r0
    492c:	cf 91       	pop	r28
    492e:	df 91       	pop	r29
    4930:	08 95       	ret

00004932 <LCD_voidSpecialCharacter>:

void LCD_voidSpecialCharacter (u8 block_no , u8 *special, u8 x, u8 y)
{
    4932:	df 93       	push	r29
    4934:	cf 93       	push	r28
    4936:	cd b7       	in	r28, 0x3d	; 61
    4938:	de b7       	in	r29, 0x3e	; 62
    493a:	27 97       	sbiw	r28, 0x07	; 7
    493c:	0f b6       	in	r0, 0x3f	; 63
    493e:	f8 94       	cli
    4940:	de bf       	out	0x3e, r29	; 62
    4942:	0f be       	out	0x3f, r0	; 63
    4944:	cd bf       	out	0x3d, r28	; 61
    4946:	8b 83       	std	Y+3, r24	; 0x03
    4948:	7d 83       	std	Y+5, r23	; 0x05
    494a:	6c 83       	std	Y+4, r22	; 0x04
    494c:	4e 83       	std	Y+6, r20	; 0x06
    494e:	2f 83       	std	Y+7, r18	; 0x07
	u8 adress;
	u8 counter;
	adress = block_no*8;
    4950:	8b 81       	ldd	r24, Y+3	; 0x03
    4952:	88 2f       	mov	r24, r24
    4954:	90 e0       	ldi	r25, 0x00	; 0
    4956:	88 0f       	add	r24, r24
    4958:	99 1f       	adc	r25, r25
    495a:	88 0f       	add	r24, r24
    495c:	99 1f       	adc	r25, r25
    495e:	88 0f       	add	r24, r24
    4960:	99 1f       	adc	r25, r25
    4962:	8a 83       	std	Y+2, r24	; 0x02
	LCD_voidSendCommand(adress|LCD_SetAddressCGRAM);
    4964:	8a 81       	ldd	r24, Y+2	; 0x02
    4966:	80 64       	ori	r24, 0x40	; 64
    4968:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
	for (counter=0; counter<8;counter++)
    496c:	19 82       	std	Y+1, r1	; 0x01
    496e:	0e c0       	rjmp	.+28     	; 0x498c <LCD_voidSpecialCharacter+0x5a>
	{
		LCD_voidSendData(special[counter]);
    4970:	89 81       	ldd	r24, Y+1	; 0x01
    4972:	28 2f       	mov	r18, r24
    4974:	30 e0       	ldi	r19, 0x00	; 0
    4976:	8c 81       	ldd	r24, Y+4	; 0x04
    4978:	9d 81       	ldd	r25, Y+5	; 0x05
    497a:	fc 01       	movw	r30, r24
    497c:	e2 0f       	add	r30, r18
    497e:	f3 1f       	adc	r31, r19
    4980:	80 81       	ld	r24, Z
    4982:	0e 94 36 22 	call	0x446c	; 0x446c <LCD_voidSendData>
{
	u8 adress;
	u8 counter;
	adress = block_no*8;
	LCD_voidSendCommand(adress|LCD_SetAddressCGRAM);
	for (counter=0; counter<8;counter++)
    4986:	89 81       	ldd	r24, Y+1	; 0x01
    4988:	8f 5f       	subi	r24, 0xFF	; 255
    498a:	89 83       	std	Y+1, r24	; 0x01
    498c:	89 81       	ldd	r24, Y+1	; 0x01
    498e:	88 30       	cpi	r24, 0x08	; 8
    4990:	78 f3       	brcs	.-34     	; 0x4970 <LCD_voidSpecialCharacter+0x3e>
	{
		LCD_voidSendData(special[counter]);
	}
	//go back to DDRAM
	LCD_voidSetPos(x,y);
    4992:	8e 81       	ldd	r24, Y+6	; 0x06
    4994:	6f 81       	ldd	r22, Y+7	; 0x07
    4996:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <LCD_voidSetPos>
	LCD_voidSendData(block_no);
    499a:	8b 81       	ldd	r24, Y+3	; 0x03
    499c:	0e 94 36 22 	call	0x446c	; 0x446c <LCD_voidSendData>
}
    49a0:	27 96       	adiw	r28, 0x07	; 7
    49a2:	0f b6       	in	r0, 0x3f	; 63
    49a4:	f8 94       	cli
    49a6:	de bf       	out	0x3e, r29	; 62
    49a8:	0f be       	out	0x3f, r0	; 63
    49aa:	cd bf       	out	0x3d, r28	; 61
    49ac:	cf 91       	pop	r28
    49ae:	df 91       	pop	r29
    49b0:	08 95       	ret

000049b2 <LCD_voidClear>:

void LCD_voidClear()
{
    49b2:	df 93       	push	r29
    49b4:	cf 93       	push	r28
    49b6:	cd b7       	in	r28, 0x3d	; 61
    49b8:	de b7       	in	r29, 0x3e	; 62
    49ba:	2e 97       	sbiw	r28, 0x0e	; 14
    49bc:	0f b6       	in	r0, 0x3f	; 63
    49be:	f8 94       	cli
    49c0:	de bf       	out	0x3e, r29	; 62
    49c2:	0f be       	out	0x3f, r0	; 63
    49c4:	cd bf       	out	0x3d, r28	; 61
	LCD_voidSendCommand(LCD_8BitClearDisplay);
    49c6:	81 e0       	ldi	r24, 0x01	; 1
    49c8:	0e 94 14 22 	call	0x4428	; 0x4428 <LCD_voidSendCommand>
    49cc:	80 e0       	ldi	r24, 0x00	; 0
    49ce:	90 e0       	ldi	r25, 0x00	; 0
    49d0:	a0 e0       	ldi	r26, 0x00	; 0
    49d2:	b0 e4       	ldi	r27, 0x40	; 64
    49d4:	8b 87       	std	Y+11, r24	; 0x0b
    49d6:	9c 87       	std	Y+12, r25	; 0x0c
    49d8:	ad 87       	std	Y+13, r26	; 0x0d
    49da:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    49dc:	6b 85       	ldd	r22, Y+11	; 0x0b
    49de:	7c 85       	ldd	r23, Y+12	; 0x0c
    49e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    49e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    49e4:	20 e0       	ldi	r18, 0x00	; 0
    49e6:	30 e0       	ldi	r19, 0x00	; 0
    49e8:	4a ef       	ldi	r20, 0xFA	; 250
    49ea:	54 e4       	ldi	r21, 0x44	; 68
    49ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49f0:	dc 01       	movw	r26, r24
    49f2:	cb 01       	movw	r24, r22
    49f4:	8f 83       	std	Y+7, r24	; 0x07
    49f6:	98 87       	std	Y+8, r25	; 0x08
    49f8:	a9 87       	std	Y+9, r26	; 0x09
    49fa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    49fc:	6f 81       	ldd	r22, Y+7	; 0x07
    49fe:	78 85       	ldd	r23, Y+8	; 0x08
    4a00:	89 85       	ldd	r24, Y+9	; 0x09
    4a02:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a04:	20 e0       	ldi	r18, 0x00	; 0
    4a06:	30 e0       	ldi	r19, 0x00	; 0
    4a08:	40 e8       	ldi	r20, 0x80	; 128
    4a0a:	5f e3       	ldi	r21, 0x3F	; 63
    4a0c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4a10:	88 23       	and	r24, r24
    4a12:	2c f4       	brge	.+10     	; 0x4a1e <LCD_voidClear+0x6c>
		__ticks = 1;
    4a14:	81 e0       	ldi	r24, 0x01	; 1
    4a16:	90 e0       	ldi	r25, 0x00	; 0
    4a18:	9e 83       	std	Y+6, r25	; 0x06
    4a1a:	8d 83       	std	Y+5, r24	; 0x05
    4a1c:	3f c0       	rjmp	.+126    	; 0x4a9c <LCD_voidClear+0xea>
	else if (__tmp > 65535)
    4a1e:	6f 81       	ldd	r22, Y+7	; 0x07
    4a20:	78 85       	ldd	r23, Y+8	; 0x08
    4a22:	89 85       	ldd	r24, Y+9	; 0x09
    4a24:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a26:	20 e0       	ldi	r18, 0x00	; 0
    4a28:	3f ef       	ldi	r19, 0xFF	; 255
    4a2a:	4f e7       	ldi	r20, 0x7F	; 127
    4a2c:	57 e4       	ldi	r21, 0x47	; 71
    4a2e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4a32:	18 16       	cp	r1, r24
    4a34:	4c f5       	brge	.+82     	; 0x4a88 <LCD_voidClear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a36:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a38:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a3e:	20 e0       	ldi	r18, 0x00	; 0
    4a40:	30 e0       	ldi	r19, 0x00	; 0
    4a42:	40 e2       	ldi	r20, 0x20	; 32
    4a44:	51 e4       	ldi	r21, 0x41	; 65
    4a46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a4a:	dc 01       	movw	r26, r24
    4a4c:	cb 01       	movw	r24, r22
    4a4e:	bc 01       	movw	r22, r24
    4a50:	cd 01       	movw	r24, r26
    4a52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a56:	dc 01       	movw	r26, r24
    4a58:	cb 01       	movw	r24, r22
    4a5a:	9e 83       	std	Y+6, r25	; 0x06
    4a5c:	8d 83       	std	Y+5, r24	; 0x05
    4a5e:	0f c0       	rjmp	.+30     	; 0x4a7e <LCD_voidClear+0xcc>
    4a60:	88 ec       	ldi	r24, 0xC8	; 200
    4a62:	90 e0       	ldi	r25, 0x00	; 0
    4a64:	9c 83       	std	Y+4, r25	; 0x04
    4a66:	8b 83       	std	Y+3, r24	; 0x03
    4a68:	8b 81       	ldd	r24, Y+3	; 0x03
    4a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    4a6c:	01 97       	sbiw	r24, 0x01	; 1
    4a6e:	f1 f7       	brne	.-4      	; 0x4a6c <LCD_voidClear+0xba>
    4a70:	9c 83       	std	Y+4, r25	; 0x04
    4a72:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a74:	8d 81       	ldd	r24, Y+5	; 0x05
    4a76:	9e 81       	ldd	r25, Y+6	; 0x06
    4a78:	01 97       	sbiw	r24, 0x01	; 1
    4a7a:	9e 83       	std	Y+6, r25	; 0x06
    4a7c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a7e:	8d 81       	ldd	r24, Y+5	; 0x05
    4a80:	9e 81       	ldd	r25, Y+6	; 0x06
    4a82:	00 97       	sbiw	r24, 0x00	; 0
    4a84:	69 f7       	brne	.-38     	; 0x4a60 <LCD_voidClear+0xae>
    4a86:	14 c0       	rjmp	.+40     	; 0x4ab0 <LCD_voidClear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a88:	6f 81       	ldd	r22, Y+7	; 0x07
    4a8a:	78 85       	ldd	r23, Y+8	; 0x08
    4a8c:	89 85       	ldd	r24, Y+9	; 0x09
    4a8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a90:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a94:	dc 01       	movw	r26, r24
    4a96:	cb 01       	movw	r24, r22
    4a98:	9e 83       	std	Y+6, r25	; 0x06
    4a9a:	8d 83       	std	Y+5, r24	; 0x05
    4a9c:	8d 81       	ldd	r24, Y+5	; 0x05
    4a9e:	9e 81       	ldd	r25, Y+6	; 0x06
    4aa0:	9a 83       	std	Y+2, r25	; 0x02
    4aa2:	89 83       	std	Y+1, r24	; 0x01
    4aa4:	89 81       	ldd	r24, Y+1	; 0x01
    4aa6:	9a 81       	ldd	r25, Y+2	; 0x02
    4aa8:	01 97       	sbiw	r24, 0x01	; 1
    4aaa:	f1 f7       	brne	.-4      	; 0x4aa8 <LCD_voidClear+0xf6>
    4aac:	9a 83       	std	Y+2, r25	; 0x02
    4aae:	89 83       	std	Y+1, r24	; 0x01
	//wait for 1.53ms
	_delay_ms(2);
}
    4ab0:	2e 96       	adiw	r28, 0x0e	; 14
    4ab2:	0f b6       	in	r0, 0x3f	; 63
    4ab4:	f8 94       	cli
    4ab6:	de bf       	out	0x3e, r29	; 62
    4ab8:	0f be       	out	0x3f, r0	; 63
    4aba:	cd bf       	out	0x3d, r28	; 61
    4abc:	cf 91       	pop	r28
    4abe:	df 91       	pop	r29
    4ac0:	08 95       	ret

00004ac2 <LCD_voidSendNumber>:
void LCD_voidSendNumber(s32 num) {
    4ac2:	0f 93       	push	r16
    4ac4:	1f 93       	push	r17
    4ac6:	df 93       	push	r29
    4ac8:	cf 93       	push	r28
    4aca:	cd b7       	in	r28, 0x3d	; 61
    4acc:	de b7       	in	r29, 0x3e	; 62
    4ace:	a0 97       	sbiw	r28, 0x20	; 32
    4ad0:	0f b6       	in	r0, 0x3f	; 63
    4ad2:	f8 94       	cli
    4ad4:	de bf       	out	0x3e, r29	; 62
    4ad6:	0f be       	out	0x3f, r0	; 63
    4ad8:	cd bf       	out	0x3d, r28	; 61
    4ada:	6d 8f       	std	Y+29, r22	; 0x1d
    4adc:	7e 8f       	std	Y+30, r23	; 0x1e
    4ade:	8f 8f       	std	Y+31, r24	; 0x1f
    4ae0:	98 a3       	std	Y+32, r25	; 0x20
    s8 counter;
    u8 length = 0;
    4ae2:	1f 82       	std	Y+7, r1	; 0x07
    u8 StringStart = 0;
    4ae4:	1e 82       	std	Y+6, r1	; 0x06
    u8 IsNegative = 0;
    4ae6:	1d 82       	std	Y+5, r1	; 0x05
    u8 str[20];

    if (num < 0) {
    4ae8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4aea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4aec:	af 8d       	ldd	r26, Y+31	; 0x1f
    4aee:	b8 a1       	ldd	r27, Y+32	; 0x20
    4af0:	bb 23       	and	r27, r27
    4af2:	c4 f4       	brge	.+48     	; 0x4b24 <LCD_voidSendNumber+0x62>
        num = -num;
    4af4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4af6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4af8:	af 8d       	ldd	r26, Y+31	; 0x1f
    4afa:	b8 a1       	ldd	r27, Y+32	; 0x20
    4afc:	b0 95       	com	r27
    4afe:	a0 95       	com	r26
    4b00:	90 95       	com	r25
    4b02:	81 95       	neg	r24
    4b04:	9f 4f       	sbci	r25, 0xFF	; 255
    4b06:	af 4f       	sbci	r26, 0xFF	; 255
    4b08:	bf 4f       	sbci	r27, 0xFF	; 255
    4b0a:	8d 8f       	std	Y+29, r24	; 0x1d
    4b0c:	9e 8f       	std	Y+30, r25	; 0x1e
    4b0e:	af 8f       	std	Y+31, r26	; 0x1f
    4b10:	b8 a3       	std	Y+32, r27	; 0x20
        IsNegative = 1;
    4b12:	81 e0       	ldi	r24, 0x01	; 1
    4b14:	8d 83       	std	Y+5, r24	; 0x05
        StringStart = 1;
    4b16:	81 e0       	ldi	r24, 0x01	; 1
    4b18:	8e 83       	std	Y+6, r24	; 0x06
        str[0] = '-';
    4b1a:	8d e2       	ldi	r24, 0x2D	; 45
    4b1c:	89 87       	std	Y+9, r24	; 0x09
        length++;
    4b1e:	8f 81       	ldd	r24, Y+7	; 0x07
    4b20:	8f 5f       	subi	r24, 0xFF	; 255
    4b22:	8f 83       	std	Y+7, r24	; 0x07
    }

    u32 temp_num = num;
    4b24:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4b26:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4b28:	af 8d       	ldd	r26, Y+31	; 0x1f
    4b2a:	b8 a1       	ldd	r27, Y+32	; 0x20
    4b2c:	89 83       	std	Y+1, r24	; 0x01
    4b2e:	9a 83       	std	Y+2, r25	; 0x02
    4b30:	ab 83       	std	Y+3, r26	; 0x03
    4b32:	bc 83       	std	Y+4, r27	; 0x04
    do {
        temp_num /= 10;
    4b34:	89 81       	ldd	r24, Y+1	; 0x01
    4b36:	9a 81       	ldd	r25, Y+2	; 0x02
    4b38:	ab 81       	ldd	r26, Y+3	; 0x03
    4b3a:	bc 81       	ldd	r27, Y+4	; 0x04
    4b3c:	2a e0       	ldi	r18, 0x0A	; 10
    4b3e:	30 e0       	ldi	r19, 0x00	; 0
    4b40:	40 e0       	ldi	r20, 0x00	; 0
    4b42:	50 e0       	ldi	r21, 0x00	; 0
    4b44:	bc 01       	movw	r22, r24
    4b46:	cd 01       	movw	r24, r26
    4b48:	0e 94 3a 29 	call	0x5274	; 0x5274 <__udivmodsi4>
    4b4c:	da 01       	movw	r26, r20
    4b4e:	c9 01       	movw	r24, r18
    4b50:	89 83       	std	Y+1, r24	; 0x01
    4b52:	9a 83       	std	Y+2, r25	; 0x02
    4b54:	ab 83       	std	Y+3, r26	; 0x03
    4b56:	bc 83       	std	Y+4, r27	; 0x04
        length++;
    4b58:	8f 81       	ldd	r24, Y+7	; 0x07
    4b5a:	8f 5f       	subi	r24, 0xFF	; 255
    4b5c:	8f 83       	std	Y+7, r24	; 0x07
    } while (temp_num > 0);
    4b5e:	89 81       	ldd	r24, Y+1	; 0x01
    4b60:	9a 81       	ldd	r25, Y+2	; 0x02
    4b62:	ab 81       	ldd	r26, Y+3	; 0x03
    4b64:	bc 81       	ldd	r27, Y+4	; 0x04
    4b66:	00 97       	sbiw	r24, 0x00	; 0
    4b68:	a1 05       	cpc	r26, r1
    4b6a:	b1 05       	cpc	r27, r1
    4b6c:	19 f7       	brne	.-58     	; 0x4b34 <LCD_voidSendNumber+0x72>

    for (counter = length - 1; counter >= StringStart; counter--) {
    4b6e:	8f 81       	ldd	r24, Y+7	; 0x07
    4b70:	81 50       	subi	r24, 0x01	; 1
    4b72:	88 87       	std	Y+8, r24	; 0x08
    4b74:	30 c0       	rjmp	.+96     	; 0x4bd6 <LCD_voidSendNumber+0x114>
        str[counter] = num % 10 + '0';
    4b76:	88 85       	ldd	r24, Y+8	; 0x08
    4b78:	08 2f       	mov	r16, r24
    4b7a:	11 27       	eor	r17, r17
    4b7c:	07 fd       	sbrc	r16, 7
    4b7e:	10 95       	com	r17
    4b80:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4b82:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4b84:	af 8d       	ldd	r26, Y+31	; 0x1f
    4b86:	b8 a1       	ldd	r27, Y+32	; 0x20
    4b88:	2a e0       	ldi	r18, 0x0A	; 10
    4b8a:	30 e0       	ldi	r19, 0x00	; 0
    4b8c:	40 e0       	ldi	r20, 0x00	; 0
    4b8e:	50 e0       	ldi	r21, 0x00	; 0
    4b90:	bc 01       	movw	r22, r24
    4b92:	cd 01       	movw	r24, r26
    4b94:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <__divmodsi4>
    4b98:	dc 01       	movw	r26, r24
    4b9a:	cb 01       	movw	r24, r22
    4b9c:	28 2f       	mov	r18, r24
    4b9e:	20 5d       	subi	r18, 0xD0	; 208
    4ba0:	ce 01       	movw	r24, r28
    4ba2:	09 96       	adiw	r24, 0x09	; 9
    4ba4:	fc 01       	movw	r30, r24
    4ba6:	e0 0f       	add	r30, r16
    4ba8:	f1 1f       	adc	r31, r17
    4baa:	20 83       	st	Z, r18
        num /= 10;
    4bac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4bae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4bb0:	af 8d       	ldd	r26, Y+31	; 0x1f
    4bb2:	b8 a1       	ldd	r27, Y+32	; 0x20
    4bb4:	2a e0       	ldi	r18, 0x0A	; 10
    4bb6:	30 e0       	ldi	r19, 0x00	; 0
    4bb8:	40 e0       	ldi	r20, 0x00	; 0
    4bba:	50 e0       	ldi	r21, 0x00	; 0
    4bbc:	bc 01       	movw	r22, r24
    4bbe:	cd 01       	movw	r24, r26
    4bc0:	0e 94 5c 29 	call	0x52b8	; 0x52b8 <__divmodsi4>
    4bc4:	da 01       	movw	r26, r20
    4bc6:	c9 01       	movw	r24, r18
    4bc8:	8d 8f       	std	Y+29, r24	; 0x1d
    4bca:	9e 8f       	std	Y+30, r25	; 0x1e
    4bcc:	af 8f       	std	Y+31, r26	; 0x1f
    4bce:	b8 a3       	std	Y+32, r27	; 0x20
    do {
        temp_num /= 10;
        length++;
    } while (temp_num > 0);

    for (counter = length - 1; counter >= StringStart; counter--) {
    4bd0:	88 85       	ldd	r24, Y+8	; 0x08
    4bd2:	81 50       	subi	r24, 0x01	; 1
    4bd4:	88 87       	std	Y+8, r24	; 0x08
    4bd6:	88 85       	ldd	r24, Y+8	; 0x08
    4bd8:	28 2f       	mov	r18, r24
    4bda:	33 27       	eor	r19, r19
    4bdc:	27 fd       	sbrc	r18, 7
    4bde:	30 95       	com	r19
    4be0:	8e 81       	ldd	r24, Y+6	; 0x06
    4be2:	88 2f       	mov	r24, r24
    4be4:	90 e0       	ldi	r25, 0x00	; 0
    4be6:	28 17       	cp	r18, r24
    4be8:	39 07       	cpc	r19, r25
    4bea:	2c f6       	brge	.-118    	; 0x4b76 <LCD_voidSendNumber+0xb4>
        str[counter] = num % 10 + '0';
        num /= 10;
    }
    str[length] = '\0';
    4bec:	8f 81       	ldd	r24, Y+7	; 0x07
    4bee:	28 2f       	mov	r18, r24
    4bf0:	30 e0       	ldi	r19, 0x00	; 0
    4bf2:	ce 01       	movw	r24, r28
    4bf4:	09 96       	adiw	r24, 0x09	; 9
    4bf6:	fc 01       	movw	r30, r24
    4bf8:	e2 0f       	add	r30, r18
    4bfa:	f3 1f       	adc	r31, r19
    4bfc:	10 82       	st	Z, r1
    LCD_voidSendString(str);
    4bfe:	ce 01       	movw	r24, r28
    4c00:	09 96       	adiw	r24, 0x09	; 9
    4c02:	0e 94 52 24 	call	0x48a4	; 0x48a4 <LCD_voidSendString>
}
    4c06:	a0 96       	adiw	r28, 0x20	; 32
    4c08:	0f b6       	in	r0, 0x3f	; 63
    4c0a:	f8 94       	cli
    4c0c:	de bf       	out	0x3e, r29	; 62
    4c0e:	0f be       	out	0x3f, r0	; 63
    4c10:	cd bf       	out	0x3d, r28	; 61
    4c12:	cf 91       	pop	r28
    4c14:	df 91       	pop	r29
    4c16:	1f 91       	pop	r17
    4c18:	0f 91       	pop	r16
    4c1a:	08 95       	ret

00004c1c <LM35_voidInit>:

#include "LM35_Interface.h"
#include <util/delay.h>
#include "LM35_Config.h"
void LM35_voidInit()
{
    4c1c:	df 93       	push	r29
    4c1e:	cf 93       	push	r28
    4c20:	cd b7       	in	r28, 0x3d	; 61
    4c22:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(LM35Group,LM35Pin,Input);
    4c24:	81 e0       	ldi	r24, 0x01	; 1
    4c26:	63 e0       	ldi	r22, 0x03	; 3
    4c28:	40 e0       	ldi	r20, 0x00	; 0
    4c2a:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    4c2e:	cf 91       	pop	r28
    4c30:	df 91       	pop	r29
    4c32:	08 95       	ret

00004c34 <LM35_voidRead>:

void LM35_voidRead(u16 *temp)
{
    4c34:	df 93       	push	r29
    4c36:	cf 93       	push	r28
    4c38:	00 d0       	rcall	.+0      	; 0x4c3a <LM35_voidRead+0x6>
    4c3a:	cd b7       	in	r28, 0x3d	; 61
    4c3c:	de b7       	in	r29, 0x3e	; 62
    4c3e:	9a 83       	std	Y+2, r25	; 0x02
    4c40:	89 83       	std	Y+1, r24	; 0x01
	ADC_voidReadResultPolling(LM35Pin,temp);
    4c42:	29 81       	ldd	r18, Y+1	; 0x01
    4c44:	3a 81       	ldd	r19, Y+2	; 0x02
    4c46:	83 e0       	ldi	r24, 0x03	; 3
    4c48:	b9 01       	movw	r22, r18
    4c4a:	0e 94 6e 18 	call	0x30dc	; 0x30dc <ADC_voidReadResultPolling>
	*temp=((u32)(*temp)*ADCRefmV)/DACRes; //convert ot equevilant mV
    4c4e:	e9 81       	ldd	r30, Y+1	; 0x01
    4c50:	fa 81       	ldd	r31, Y+2	; 0x02
    4c52:	80 81       	ld	r24, Z
    4c54:	91 81       	ldd	r25, Z+1	; 0x01
    4c56:	cc 01       	movw	r24, r24
    4c58:	a0 e0       	ldi	r26, 0x00	; 0
    4c5a:	b0 e0       	ldi	r27, 0x00	; 0
    4c5c:	28 e8       	ldi	r18, 0x88	; 136
    4c5e:	33 e1       	ldi	r19, 0x13	; 19
    4c60:	40 e0       	ldi	r20, 0x00	; 0
    4c62:	50 e0       	ldi	r21, 0x00	; 0
    4c64:	bc 01       	movw	r22, r24
    4c66:	cd 01       	movw	r24, r26
    4c68:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__mulsi3>
    4c6c:	dc 01       	movw	r26, r24
    4c6e:	cb 01       	movw	r24, r22
    4c70:	07 2e       	mov	r0, r23
    4c72:	7a e0       	ldi	r23, 0x0A	; 10
    4c74:	b6 95       	lsr	r27
    4c76:	a7 95       	ror	r26
    4c78:	97 95       	ror	r25
    4c7a:	87 95       	ror	r24
    4c7c:	7a 95       	dec	r23
    4c7e:	d1 f7       	brne	.-12     	; 0x4c74 <LM35_voidRead+0x40>
    4c80:	70 2d       	mov	r23, r0
    4c82:	e9 81       	ldd	r30, Y+1	; 0x01
    4c84:	fa 81       	ldd	r31, Y+2	; 0x02
    4c86:	91 83       	std	Z+1, r25	; 0x01
    4c88:	80 83       	st	Z, r24
	*temp= (*temp)/10.00;
    4c8a:	e9 81       	ldd	r30, Y+1	; 0x01
    4c8c:	fa 81       	ldd	r31, Y+2	; 0x02
    4c8e:	80 81       	ld	r24, Z
    4c90:	91 81       	ldd	r25, Z+1	; 0x01
    4c92:	cc 01       	movw	r24, r24
    4c94:	a0 e0       	ldi	r26, 0x00	; 0
    4c96:	b0 e0       	ldi	r27, 0x00	; 0
    4c98:	bc 01       	movw	r22, r24
    4c9a:	cd 01       	movw	r24, r26
    4c9c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    4ca0:	dc 01       	movw	r26, r24
    4ca2:	cb 01       	movw	r24, r22
    4ca4:	bc 01       	movw	r22, r24
    4ca6:	cd 01       	movw	r24, r26
    4ca8:	20 e0       	ldi	r18, 0x00	; 0
    4caa:	30 e0       	ldi	r19, 0x00	; 0
    4cac:	40 e2       	ldi	r20, 0x20	; 32
    4cae:	51 e4       	ldi	r21, 0x41	; 65
    4cb0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4cb4:	dc 01       	movw	r26, r24
    4cb6:	cb 01       	movw	r24, r22
    4cb8:	bc 01       	movw	r22, r24
    4cba:	cd 01       	movw	r24, r26
    4cbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cc0:	dc 01       	movw	r26, r24
    4cc2:	cb 01       	movw	r24, r22
    4cc4:	e9 81       	ldd	r30, Y+1	; 0x01
    4cc6:	fa 81       	ldd	r31, Y+2	; 0x02
    4cc8:	91 83       	std	Z+1, r25	; 0x01
    4cca:	80 83       	st	Z, r24
}
    4ccc:	0f 90       	pop	r0
    4cce:	0f 90       	pop	r0
    4cd0:	cf 91       	pop	r28
    4cd2:	df 91       	pop	r29
    4cd4:	08 95       	ret

00004cd6 <LDR_voidInit>:
 */

#include "LDR_Interface.h"

void LDR_voidInit()
{
    4cd6:	df 93       	push	r29
    4cd8:	cf 93       	push	r28
    4cda:	00 d0       	rcall	.+0      	; 0x4cdc <LDR_voidInit+0x6>
    4cdc:	0f 92       	push	r0
    4cde:	cd b7       	in	r28, 0x3d	; 61
    4ce0:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(LDRGroup,LDRPin,Input);
    4ce2:	81 e0       	ldi	r24, 0x01	; 1
    4ce4:	64 e0       	ldi	r22, 0x04	; 4
    4ce6:	40 e0       	ldi	r20, 0x00	; 0
    4ce8:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	ADCInformation ADCInformationLDR;
	ADCInformationLDR.AutoTriggerState=LDR_ADC_AutoTriggerState;
    4cec:	19 82       	std	Y+1, r1	; 0x01
	ADCInformationLDR.TriggerSource=LDR_ADC_TriggerSource;
    4cee:	1a 82       	std	Y+2, r1	; 0x02
	ADCInformationLDR.DivisionFactor=LDR_ADC_DivisionFactor;
    4cf0:	83 e0       	ldi	r24, 0x03	; 3
    4cf2:	8b 83       	std	Y+3, r24	; 0x03
#if LDRMode==Polling
	ADC_voidInitPolling(ADCInformationLDR);
    4cf4:	69 81       	ldd	r22, Y+1	; 0x01
    4cf6:	7a 81       	ldd	r23, Y+2	; 0x02
    4cf8:	8b 81       	ldd	r24, Y+3	; 0x03
    4cfa:	0e 94 03 18 	call	0x3006	; 0x3006 <ADC_voidInitPolling>
#elif LDRMode==Interrupt
	ADC_voidInitInterrupt();
#endif
}
    4cfe:	0f 90       	pop	r0
    4d00:	0f 90       	pop	r0
    4d02:	0f 90       	pop	r0
    4d04:	cf 91       	pop	r28
    4d06:	df 91       	pop	r29
    4d08:	08 95       	ret

00004d0a <LDR_voidRead>:

void LDR_voidRead(u16 *Light)
{
    4d0a:	df 93       	push	r29
    4d0c:	cf 93       	push	r28
    4d0e:	00 d0       	rcall	.+0      	; 0x4d10 <LDR_voidRead+0x6>
    4d10:	cd b7       	in	r28, 0x3d	; 61
    4d12:	de b7       	in	r29, 0x3e	; 62
    4d14:	9a 83       	std	Y+2, r25	; 0x02
    4d16:	89 83       	std	Y+1, r24	; 0x01
#if LDRMode==Polling
	ADC_voidReadResultPolling(LDRPin,Light);
    4d18:	29 81       	ldd	r18, Y+1	; 0x01
    4d1a:	3a 81       	ldd	r19, Y+2	; 0x02
    4d1c:	84 e0       	ldi	r24, 0x04	; 4
    4d1e:	b9 01       	movw	r22, r18
    4d20:	0e 94 6e 18 	call	0x30dc	; 0x30dc <ADC_voidReadResultPolling>
	*Light=((u32)(*Light)*ADCRefmV)/DACRes;  //convert ot equevilant mV
    4d24:	e9 81       	ldd	r30, Y+1	; 0x01
    4d26:	fa 81       	ldd	r31, Y+2	; 0x02
    4d28:	80 81       	ld	r24, Z
    4d2a:	91 81       	ldd	r25, Z+1	; 0x01
    4d2c:	cc 01       	movw	r24, r24
    4d2e:	a0 e0       	ldi	r26, 0x00	; 0
    4d30:	b0 e0       	ldi	r27, 0x00	; 0
    4d32:	28 e8       	ldi	r18, 0x88	; 136
    4d34:	33 e1       	ldi	r19, 0x13	; 19
    4d36:	40 e0       	ldi	r20, 0x00	; 0
    4d38:	50 e0       	ldi	r21, 0x00	; 0
    4d3a:	bc 01       	movw	r22, r24
    4d3c:	cd 01       	movw	r24, r26
    4d3e:	0e 94 f4 28 	call	0x51e8	; 0x51e8 <__mulsi3>
    4d42:	dc 01       	movw	r26, r24
    4d44:	cb 01       	movw	r24, r22
    4d46:	07 2e       	mov	r0, r23
    4d48:	7a e0       	ldi	r23, 0x0A	; 10
    4d4a:	b6 95       	lsr	r27
    4d4c:	a7 95       	ror	r26
    4d4e:	97 95       	ror	r25
    4d50:	87 95       	ror	r24
    4d52:	7a 95       	dec	r23
    4d54:	d1 f7       	brne	.-12     	; 0x4d4a <LDR_voidRead+0x40>
    4d56:	70 2d       	mov	r23, r0
    4d58:	e9 81       	ldd	r30, Y+1	; 0x01
    4d5a:	fa 81       	ldd	r31, Y+2	; 0x02
    4d5c:	91 83       	std	Z+1, r25	; 0x01
    4d5e:	80 83       	st	Z, r24
#elif LM35Mode==Interrupt
#endif
}
    4d60:	0f 90       	pop	r0
    4d62:	0f 90       	pop	r0
    4d64:	cf 91       	pop	r28
    4d66:	df 91       	pop	r29
    4d68:	08 95       	ret

00004d6a <KEYPAD_voidInit>:
#include "Keypad_Interface.h"
#include "../../Common/definition.h"
u8 keypad_value1[Row][Column]= KEYPAD_ARR1;
u8 keypad_value2[Row][Column]=KEYPAD_ARR2;
void KEYPAD_voidInit()
{
    4d6a:	df 93       	push	r29
    4d6c:	cf 93       	push	r28
    4d6e:	cd b7       	in	r28, 0x3d	; 61
    4d70:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortDir(KeypadGroup,0xF0);
    4d72:	84 e0       	ldi	r24, 0x04	; 4
    4d74:	60 ef       	ldi	r22, 0xF0	; 240
    4d76:	0e 94 fa 16 	call	0x2df4	; 0x2df4 <DIO_voidSetPortDir>
	DIO_voidSetPortValue(KeypadGroup,0xFF);
    4d7a:	84 e0       	ldi	r24, 0x04	; 4
    4d7c:	6f ef       	ldi	r22, 0xFF	; 255
    4d7e:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
}
    4d82:	cf 91       	pop	r28
    4d84:	df 91       	pop	r29
    4d86:	08 95       	ret

00004d88 <KEYPAD_u8GetValue1>:

u8 KEYPAD_u8GetValue1()
{
    4d88:	df 93       	push	r29
    4d8a:	cf 93       	push	r28
    4d8c:	00 d0       	rcall	.+0      	; 0x4d8e <KEYPAD_u8GetValue1+0x6>
    4d8e:	0f 92       	push	r0
    4d90:	cd b7       	in	r28, 0x3d	; 61
    4d92:	de b7       	in	r29, 0x3e	; 62
	u8 C , R ;
	for(C=0;C<Column;C++)
    4d94:	1a 82       	std	Y+2, r1	; 0x02
    4d96:	38 c0       	rjmp	.+112    	; 0x4e08 <KEYPAD_u8GetValue1+0x80>
	{
		DIO_voidSetPortValue(KeypadGroup,0xFF);
    4d98:	84 e0       	ldi	r24, 0x04	; 4
    4d9a:	6f ef       	ldi	r22, 0xFF	; 255
    4d9c:	0e 94 42 17 	call	0x2e84	; 0x2e84 <DIO_voidSetPortValue>
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
    4da0:	8a 81       	ldd	r24, Y+2	; 0x02
    4da2:	98 2f       	mov	r25, r24
    4da4:	9c 5f       	subi	r25, 0xFC	; 252
    4da6:	84 e0       	ldi	r24, 0x04	; 4
    4da8:	69 2f       	mov	r22, r25
    4daa:	40 e0       	ldi	r20, 0x00	; 0
    4dac:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		for(R=0;R<Row;R++)
    4db0:	19 82       	std	Y+1, r1	; 0x01
    4db2:	1c c0       	rjmp	.+56     	; 0x4dec <KEYPAD_u8GetValue1+0x64>
		{
			if(DIO_u8ReadPinValue(KeypadGroup,R)== Pressed)
    4db4:	84 e0       	ldi	r24, 0x04	; 4
    4db6:	69 81       	ldd	r22, Y+1	; 0x01
    4db8:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
    4dbc:	88 23       	and	r24, r24
    4dbe:	99 f4       	brne	.+38     	; 0x4de6 <KEYPAD_u8GetValue1+0x5e>
			{
				return keypad_value1[R][C];
    4dc0:	89 81       	ldd	r24, Y+1	; 0x01
    4dc2:	48 2f       	mov	r20, r24
    4dc4:	50 e0       	ldi	r21, 0x00	; 0
    4dc6:	8a 81       	ldd	r24, Y+2	; 0x02
    4dc8:	28 2f       	mov	r18, r24
    4dca:	30 e0       	ldi	r19, 0x00	; 0
    4dcc:	ca 01       	movw	r24, r20
    4dce:	88 0f       	add	r24, r24
    4dd0:	99 1f       	adc	r25, r25
    4dd2:	88 0f       	add	r24, r24
    4dd4:	99 1f       	adc	r25, r25
    4dd6:	82 0f       	add	r24, r18
    4dd8:	93 1f       	adc	r25, r19
    4dda:	fc 01       	movw	r30, r24
    4ddc:	ee 58       	subi	r30, 0x8E	; 142
    4dde:	fe 4f       	sbci	r31, 0xFE	; 254
    4de0:	80 81       	ld	r24, Z
    4de2:	8b 83       	std	Y+3, r24	; 0x03
    4de4:	16 c0       	rjmp	.+44     	; 0x4e12 <KEYPAD_u8GetValue1+0x8a>
	u8 C , R ;
	for(C=0;C<Column;C++)
	{
		DIO_voidSetPortValue(KeypadGroup,0xFF);
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
		for(R=0;R<Row;R++)
    4de6:	89 81       	ldd	r24, Y+1	; 0x01
    4de8:	8f 5f       	subi	r24, 0xFF	; 255
    4dea:	89 83       	std	Y+1, r24	; 0x01
    4dec:	89 81       	ldd	r24, Y+1	; 0x01
    4dee:	84 30       	cpi	r24, 0x04	; 4
    4df0:	08 f3       	brcs	.-62     	; 0x4db4 <KEYPAD_u8GetValue1+0x2c>
			if(DIO_u8ReadPinValue(KeypadGroup,R)== Pressed)
			{
				return keypad_value1[R][C];
			}
		}
		DIO_voidSetPinValue(KeypadGroup,C+Column,High);
    4df2:	8a 81       	ldd	r24, Y+2	; 0x02
    4df4:	98 2f       	mov	r25, r24
    4df6:	9c 5f       	subi	r25, 0xFC	; 252
    4df8:	84 e0       	ldi	r24, 0x04	; 4
    4dfa:	69 2f       	mov	r22, r25
    4dfc:	41 e0       	ldi	r20, 0x01	; 1
    4dfe:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}

u8 KEYPAD_u8GetValue1()
{
	u8 C , R ;
	for(C=0;C<Column;C++)
    4e02:	8a 81       	ldd	r24, Y+2	; 0x02
    4e04:	8f 5f       	subi	r24, 0xFF	; 255
    4e06:	8a 83       	std	Y+2, r24	; 0x02
    4e08:	8a 81       	ldd	r24, Y+2	; 0x02
    4e0a:	84 30       	cpi	r24, 0x04	; 4
    4e0c:	28 f2       	brcs	.-118    	; 0x4d98 <KEYPAD_u8GetValue1+0x10>
				return keypad_value1[R][C];
			}
		}
		DIO_voidSetPinValue(KeypadGroup,C+Column,High);
	}
	return Unpressed ;
    4e0e:	8f ef       	ldi	r24, 0xFF	; 255
    4e10:	8b 83       	std	Y+3, r24	; 0x03
    4e12:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4e14:	0f 90       	pop	r0
    4e16:	0f 90       	pop	r0
    4e18:	0f 90       	pop	r0
    4e1a:	cf 91       	pop	r28
    4e1c:	df 91       	pop	r29
    4e1e:	08 95       	ret

00004e20 <KEYPAD_charGetValue2>:

char KEYPAD_charGetValue2()
{
    4e20:	df 93       	push	r29
    4e22:	cf 93       	push	r28
    4e24:	00 d0       	rcall	.+0      	; 0x4e26 <KEYPAD_charGetValue2+0x6>
    4e26:	00 d0       	rcall	.+0      	; 0x4e28 <KEYPAD_charGetValue2+0x8>
    4e28:	0f 92       	push	r0
    4e2a:	cd b7       	in	r28, 0x3d	; 61
    4e2c:	de b7       	in	r29, 0x3e	; 62
	int C , R ;
	for(C=0;C<Column;C++)
    4e2e:	1c 82       	std	Y+4, r1	; 0x04
    4e30:	1b 82       	std	Y+3, r1	; 0x03
    4e32:	39 c0       	rjmp	.+114    	; 0x4ea6 <KEYPAD_charGetValue2+0x86>
	{
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
    4e34:	8b 81       	ldd	r24, Y+3	; 0x03
    4e36:	98 2f       	mov	r25, r24
    4e38:	9c 5f       	subi	r25, 0xFC	; 252
    4e3a:	84 e0       	ldi	r24, 0x04	; 4
    4e3c:	69 2f       	mov	r22, r25
    4e3e:	40 e0       	ldi	r20, 0x00	; 0
    4e40:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		for(R=0;R<Row;R++)
    4e44:	1a 82       	std	Y+2, r1	; 0x02
    4e46:	19 82       	std	Y+1, r1	; 0x01
    4e48:	1c c0       	rjmp	.+56     	; 0x4e82 <KEYPAD_charGetValue2+0x62>
		{
			if(DIO_u8ReadPinValue(KeypadGroup,R)== Pressed)
    4e4a:	99 81       	ldd	r25, Y+1	; 0x01
    4e4c:	84 e0       	ldi	r24, 0x04	; 4
    4e4e:	69 2f       	mov	r22, r25
    4e50:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
    4e54:	88 23       	and	r24, r24
    4e56:	81 f4       	brne	.+32     	; 0x4e78 <KEYPAD_charGetValue2+0x58>
			{
				return keypad_value1[R][C];
    4e58:	89 81       	ldd	r24, Y+1	; 0x01
    4e5a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e5c:	2b 81       	ldd	r18, Y+3	; 0x03
    4e5e:	3c 81       	ldd	r19, Y+4	; 0x04
    4e60:	88 0f       	add	r24, r24
    4e62:	99 1f       	adc	r25, r25
    4e64:	88 0f       	add	r24, r24
    4e66:	99 1f       	adc	r25, r25
    4e68:	82 0f       	add	r24, r18
    4e6a:	93 1f       	adc	r25, r19
    4e6c:	fc 01       	movw	r30, r24
    4e6e:	ee 58       	subi	r30, 0x8E	; 142
    4e70:	fe 4f       	sbci	r31, 0xFE	; 254
    4e72:	80 81       	ld	r24, Z
    4e74:	8d 83       	std	Y+5, r24	; 0x05
    4e76:	1e c0       	rjmp	.+60     	; 0x4eb4 <KEYPAD_charGetValue2+0x94>
{
	int C , R ;
	for(C=0;C<Column;C++)
	{
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
		for(R=0;R<Row;R++)
    4e78:	89 81       	ldd	r24, Y+1	; 0x01
    4e7a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e7c:	01 96       	adiw	r24, 0x01	; 1
    4e7e:	9a 83       	std	Y+2, r25	; 0x02
    4e80:	89 83       	std	Y+1, r24	; 0x01
    4e82:	89 81       	ldd	r24, Y+1	; 0x01
    4e84:	9a 81       	ldd	r25, Y+2	; 0x02
    4e86:	84 30       	cpi	r24, 0x04	; 4
    4e88:	91 05       	cpc	r25, r1
    4e8a:	fc f2       	brlt	.-66     	; 0x4e4a <KEYPAD_charGetValue2+0x2a>
			if(DIO_u8ReadPinValue(KeypadGroup,R)== Pressed)
			{
				return keypad_value1[R][C];
			}
		}
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
    4e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    4e8e:	98 2f       	mov	r25, r24
    4e90:	9c 5f       	subi	r25, 0xFC	; 252
    4e92:	84 e0       	ldi	r24, 0x04	; 4
    4e94:	69 2f       	mov	r22, r25
    4e96:	40 e0       	ldi	r20, 0x00	; 0
    4e98:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}

char KEYPAD_charGetValue2()
{
	int C , R ;
	for(C=0;C<Column;C++)
    4e9c:	8b 81       	ldd	r24, Y+3	; 0x03
    4e9e:	9c 81       	ldd	r25, Y+4	; 0x04
    4ea0:	01 96       	adiw	r24, 0x01	; 1
    4ea2:	9c 83       	std	Y+4, r25	; 0x04
    4ea4:	8b 83       	std	Y+3, r24	; 0x03
    4ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    4ea8:	9c 81       	ldd	r25, Y+4	; 0x04
    4eaa:	84 30       	cpi	r24, 0x04	; 4
    4eac:	91 05       	cpc	r25, r1
    4eae:	14 f2       	brlt	.-124    	; 0x4e34 <KEYPAD_charGetValue2+0x14>
				return keypad_value1[R][C];
			}
		}
		DIO_voidSetPinValue(KeypadGroup,C+Column,Low);
	}
	return Unpressed ;
    4eb0:	8f ef       	ldi	r24, 0xFF	; 255
    4eb2:	8d 83       	std	Y+5, r24	; 0x05
    4eb4:	8d 81       	ldd	r24, Y+5	; 0x05
}
    4eb6:	0f 90       	pop	r0
    4eb8:	0f 90       	pop	r0
    4eba:	0f 90       	pop	r0
    4ebc:	0f 90       	pop	r0
    4ebe:	0f 90       	pop	r0
    4ec0:	cf 91       	pop	r28
    4ec2:	df 91       	pop	r29
    4ec4:	08 95       	ret

00004ec6 <GasSensor_voidAnalogInit>:
 */

#include "GasSensor_Interface.h"

void GasSensor_voidAnalogInit()
{
    4ec6:	df 93       	push	r29
    4ec8:	cf 93       	push	r28
    4eca:	00 d0       	rcall	.+0      	; 0x4ecc <GasSensor_voidAnalogInit+0x6>
    4ecc:	0f 92       	push	r0
    4ece:	cd b7       	in	r28, 0x3d	; 61
    4ed0:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(GasSensorGroup,GasSensorPin,Input);
    4ed2:	81 e0       	ldi	r24, 0x01	; 1
    4ed4:	65 e0       	ldi	r22, 0x05	; 5
    4ed6:	40 e0       	ldi	r20, 0x00	; 0
    4ed8:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	ADCInformation ADCInformationGasSensor;
	ADCInformationGasSensor.AutoTriggerState=GasSensor_ADC_AutoTriggerState;
    4edc:	19 82       	std	Y+1, r1	; 0x01
	ADCInformationGasSensor.TriggerSource=GasSensor_ADC_TriggerSource;
    4ede:	1a 82       	std	Y+2, r1	; 0x02
	ADCInformationGasSensor.DivisionFactor=GasSensor_ADC_DivisionFactor;
    4ee0:	83 e0       	ldi	r24, 0x03	; 3
    4ee2:	8b 83       	std	Y+3, r24	; 0x03
#if GasSensorMode==Polling
	ADC_voidInitPolling(ADCInformationGasSensor);
    4ee4:	69 81       	ldd	r22, Y+1	; 0x01
    4ee6:	7a 81       	ldd	r23, Y+2	; 0x02
    4ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    4eea:	0e 94 03 18 	call	0x3006	; 0x3006 <ADC_voidInitPolling>
#elif GasSensorMode==Interrupt
	ADC_voidInitInterrupt();
#endif
}
    4eee:	0f 90       	pop	r0
    4ef0:	0f 90       	pop	r0
    4ef2:	0f 90       	pop	r0
    4ef4:	cf 91       	pop	r28
    4ef6:	df 91       	pop	r29
    4ef8:	08 95       	ret

00004efa <GasSensor_voidDigitalInit>:

void GasSensor_voidDigitalInit()
{
    4efa:	df 93       	push	r29
    4efc:	cf 93       	push	r28
    4efe:	cd b7       	in	r28, 0x3d	; 61
    4f00:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(GasSensorGroup,GasSensorPin,Input);
    4f02:	81 e0       	ldi	r24, 0x01	; 1
    4f04:	65 e0       	ldi	r22, 0x05	; 5
    4f06:	40 e0       	ldi	r20, 0x00	; 0
    4f08:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    4f0c:	cf 91       	pop	r28
    4f0e:	df 91       	pop	r29
    4f10:	08 95       	ret

00004f12 <GasSensor_f32ReadAnalog>:

void GasSensor_f32ReadAnalog(u16 read)
{
    4f12:	df 93       	push	r29
    4f14:	cf 93       	push	r28
    4f16:	00 d0       	rcall	.+0      	; 0x4f18 <GasSensor_f32ReadAnalog+0x6>
    4f18:	cd b7       	in	r28, 0x3d	; 61
    4f1a:	de b7       	in	r29, 0x3e	; 62
    4f1c:	9a 83       	std	Y+2, r25	; 0x02
    4f1e:	89 83       	std	Y+1, r24	; 0x01


}
    4f20:	0f 90       	pop	r0
    4f22:	0f 90       	pop	r0
    4f24:	cf 91       	pop	r28
    4f26:	df 91       	pop	r29
    4f28:	08 95       	ret

00004f2a <GasSensor_u8DigitalState>:

u8 GasSensor_u8DigitalState()
{
    4f2a:	df 93       	push	r29
    4f2c:	cf 93       	push	r28
    4f2e:	cd b7       	in	r28, 0x3d	; 61
    4f30:	de b7       	in	r29, 0x3e	; 62
	return DIO_u8ReadPinValue(GasSensorGroup,GasSensorPin);
    4f32:	81 e0       	ldi	r24, 0x01	; 1
    4f34:	65 e0       	ldi	r22, 0x05	; 5
    4f36:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
}
    4f3a:	cf 91       	pop	r28
    4f3c:	df 91       	pop	r29
    4f3e:	08 95       	ret

00004f40 <DCMotor_voidInit>:

#include "DCMotor_Interface.h"


void DCMotor_voidInit()
{
    4f40:	df 93       	push	r29
    4f42:	cf 93       	push	r28
    4f44:	cd b7       	in	r28, 0x3d	; 61
    4f46:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(DCMotorGroup,DCMotorB1,Output);
    4f48:	81 e0       	ldi	r24, 0x01	; 1
    4f4a:	60 e0       	ldi	r22, 0x00	; 0
    4f4c:	41 e0       	ldi	r20, 0x01	; 1
    4f4e:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(DCMotorGroup,DCMotorB2,Output);
    4f52:	81 e0       	ldi	r24, 0x01	; 1
    4f54:	61 e0       	ldi	r22, 0x01	; 1
    4f56:	41 e0       	ldi	r20, 0x01	; 1
    4f58:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(DCMotorGroup,DCMotorB3,Output);
    4f5c:	81 e0       	ldi	r24, 0x01	; 1
    4f5e:	62 e0       	ldi	r22, 0x02	; 2
    4f60:	41 e0       	ldi	r20, 0x01	; 1
    4f62:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(DCMotorGroup,DCMotorB4,Output);
    4f66:	81 e0       	ldi	r24, 0x01	; 1
    4f68:	63 e0       	ldi	r22, 0x03	; 3
    4f6a:	41 e0       	ldi	r20, 0x01	; 1
    4f6c:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    4f70:	cf 91       	pop	r28
    4f72:	df 91       	pop	r29
    4f74:	08 95       	ret

00004f76 <DCMotor_voidOnMaxSpeed>:

void DCMotor_voidOnMaxSpeed(u8 Dir)
{
    4f76:	df 93       	push	r29
    4f78:	cf 93       	push	r28
    4f7a:	0f 92       	push	r0
    4f7c:	cd b7       	in	r28, 0x3d	; 61
    4f7e:	de b7       	in	r29, 0x3e	; 62
    4f80:	89 83       	std	Y+1, r24	; 0x01
	if (Dir==clock_wise)
    4f82:	89 81       	ldd	r24, Y+1	; 0x01
    4f84:	88 23       	and	r24, r24
    4f86:	a9 f4       	brne	.+42     	; 0x4fb2 <DCMotor_voidOnMaxSpeed+0x3c>
	{
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB1,High);
    4f88:	81 e0       	ldi	r24, 0x01	; 1
    4f8a:	60 e0       	ldi	r22, 0x00	; 0
    4f8c:	41 e0       	ldi	r20, 0x01	; 1
    4f8e:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB4,High);
    4f92:	81 e0       	ldi	r24, 0x01	; 1
    4f94:	63 e0       	ldi	r22, 0x03	; 3
    4f96:	41 e0       	ldi	r20, 0x01	; 1
    4f98:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB2,Low);
    4f9c:	81 e0       	ldi	r24, 0x01	; 1
    4f9e:	61 e0       	ldi	r22, 0x01	; 1
    4fa0:	40 e0       	ldi	r20, 0x00	; 0
    4fa2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB3,Low);
    4fa6:	81 e0       	ldi	r24, 0x01	; 1
    4fa8:	62 e0       	ldi	r22, 0x02	; 2
    4faa:	40 e0       	ldi	r20, 0x00	; 0
    4fac:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
    4fb0:	17 c0       	rjmp	.+46     	; 0x4fe0 <DCMotor_voidOnMaxSpeed+0x6a>
	}
	else if(Dir==anti_clock_wise)
    4fb2:	89 81       	ldd	r24, Y+1	; 0x01
    4fb4:	81 30       	cpi	r24, 0x01	; 1
    4fb6:	a1 f4       	brne	.+40     	; 0x4fe0 <DCMotor_voidOnMaxSpeed+0x6a>
	{
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB1,Low);
    4fb8:	81 e0       	ldi	r24, 0x01	; 1
    4fba:	60 e0       	ldi	r22, 0x00	; 0
    4fbc:	40 e0       	ldi	r20, 0x00	; 0
    4fbe:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB4,Low);
    4fc2:	81 e0       	ldi	r24, 0x01	; 1
    4fc4:	63 e0       	ldi	r22, 0x03	; 3
    4fc6:	40 e0       	ldi	r20, 0x00	; 0
    4fc8:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB2,High);
    4fcc:	81 e0       	ldi	r24, 0x01	; 1
    4fce:	61 e0       	ldi	r22, 0x01	; 1
    4fd0:	41 e0       	ldi	r20, 0x01	; 1
    4fd2:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
		DIO_voidSetPinValue(DCMotorGroup,DCMotorB3,High);
    4fd6:	81 e0       	ldi	r24, 0x01	; 1
    4fd8:	62 e0       	ldi	r22, 0x02	; 2
    4fda:	41 e0       	ldi	r20, 0x01	; 1
    4fdc:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	}
}
    4fe0:	0f 90       	pop	r0
    4fe2:	cf 91       	pop	r28
    4fe4:	df 91       	pop	r29
    4fe6:	08 95       	ret

00004fe8 <DCMotor_voidOff>:

void DCMotor_voidOff()
{
    4fe8:	df 93       	push	r29
    4fea:	cf 93       	push	r28
    4fec:	cd b7       	in	r28, 0x3d	; 61
    4fee:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DCMotorGroup,DCMotorB1,Low);
    4ff0:	81 e0       	ldi	r24, 0x01	; 1
    4ff2:	60 e0       	ldi	r22, 0x00	; 0
    4ff4:	40 e0       	ldi	r20, 0x00	; 0
    4ff6:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMotorGroup,DCMotorB4,Low);
    4ffa:	81 e0       	ldi	r24, 0x01	; 1
    4ffc:	63 e0       	ldi	r22, 0x03	; 3
    4ffe:	40 e0       	ldi	r20, 0x00	; 0
    5000:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMotorGroup,DCMotorB2,Low);
    5004:	81 e0       	ldi	r24, 0x01	; 1
    5006:	61 e0       	ldi	r22, 0x01	; 1
    5008:	40 e0       	ldi	r20, 0x00	; 0
    500a:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMotorGroup,DCMotorB3,Low);
    500e:	81 e0       	ldi	r24, 0x01	; 1
    5010:	62 e0       	ldi	r22, 0x02	; 2
    5012:	40 e0       	ldi	r20, 0x00	; 0
    5014:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    5018:	cf 91       	pop	r28
    501a:	df 91       	pop	r29
    501c:	08 95       	ret

0000501e <BUZZER_voidInit>:
 *      Author: salma
 */
#include "Buzzer_Interface.h"
#include <util/delay.h>
void BUZZER_voidInit ()
{
    501e:	df 93       	push	r29
    5020:	cf 93       	push	r28
    5022:	cd b7       	in	r28, 0x3d	; 61
    5024:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(BuzzerGruop,BuzzerPin,Output);
    5026:	81 e0       	ldi	r24, 0x01	; 1
    5028:	61 e0       	ldi	r22, 0x01	; 1
    502a:	41 e0       	ldi	r20, 0x01	; 1
    502c:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
}
    5030:	cf 91       	pop	r28
    5032:	df 91       	pop	r29
    5034:	08 95       	ret

00005036 <BUZZER_voidOn>:

void BUZZER_voidOn ()
{
    5036:	df 93       	push	r29
    5038:	cf 93       	push	r28
    503a:	cd b7       	in	r28, 0x3d	; 61
    503c:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(BuzzerGruop,BuzzerPin,High);
    503e:	81 e0       	ldi	r24, 0x01	; 1
    5040:	61 e0       	ldi	r22, 0x01	; 1
    5042:	41 e0       	ldi	r20, 0x01	; 1
    5044:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    5048:	cf 91       	pop	r28
    504a:	df 91       	pop	r29
    504c:	08 95       	ret

0000504e <BUZZER_voidOff>:

void BUZZER_voidOff ()
{
    504e:	df 93       	push	r29
    5050:	cf 93       	push	r28
    5052:	cd b7       	in	r28, 0x3d	; 61
    5054:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(BuzzerGruop,BuzzerPin,Low);
    5056:	81 e0       	ldi	r24, 0x01	; 1
    5058:	61 e0       	ldi	r22, 0x01	; 1
    505a:	40 e0       	ldi	r20, 0x00	; 0
    505c:	0e 94 76 14 	call	0x28ec	; 0x28ec <DIO_voidSetPinValue>
}
    5060:	cf 91       	pop	r28
    5062:	df 91       	pop	r29
    5064:	08 95       	ret

00005066 <BUZZER_voidToggle>:

void BUZZER_voidToggle ()
{
    5066:	df 93       	push	r29
    5068:	cf 93       	push	r28
    506a:	cd b7       	in	r28, 0x3d	; 61
    506c:	de b7       	in	r29, 0x3e	; 62
	if (DIO_u8ReadPinValue(BuzzerGruop,BuzzerPin)==High)
    506e:	81 e0       	ldi	r24, 0x01	; 1
    5070:	61 e0       	ldi	r22, 0x01	; 1
    5072:	0e 94 84 15 	call	0x2b08	; 0x2b08 <DIO_u8ReadPinValue>
    5076:	81 30       	cpi	r24, 0x01	; 1
    5078:	19 f4       	brne	.+6      	; 0x5080 <BUZZER_voidToggle+0x1a>
	{
		BUZZER_voidOff();
    507a:	0e 94 27 28 	call	0x504e	; 0x504e <BUZZER_voidOff>
    507e:	02 c0       	rjmp	.+4      	; 0x5084 <BUZZER_voidToggle+0x1e>
	}
	else
	{
		BUZZER_voidOn();
    5080:	0e 94 1b 28 	call	0x5036	; 0x5036 <BUZZER_voidOn>
	}
}
    5084:	cf 91       	pop	r28
    5086:	df 91       	pop	r29
    5088:	08 95       	ret

0000508a <BluetoothModule_voidInit>:
 */

#include "BluetoothModule_Interface.h"

void BluetoothModule_voidInit()
{
    508a:	df 93       	push	r29
    508c:	cf 93       	push	r28
    508e:	cd b7       	in	r28, 0x3d	; 61
    5090:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(UARTGroup,TX,output);
    5092:	84 e0       	ldi	r24, 0x04	; 4
    5094:	61 e0       	ldi	r22, 0x01	; 1
    5096:	41 e0       	ldi	r20, 0x01	; 1
    5098:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(UARTGroup,RX,input);
    509c:	84 e0       	ldi	r24, 0x04	; 4
    509e:	60 e0       	ldi	r22, 0x00	; 0
    50a0:	40 e0       	ldi	r20, 0x00	; 0
    50a2:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	UART_voidInit(9600);
    50a6:	60 e8       	ldi	r22, 0x80	; 128
    50a8:	75 e2       	ldi	r23, 0x25	; 37
    50aa:	80 e0       	ldi	r24, 0x00	; 0
    50ac:	90 e0       	ldi	r25, 0x00	; 0
    50ae:	0e 94 17 07 	call	0xe2e	; 0xe2e <UART_voidInit>
}
    50b2:	cf 91       	pop	r28
    50b4:	df 91       	pop	r29
    50b6:	08 95       	ret

000050b8 <BluetoothModule_u8RecieveData>:

u8 BluetoothModule_u8RecieveData()
{
    50b8:	df 93       	push	r29
    50ba:	cf 93       	push	r28
    50bc:	cd b7       	in	r28, 0x3d	; 61
    50be:	de b7       	in	r29, 0x3e	; 62
	return UART_u8RecieveData();
    50c0:	0e 94 ab 07 	call	0xf56	; 0xf56 <UART_u8RecieveData>
}
    50c4:	cf 91       	pop	r28
    50c6:	df 91       	pop	r29
    50c8:	08 95       	ret

000050ca <main>:
#include <util/delay.h>

void led1 ();
void led2 ();
void main()
{
    50ca:	df 93       	push	r29
    50cc:	cf 93       	push	r28
    50ce:	cd b7       	in	r28, 0x3d	; 61
    50d0:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDir(DIO_GroupB,DIO_Pin3,output);
    50d2:	82 e0       	ldi	r24, 0x02	; 2
    50d4:	63 e0       	ldi	r22, 0x03	; 3
    50d6:	41 e0       	ldi	r20, 0x01	; 1
    50d8:	0e 94 68 13 	call	0x26d0	; 0x26d0 <DIO_voidSetPinDir>
	LED_voidInit(DIO_GroupA,DIO_Pin0);
    50dc:	81 e0       	ldi	r24, 0x01	; 1
    50de:	60 e0       	ldi	r22, 0x00	; 0
    50e0:	0e 94 c6 21 	call	0x438c	; 0x438c <LED_voidInit>
	LED_voidInit(DIO_GroupA,DIO_Pin1);
    50e4:	81 e0       	ldi	r24, 0x01	; 1
    50e6:	61 e0       	ldi	r22, 0x01	; 1
    50e8:	0e 94 c6 21 	call	0x438c	; 0x438c <LED_voidInit>
	T0_voidCallBackFuncNormalMode(led1);
    50ec:	8c e8       	ldi	r24, 0x8C	; 140
    50ee:	98 e2       	ldi	r25, 0x28	; 40
    50f0:	0e 94 5c 0d 	call	0x1ab8	; 0x1ab8 <T0_voidCallBackFuncNormalMode>
	T1_voidCallBackFuncNormalMode(led2);
    50f4:	80 ec       	ldi	r24, 0xC0	; 192
    50f6:	98 e2       	ldi	r25, 0x28	; 40
    50f8:	0e 94 38 08 	call	0x1070	; 0x1070 <T1_voidCallBackFuncNormalMode>
	T0_voidCTCModeInit(CTC_OC0_Tog,prescaler8,100,enable);
    50fc:	82 e0       	ldi	r24, 0x02	; 2
    50fe:	62 e0       	ldi	r22, 0x02	; 2
    5100:	44 e6       	ldi	r20, 0x64	; 100
    5102:	21 e0       	ldi	r18, 0x01	; 1
    5104:	0e 94 a5 0d 	call	0x1b4a	; 0x1b4a <T0_voidCTCModeInit>
	//T0_voidPWMModeInit(FastPWM,PWM_OC0_nonInverting,prescaler8,50);
	//T1_voidFastPWMFixedTop(FastPWM_8Bit,prescaler8,NonInverting,75);
	T1_voidNormalModeInit(prescaler8,0,enable);
    5108:	82 e0       	ldi	r24, 0x02	; 2
    510a:	60 e0       	ldi	r22, 0x00	; 0
    510c:	41 e0       	ldi	r20, 0x01	; 1
    510e:	0e 94 df 07 	call	0xfbe	; 0xfbe <T1_voidNormalModeInit>
	GIE_voidEnable();
    5112:	0e 94 15 11 	call	0x222a	; 0x222a <GIE_voidEnable>
    5116:	ff cf       	rjmp	.-2      	; 0x5116 <main+0x4c>

00005118 <led1>:

}


void led1 ()
{
    5118:	df 93       	push	r29
    511a:	cf 93       	push	r28
    511c:	cd b7       	in	r28, 0x3d	; 61
    511e:	de b7       	in	r29, 0x3e	; 62
	static u32 couter=0;
	if (couter%2000==0)
    5120:	80 91 a0 01 	lds	r24, 0x01A0
    5124:	90 91 a1 01 	lds	r25, 0x01A1
    5128:	a0 91 a2 01 	lds	r26, 0x01A2
    512c:	b0 91 a3 01 	lds	r27, 0x01A3
    5130:	20 ed       	ldi	r18, 0xD0	; 208
    5132:	37 e0       	ldi	r19, 0x07	; 7
    5134:	40 e0       	ldi	r20, 0x00	; 0
    5136:	50 e0       	ldi	r21, 0x00	; 0
    5138:	bc 01       	movw	r22, r24
    513a:	cd 01       	movw	r24, r26
    513c:	0e 94 3a 29 	call	0x5274	; 0x5274 <__udivmodsi4>
    5140:	dc 01       	movw	r26, r24
    5142:	cb 01       	movw	r24, r22
    5144:	00 97       	sbiw	r24, 0x00	; 0
    5146:	a1 05       	cpc	r26, r1
    5148:	b1 05       	cpc	r27, r1
    514a:	21 f4       	brne	.+8      	; 0x5154 <led1+0x3c>
	{
		LED_voidToggle(DIO_GroupA,DIO_Pin0);
    514c:	81 e0       	ldi	r24, 0x01	; 1
    514e:	60 e0       	ldi	r22, 0x00	; 0
    5150:	0e 94 f9 21 	call	0x43f2	; 0x43f2 <LED_voidToggle>
	}
	couter++;
    5154:	80 91 a0 01 	lds	r24, 0x01A0
    5158:	90 91 a1 01 	lds	r25, 0x01A1
    515c:	a0 91 a2 01 	lds	r26, 0x01A2
    5160:	b0 91 a3 01 	lds	r27, 0x01A3
    5164:	01 96       	adiw	r24, 0x01	; 1
    5166:	a1 1d       	adc	r26, r1
    5168:	b1 1d       	adc	r27, r1
    516a:	80 93 a0 01 	sts	0x01A0, r24
    516e:	90 93 a1 01 	sts	0x01A1, r25
    5172:	a0 93 a2 01 	sts	0x01A2, r26
    5176:	b0 93 a3 01 	sts	0x01A3, r27
}
    517a:	cf 91       	pop	r28
    517c:	df 91       	pop	r29
    517e:	08 95       	ret

00005180 <led2>:

void led2 ()
{
    5180:	df 93       	push	r29
    5182:	cf 93       	push	r28
    5184:	cd b7       	in	r28, 0x3d	; 61
    5186:	de b7       	in	r29, 0x3e	; 62
	static u32 couter2=0;
	if (couter2%20==0)
    5188:	80 91 a4 01 	lds	r24, 0x01A4
    518c:	90 91 a5 01 	lds	r25, 0x01A5
    5190:	a0 91 a6 01 	lds	r26, 0x01A6
    5194:	b0 91 a7 01 	lds	r27, 0x01A7
    5198:	24 e1       	ldi	r18, 0x14	; 20
    519a:	30 e0       	ldi	r19, 0x00	; 0
    519c:	40 e0       	ldi	r20, 0x00	; 0
    519e:	50 e0       	ldi	r21, 0x00	; 0
    51a0:	bc 01       	movw	r22, r24
    51a2:	cd 01       	movw	r24, r26
    51a4:	0e 94 3a 29 	call	0x5274	; 0x5274 <__udivmodsi4>
    51a8:	dc 01       	movw	r26, r24
    51aa:	cb 01       	movw	r24, r22
    51ac:	00 97       	sbiw	r24, 0x00	; 0
    51ae:	a1 05       	cpc	r26, r1
    51b0:	b1 05       	cpc	r27, r1
    51b2:	21 f4       	brne	.+8      	; 0x51bc <led2+0x3c>
	{
		LED_voidToggle(DIO_GroupA,DIO_Pin1);
    51b4:	81 e0       	ldi	r24, 0x01	; 1
    51b6:	61 e0       	ldi	r22, 0x01	; 1
    51b8:	0e 94 f9 21 	call	0x43f2	; 0x43f2 <LED_voidToggle>
	}
	couter2++;
    51bc:	80 91 a4 01 	lds	r24, 0x01A4
    51c0:	90 91 a5 01 	lds	r25, 0x01A5
    51c4:	a0 91 a6 01 	lds	r26, 0x01A6
    51c8:	b0 91 a7 01 	lds	r27, 0x01A7
    51cc:	01 96       	adiw	r24, 0x01	; 1
    51ce:	a1 1d       	adc	r26, r1
    51d0:	b1 1d       	adc	r27, r1
    51d2:	80 93 a4 01 	sts	0x01A4, r24
    51d6:	90 93 a5 01 	sts	0x01A5, r25
    51da:	a0 93 a6 01 	sts	0x01A6, r26
    51de:	b0 93 a7 01 	sts	0x01A7, r27
}
    51e2:	cf 91       	pop	r28
    51e4:	df 91       	pop	r29
    51e6:	08 95       	ret

000051e8 <__mulsi3>:
    51e8:	62 9f       	mul	r22, r18
    51ea:	d0 01       	movw	r26, r0
    51ec:	73 9f       	mul	r23, r19
    51ee:	f0 01       	movw	r30, r0
    51f0:	82 9f       	mul	r24, r18
    51f2:	e0 0d       	add	r30, r0
    51f4:	f1 1d       	adc	r31, r1
    51f6:	64 9f       	mul	r22, r20
    51f8:	e0 0d       	add	r30, r0
    51fa:	f1 1d       	adc	r31, r1
    51fc:	92 9f       	mul	r25, r18
    51fe:	f0 0d       	add	r31, r0
    5200:	83 9f       	mul	r24, r19
    5202:	f0 0d       	add	r31, r0
    5204:	74 9f       	mul	r23, r20
    5206:	f0 0d       	add	r31, r0
    5208:	65 9f       	mul	r22, r21
    520a:	f0 0d       	add	r31, r0
    520c:	99 27       	eor	r25, r25
    520e:	72 9f       	mul	r23, r18
    5210:	b0 0d       	add	r27, r0
    5212:	e1 1d       	adc	r30, r1
    5214:	f9 1f       	adc	r31, r25
    5216:	63 9f       	mul	r22, r19
    5218:	b0 0d       	add	r27, r0
    521a:	e1 1d       	adc	r30, r1
    521c:	f9 1f       	adc	r31, r25
    521e:	bd 01       	movw	r22, r26
    5220:	cf 01       	movw	r24, r30
    5222:	11 24       	eor	r1, r1
    5224:	08 95       	ret

00005226 <__udivmodhi4>:
    5226:	aa 1b       	sub	r26, r26
    5228:	bb 1b       	sub	r27, r27
    522a:	51 e1       	ldi	r21, 0x11	; 17
    522c:	07 c0       	rjmp	.+14     	; 0x523c <__udivmodhi4_ep>

0000522e <__udivmodhi4_loop>:
    522e:	aa 1f       	adc	r26, r26
    5230:	bb 1f       	adc	r27, r27
    5232:	a6 17       	cp	r26, r22
    5234:	b7 07       	cpc	r27, r23
    5236:	10 f0       	brcs	.+4      	; 0x523c <__udivmodhi4_ep>
    5238:	a6 1b       	sub	r26, r22
    523a:	b7 0b       	sbc	r27, r23

0000523c <__udivmodhi4_ep>:
    523c:	88 1f       	adc	r24, r24
    523e:	99 1f       	adc	r25, r25
    5240:	5a 95       	dec	r21
    5242:	a9 f7       	brne	.-22     	; 0x522e <__udivmodhi4_loop>
    5244:	80 95       	com	r24
    5246:	90 95       	com	r25
    5248:	bc 01       	movw	r22, r24
    524a:	cd 01       	movw	r24, r26
    524c:	08 95       	ret

0000524e <__divmodhi4>:
    524e:	97 fb       	bst	r25, 7
    5250:	09 2e       	mov	r0, r25
    5252:	07 26       	eor	r0, r23
    5254:	0a d0       	rcall	.+20     	; 0x526a <__divmodhi4_neg1>
    5256:	77 fd       	sbrc	r23, 7
    5258:	04 d0       	rcall	.+8      	; 0x5262 <__divmodhi4_neg2>
    525a:	e5 df       	rcall	.-54     	; 0x5226 <__udivmodhi4>
    525c:	06 d0       	rcall	.+12     	; 0x526a <__divmodhi4_neg1>
    525e:	00 20       	and	r0, r0
    5260:	1a f4       	brpl	.+6      	; 0x5268 <__divmodhi4_exit>

00005262 <__divmodhi4_neg2>:
    5262:	70 95       	com	r23
    5264:	61 95       	neg	r22
    5266:	7f 4f       	sbci	r23, 0xFF	; 255

00005268 <__divmodhi4_exit>:
    5268:	08 95       	ret

0000526a <__divmodhi4_neg1>:
    526a:	f6 f7       	brtc	.-4      	; 0x5268 <__divmodhi4_exit>
    526c:	90 95       	com	r25
    526e:	81 95       	neg	r24
    5270:	9f 4f       	sbci	r25, 0xFF	; 255
    5272:	08 95       	ret

00005274 <__udivmodsi4>:
    5274:	a1 e2       	ldi	r26, 0x21	; 33
    5276:	1a 2e       	mov	r1, r26
    5278:	aa 1b       	sub	r26, r26
    527a:	bb 1b       	sub	r27, r27
    527c:	fd 01       	movw	r30, r26
    527e:	0d c0       	rjmp	.+26     	; 0x529a <__udivmodsi4_ep>

00005280 <__udivmodsi4_loop>:
    5280:	aa 1f       	adc	r26, r26
    5282:	bb 1f       	adc	r27, r27
    5284:	ee 1f       	adc	r30, r30
    5286:	ff 1f       	adc	r31, r31
    5288:	a2 17       	cp	r26, r18
    528a:	b3 07       	cpc	r27, r19
    528c:	e4 07       	cpc	r30, r20
    528e:	f5 07       	cpc	r31, r21
    5290:	20 f0       	brcs	.+8      	; 0x529a <__udivmodsi4_ep>
    5292:	a2 1b       	sub	r26, r18
    5294:	b3 0b       	sbc	r27, r19
    5296:	e4 0b       	sbc	r30, r20
    5298:	f5 0b       	sbc	r31, r21

0000529a <__udivmodsi4_ep>:
    529a:	66 1f       	adc	r22, r22
    529c:	77 1f       	adc	r23, r23
    529e:	88 1f       	adc	r24, r24
    52a0:	99 1f       	adc	r25, r25
    52a2:	1a 94       	dec	r1
    52a4:	69 f7       	brne	.-38     	; 0x5280 <__udivmodsi4_loop>
    52a6:	60 95       	com	r22
    52a8:	70 95       	com	r23
    52aa:	80 95       	com	r24
    52ac:	90 95       	com	r25
    52ae:	9b 01       	movw	r18, r22
    52b0:	ac 01       	movw	r20, r24
    52b2:	bd 01       	movw	r22, r26
    52b4:	cf 01       	movw	r24, r30
    52b6:	08 95       	ret

000052b8 <__divmodsi4>:
    52b8:	97 fb       	bst	r25, 7
    52ba:	09 2e       	mov	r0, r25
    52bc:	05 26       	eor	r0, r21
    52be:	0e d0       	rcall	.+28     	; 0x52dc <__divmodsi4_neg1>
    52c0:	57 fd       	sbrc	r21, 7
    52c2:	04 d0       	rcall	.+8      	; 0x52cc <__divmodsi4_neg2>
    52c4:	d7 df       	rcall	.-82     	; 0x5274 <__udivmodsi4>
    52c6:	0a d0       	rcall	.+20     	; 0x52dc <__divmodsi4_neg1>
    52c8:	00 1c       	adc	r0, r0
    52ca:	38 f4       	brcc	.+14     	; 0x52da <__divmodsi4_exit>

000052cc <__divmodsi4_neg2>:
    52cc:	50 95       	com	r21
    52ce:	40 95       	com	r20
    52d0:	30 95       	com	r19
    52d2:	21 95       	neg	r18
    52d4:	3f 4f       	sbci	r19, 0xFF	; 255
    52d6:	4f 4f       	sbci	r20, 0xFF	; 255
    52d8:	5f 4f       	sbci	r21, 0xFF	; 255

000052da <__divmodsi4_exit>:
    52da:	08 95       	ret

000052dc <__divmodsi4_neg1>:
    52dc:	f6 f7       	brtc	.-4      	; 0x52da <__divmodsi4_exit>
    52de:	90 95       	com	r25
    52e0:	80 95       	com	r24
    52e2:	70 95       	com	r23
    52e4:	61 95       	neg	r22
    52e6:	7f 4f       	sbci	r23, 0xFF	; 255
    52e8:	8f 4f       	sbci	r24, 0xFF	; 255
    52ea:	9f 4f       	sbci	r25, 0xFF	; 255
    52ec:	08 95       	ret

000052ee <__prologue_saves__>:
    52ee:	2f 92       	push	r2
    52f0:	3f 92       	push	r3
    52f2:	4f 92       	push	r4
    52f4:	5f 92       	push	r5
    52f6:	6f 92       	push	r6
    52f8:	7f 92       	push	r7
    52fa:	8f 92       	push	r8
    52fc:	9f 92       	push	r9
    52fe:	af 92       	push	r10
    5300:	bf 92       	push	r11
    5302:	cf 92       	push	r12
    5304:	df 92       	push	r13
    5306:	ef 92       	push	r14
    5308:	ff 92       	push	r15
    530a:	0f 93       	push	r16
    530c:	1f 93       	push	r17
    530e:	cf 93       	push	r28
    5310:	df 93       	push	r29
    5312:	cd b7       	in	r28, 0x3d	; 61
    5314:	de b7       	in	r29, 0x3e	; 62
    5316:	ca 1b       	sub	r28, r26
    5318:	db 0b       	sbc	r29, r27
    531a:	0f b6       	in	r0, 0x3f	; 63
    531c:	f8 94       	cli
    531e:	de bf       	out	0x3e, r29	; 62
    5320:	0f be       	out	0x3f, r0	; 63
    5322:	cd bf       	out	0x3d, r28	; 61
    5324:	09 94       	ijmp

00005326 <__epilogue_restores__>:
    5326:	2a 88       	ldd	r2, Y+18	; 0x12
    5328:	39 88       	ldd	r3, Y+17	; 0x11
    532a:	48 88       	ldd	r4, Y+16	; 0x10
    532c:	5f 84       	ldd	r5, Y+15	; 0x0f
    532e:	6e 84       	ldd	r6, Y+14	; 0x0e
    5330:	7d 84       	ldd	r7, Y+13	; 0x0d
    5332:	8c 84       	ldd	r8, Y+12	; 0x0c
    5334:	9b 84       	ldd	r9, Y+11	; 0x0b
    5336:	aa 84       	ldd	r10, Y+10	; 0x0a
    5338:	b9 84       	ldd	r11, Y+9	; 0x09
    533a:	c8 84       	ldd	r12, Y+8	; 0x08
    533c:	df 80       	ldd	r13, Y+7	; 0x07
    533e:	ee 80       	ldd	r14, Y+6	; 0x06
    5340:	fd 80       	ldd	r15, Y+5	; 0x05
    5342:	0c 81       	ldd	r16, Y+4	; 0x04
    5344:	1b 81       	ldd	r17, Y+3	; 0x03
    5346:	aa 81       	ldd	r26, Y+2	; 0x02
    5348:	b9 81       	ldd	r27, Y+1	; 0x01
    534a:	ce 0f       	add	r28, r30
    534c:	d1 1d       	adc	r29, r1
    534e:	0f b6       	in	r0, 0x3f	; 63
    5350:	f8 94       	cli
    5352:	de bf       	out	0x3e, r29	; 62
    5354:	0f be       	out	0x3f, r0	; 63
    5356:	cd bf       	out	0x3d, r28	; 61
    5358:	ed 01       	movw	r28, r26
    535a:	08 95       	ret

0000535c <_exit>:
    535c:	f8 94       	cli

0000535e <__stop_program>:
    535e:	ff cf       	rjmp	.-2      	; 0x535e <__stop_program>
