<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="run" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="contr" src_type="controlStr" src_isptr="1" src_bitwidth="48" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="48" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="" src_name="trainedRegions" src_type="REGION_T*" src_isptr="1" src_bitwidth="768" src_size_or_depth="1024">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="24576" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096"/>
        </hw>
      </arg>
      <arg id="2" access_type="" src_name="realcheckId" src_type="ap_int&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="64">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="64" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="n_regions_in" src_type="ap_int&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="64">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="64" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="sharedMem" src_type="ap_int&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="2052">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="256" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="5" access_type="" src_name="toScheduler" src_type="stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="toScheduler" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
