	component DE0_NANO_QSYS is
		port (
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			key_external_connection_export  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			sdram_wire_addr                 : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                : out   std_logic;                                        -- cas_n
			sdram_wire_cke                  : out   std_logic;                                        -- cke
			sdram_wire_cs_n                 : out   std_logic;                                        -- cs_n
			sdram_wire_dq                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                  : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                 : out   std_logic;                                        -- we_n
			altpll_sdram_clk                : out   std_logic;                                        -- clk
			altpll_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			altpll_locked_conduit_export    : out   std_logic;                                        -- export
			altpll_phasedone_conduit_export : out   std_logic                                         -- export
		);
	end component DE0_NANO_QSYS;

