Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Thu Oct 27 19:10:52 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                30720        0.019        0.000                      0                30720        2.250        0.000                       0                 15237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.165        0.000                      0                30016        0.019        0.000                      0                30016        2.250        0.000                       0                 15237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.083        0.000                      0                  704        0.333        0.000                      0                  704  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[15]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[15]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[16]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[16]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[17]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[17]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[3]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[3]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[4]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[4]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[5]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[5]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[6]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[6]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/row_index_reg_809_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.147ns (52.191%)  route 2.883ns (47.809%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.662 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X44Y44                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.419     3.381 r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_843_reg[1]/Q
                         net (fo=1, routed)           0.578     3.959    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/Q[1]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.808 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.808    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_8
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.922 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.922    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_7
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.036    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_6
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.150    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_5
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.264    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.379    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/n_4_a_inferred_i_3
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.708 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_mul_32s_32s_32_7_U15/correlation_accel_v1_mul_32s_32s_32_7_MulnS_0_U/a_inferred_i_2/O[3]
                         net (fo=4, routed)           0.652     6.360    zed_i/correlation_accel_v1_0/inst/column_index_fu_1330_p2[27]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.306     6.666 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm[27]_i_10/O
                         net (fo=1, routed)           0.000     6.666    zed_i/correlation_accel_v1_0/inst/n_4_ap_CS_fsm[27]_i_10
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.216 r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[27]_i_2/CO[3]
                         net (fo=4, routed)           0.820     8.036    zed_i/correlation_accel_v1_0/inst/tmp_8_fu_1336_p2
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.160 r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820[31]_i_1/O
                         net (fo=63, routed)          0.832     8.992    zed_i/correlation_accel_v1_0/inst/n_4_phi_mul_reg_820[31]_i_1
    SLICE_X50Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/row_index_reg_809_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.483     9.662    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y47                                                      r  zed_i/correlation_accel_v1_0/inst/row_index_reg_809_reg[0]/C
                         clock pessimism              0.129     9.791    
                         clock uncertainty           -0.111     9.681    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524     9.157    zed_i/correlation_accel_v1_0/inst/row_index_reg_809_reg[0]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it19_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.518ns (8.450%)  route 5.612ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         5.612     9.057    zed_i/correlation_accel_v1_0/inst/ap_rst_n_inv
    SLICE_X12Y13         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it19_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.575     9.754    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X12Y13                                                      r  zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it19_reg_r/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524     9.235    zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it19_reg_r
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it20_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.518ns (8.450%)  route 5.612ns (91.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         5.612     9.057    zed_i/correlation_accel_v1_0/inst/ap_rst_n_inv
    SLICE_X12Y13         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it20_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.575     9.754    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X12Y13                                                      r  zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it20_reg_r/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.524     9.235    zed_i/correlation_accel_v1_0/inst/ap_reg_ppiten_pp2_it20_reg_r
  -------------------------------------------------------------------
                         required time                          9.235    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.330%)  route 0.209ns (59.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.560     0.895    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y42                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.209     1.245    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/D[0]
    SLICE_X52Y41         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.824     1.190    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/aclk
    SLICE_X52Y41                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.071     1.226    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMS32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.134     1.207    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X16Y48         RAMS32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.866     1.232    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X16Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y48         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.184    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/next_mul_reg_1766_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.539%)  route 0.207ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.553     0.889    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X51Y51                                                      r  zed_i/correlation_accel_v1_0/inst/next_mul_reg_1766_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zed_i/correlation_accel_v1_0/inst/next_mul_reg_1766_reg[13]/Q
                         net (fo=1, routed)           0.207     1.236    zed_i/correlation_accel_v1_0/inst/next_mul_reg_1766[13]
    SLICE_X49Y47         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.830     1.196    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X49Y47                                                      r  zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.047     1.213    zed_i/correlation_accel_v1_0/inst/phi_mul_reg_820_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                        
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y10   zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U5/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y1    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U6/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X3Y5    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U7/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X1Y4    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U8/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y2   zed_i/correlation_accel_v1_0/inst/acc_returnA_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                                   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X3Y1   zed_i/correlation_accel_v1_0/inst/acc_weight_returnB_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y1   zed_i/correlation_accel_v1_0/inst/acc_weight_returnSquareA_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                      
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y18  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK                                                                                                          
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y18  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK                                                                                                          
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y19  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                 
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                    
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X66Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X34Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X34Y61  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                      
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                         
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X58Y67  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X20Y48  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X20Y48  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK   



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.580ns (10.777%)  route 4.802ns (89.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 9.757 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.684     2.978    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X27Y68                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.573     5.007    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         3.229     8.360    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y39          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.578     9.757    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y39                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     9.872    
                         clock uncertainty           -0.111     9.762    
    SLICE_X8Y39          FDPE (Recov_fdpe_C_PRE)     -0.319     9.443    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.580ns (11.012%)  route 4.687ns (88.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.684     2.978    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X27Y68                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.573     5.007    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X63Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.131 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         3.114     8.245    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y44         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.580     9.759    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y44                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X12Y44         FDPE (Recov_fdpe_C_PRE)     -0.319     9.445    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[10]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.563     9.101    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[6]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.563     9.101    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[8]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.563     9.101    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[11]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.521     9.143    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[7]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.521     9.143    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.668ns (15.608%)  route 3.612ns (84.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.156     7.207    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y51         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y51                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[9]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y51         FDCE (Recov_fdce_C_CLR)     -0.521     9.143    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.668ns (16.139%)  route 3.471ns (83.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.015     7.066    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y52         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y52                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[18]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y52         FDCE (Recov_fdce_C_CLR)     -0.563     9.101    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[18]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.668ns (16.139%)  route 3.471ns (83.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 9.646 - 7.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.633     2.927    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y76                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     3.445 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=884, routed)         1.456     4.901    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.150     5.051 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          2.015     7.066    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X50Y52         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       1.467     9.646    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X50Y52                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[20]/C
                         clock pessimism              0.129     9.775    
                         clock uncertainty           -0.111     9.664    
    SLICE_X50Y52         FDCE (Recov_fdce_C_CLR)     -0.563     9.101    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[20]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  2.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.136     1.182    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X58Y68         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.838     1.204    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X58Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.920    
    SLICE_X58Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.136     1.182    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X58Y68         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.838     1.204    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X58Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.920    
    SLICE_X58Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.136     1.182    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X59Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.838     1.204    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X59Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X59Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.136     1.182    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X59Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.838     1.204    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X59Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X59Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.136     1.182    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X59Y68         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.838     1.204    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X59Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.284     0.920    
    SLICE_X59Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     0.825    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.038%)  route 0.187ns (56.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.595     0.930    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y42                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.258    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X10Y42         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.864     1.230    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y42                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.966    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.575     0.911    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.176     1.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X66Y62         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.844     1.210    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X66Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.575     0.911    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.176     1.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X66Y62         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.844     1.210    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X66Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.262%)  route 0.178ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.595     0.930    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y42                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.178     1.249    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X14Y42         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.864     1.230    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y42                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.947    
    SLICE_X14Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.575     0.911    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.176     1.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X66Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15251, routed)       0.844     1.210    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X66Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X66Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.372    





