Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  8 09:28:50 2025
| Host         : SEMSEMEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fx_mac_timing_summary_routed.rpt -pb fx_mac_timing_summary_routed.pb -rpx fx_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : fx_mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                  162        0.256        0.000                      0                  162        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.410        0.000                      0                  162        0.256        0.000                      0                  162        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 acc_rc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 3.465ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y37         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_rc_reg[10]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         2.993     8.665 r  acc_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.665    acc_o[6]
    W3                                                                r  acc_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 acc_rc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 3.454ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_rc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_rc_reg[5]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.982     8.655 r  acc_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.655    acc_o[1]
    U15                                                               r  acc_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_rc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 3.448ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.678     5.199    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472     5.671 r  acc_rc_reg[11]/Q
                         net (fo=1, routed)           0.001     5.672    acc_o_OBUF[7]
    V3                   OBUF (Prop_obuf_I_O)         2.976     8.648 r  acc_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[7]
    V3                                                                r  acc_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 acc_rc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 3.446ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_rc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y0          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[6]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.974     8.648 r  acc_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.648    acc_o[2]
    U14                                                               r  acc_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_rc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_rc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y2          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[8]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[4]
    V13                  OBUF (Prop_obuf_I_O)         2.972     8.646 r  acc_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.646    acc_o[4]
    V13                                                               r  acc_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 acc_rc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 3.445ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.679     5.200    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_rc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y3          FDCE (Prop_fdce_C_Q)         0.472     5.672 r  acc_rc_reg[4]/Q
                         net (fo=1, routed)           0.001     5.673    acc_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.973     8.645 r  acc_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.645    acc_o[0]
    U16                                                               r  acc_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 acc_rc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 3.441ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.680     5.201    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_rc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          FDCE (Prop_fdce_C_Q)         0.472     5.673 r  acc_rc_reg[7]/Q
                         net (fo=1, routed)           0.001     5.674    acc_o_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         2.969     8.642 r  acc_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.642    acc_o[3]
    V14                                                               r  acc_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 acc_rc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_o[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.890ns
  Clock Path Skew:        -5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.672     5.193    clk_IBUF_BUFG
    OLOGIC_X1Y32         FDCE                                         r  acc_rc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         FDCE (Prop_fdce_C_Q)         0.472     5.665 r  acc_rc_reg[9]/Q
                         net (fo=1, routed)           0.001     5.666    acc_o_OBUF[5]
    U3                   OBUF (Prop_obuf_I_O)         2.972     8.637 r  acc_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.637    acc_o[5]
    U3                                                                r  acc_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.890     9.075    
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_rc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.739ns (35.669%)  route 4.940ns (64.331%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.656     5.177    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.611 r  acc0/P[0]
                         net (fo=3, routed)           1.175     6.786    acc0_n_105
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     6.910 r  acc_rc0_i_1/O
                         net (fo=1, routed)           0.559     7.469    round_val[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_B[4]_P[11])
                                                      2.057     9.526 r  acc_rc0/P[11]
                         net (fo=1, routed)           0.860    10.386    acc_rc0_n_94
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.510 r  acc_rc[11]_i_1/O
                         net (fo=1, routed)           2.346    12.856    p_0_in[11]
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534    14.875    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[11]/C
                         clock pessimism              0.188    15.063    
                         clock uncertainty           -0.035    15.027    
    OLOGIC_X1Y38         FDCE (Setup_fdce_C_D)       -0.834    14.193    acc_rc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_rc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 2.739ns (35.836%)  route 4.904ns (64.164%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.656     5.177    clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.611 r  acc0/P[0]
                         net (fo=3, routed)           1.175     6.786    acc0_n_105
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     6.910 r  acc_rc0_i_1/O
                         net (fo=1, routed)           0.559     7.469    round_val[4]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_B[4]_P[10])
                                                      2.057     9.526 r  acc_rc0/P[10]
                         net (fo=1, routed)           0.843    10.370    acc_rc0_n_95
    SLICE_X13Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.494 r  acc_rc[10]_i_1/O
                         net (fo=1, routed)           2.326    12.820    p_0_in[10]
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534    14.875    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[10]/C
                         clock pessimism              0.188    15.063    
                         clock uncertainty           -0.035    15.027    
    OLOGIC_X1Y37         FDCE (Setup_fdce_C_D)       -0.834    14.193    acc_rc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  1.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 din[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.229ns (14.161%)  route 1.390ns (85.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V16                                               0.000     0.300 r  din[6] (IN)
                         net (fo=0)                   0.000     0.300    din[6]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.529 r  din_IBUF[6]_inst/O
                         net (fo=1, routed)           1.390     1.920    din_IBUF[6]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 din[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.218ns (13.389%)  route 1.410ns (86.611%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W14                                               0.000     0.300 r  din[1] (IN)
                         net (fo=0)                   0.000     0.300    din[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.518 r  din_IBUF[1]_inst/O
                         net (fo=1, routed)           1.410     1.927    din_IBUF[1]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 win[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.386ns (33.511%)  route 2.750ns (66.489%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        5.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    R2                                                0.000     0.300 r  win[0] (IN)
                         net (fo=0)                   0.000     0.300    win[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.386     1.686 r  win_IBUF[0]_inst/O
                         net (fo=1, routed)           2.750     4.436    win_IBUF[0]
    DSP48_X0Y6           DSP48E1                                      r  mult0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.651     5.172    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     5.172    
                         clock uncertainty            0.035     5.207    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -1.040     4.167    mult0
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 din[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.217ns (13.240%)  route 1.420ns (86.760%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W17                                               0.000     0.300 r  din[3] (IN)
                         net (fo=0)                   0.000     0.300    din[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.517 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           1.420     1.936    din_IBUF[3]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 din[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.219ns (13.265%)  route 1.431ns (86.735%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W15                                               0.000     0.300 r  din[2] (IN)
                         net (fo=0)                   0.000     0.300    din[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.519 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.431     1.950    din_IBUF[2]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 din[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.232ns (14.025%)  route 1.421ns (85.975%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W16                                               0.000     0.300 r  din[4] (IN)
                         net (fo=0)                   0.000     0.300    din[4]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.532 r  din_IBUF[4]_inst/O
                         net (fo=1, routed)           1.421     1.953    din_IBUF[4]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 din[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.221ns (13.247%)  route 1.447ns (86.753%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V17                                               0.000     0.300 r  din[7] (IN)
                         net (fo=0)                   0.000     0.300    din[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.521 r  din_IBUF[7]_inst/O
                         net (fo=11, routed)          1.447     1.968    din_IBUF[7]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 din[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.227ns (13.584%)  route 1.444ns (86.416%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    W13                                               0.000     0.300 r  din[0] (IN)
                         net (fo=0)                   0.000     0.300    din[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.527 r  din_IBUF[0]_inst/O
                         net (fo=1, routed)           1.444     1.971    din_IBUF[0]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 din[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.221ns (13.189%)  route 1.454ns (86.811%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V17                                               0.000     0.300 r  din[7] (IN)
                         net (fo=0)                   0.000     0.300    din[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.521 r  din_IBUF[7]_inst/O
                         net (fo=11, routed)          1.454     1.975    din_IBUF[7]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 din[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.234ns (13.722%)  route 1.472ns (86.278%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.300     0.300    
    V15                                               0.000     0.300 r  din[5] (IN)
                         net (fo=0)                   0.000     0.300    din[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.534 r  din_IBUF[5]_inst/O
                         net (fo=1, routed)           1.472     2.006    din_IBUF[5]
    DSP48_X0Y6           DSP48E1                                      r  mult0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.918     2.046    clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  mult0/CLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.081    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                     -0.418     1.663    mult0
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y4     acc0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y6     mult0/CLK
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y37   acc_rc_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y38   acc_rc_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y3    acc_rc_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y4    acc_rc_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y0    acc_rc_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y1    acc_rc_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y2    acc_rc_reg[8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y12   acc0_i_17/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y12   acc0_i_17/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y12   acc0_i_17/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y12   acc0_i_17/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.414ns  (logic 1.070ns (14.428%)  route 6.344ns (85.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           4.522     7.414    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y0          FDCE                                         f  acc_rc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_rc_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.324ns  (logic 1.070ns (14.604%)  route 6.254ns (85.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           4.433     7.324    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y1          FDCE                                         f  acc_rc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_rc_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.070ns (14.702%)  route 6.205ns (85.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           4.384     7.275    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y2          FDCE                                         f  acc_rc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.535     4.876    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_rc_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.976ns  (logic 1.070ns (15.332%)  route 5.907ns (84.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           4.085     6.976    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y3          FDCE                                         f  acc_rc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_rc_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.070ns (15.685%)  route 5.749ns (84.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           3.928     6.819    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y4          FDCE                                         f  acc_rc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_rc_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc0_i_17/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.070ns (18.457%)  route 4.725ns (81.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           2.904     5.795    acc_rc[11]_i_2_n_0
    SLICE_X12Y12         FDCE                                         f  acc0_i_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X12Y12         FDCE                                         r  acc0_i_17/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.822ns  (logic 1.070ns (27.982%)  route 2.753ns (72.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.931     3.822    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y32         FDCE                                         f  acc_rc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.528     4.869    clk_IBUF_BUFG
    OLOGIC_X1Y32         FDCE                                         r  acc_rc_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.070ns (29.658%)  route 2.537ns (70.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.715     3.606    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y38         FDCE                                         f  acc_rc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.070ns (30.842%)  route 2.398ns (69.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.822     2.768    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.892 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.576     3.468    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y37         FDCE                                         f  acc_rc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.534     4.875    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.220ns (18.257%)  route 0.983ns (81.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.263     1.203    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y37         FDCE                                         f  acc_rc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    clk_IBUF_BUFG
    OLOGIC_X1Y37         FDCE                                         r  acc_rc_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.220ns (17.481%)  route 1.037ns (82.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.317     1.256    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y38         FDCE                                         f  acc_rc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    clk_IBUF_BUFG
    OLOGIC_X1Y38         FDCE                                         r  acc_rc_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.220ns (16.410%)  route 1.119ns (83.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           0.399     1.338    acc_rc[11]_i_2_n_0
    OLOGIC_X1Y32         FDCE                                         f  acc_rc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     1.982    clk_IBUF_BUFG
    OLOGIC_X1Y32         FDCE                                         r  acc_rc_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc0_i_17/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.400ns  (logic 0.220ns (9.151%)  route 2.180ns (90.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           1.461     2.400    acc_rc[11]_i_2_n_0
    SLICE_X12Y12         FDCE                                         f  acc0_i_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y12         FDCE                                         r  acc0_i_17/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.913ns  (logic 0.220ns (7.540%)  route 2.693ns (92.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           1.974     2.913    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y4          FDCE                                         f  acc_rc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     1.987    clk_IBUF_BUFG
    OLOGIC_X0Y4          FDCE                                         r  acc_rc_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.977ns  (logic 0.220ns (7.377%)  route 2.758ns (92.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           2.038     2.977    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y3          FDCE                                         f  acc_rc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     1.987    clk_IBUF_BUFG
    OLOGIC_X0Y3          FDCE                                         r  acc_rc_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.109ns  (logic 0.220ns (7.064%)  route 2.889ns (92.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           2.170     3.109    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y2          FDCE                                         f  acc_rc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    clk_IBUF_BUFG
    OLOGIC_X0Y2          FDCE                                         r  acc_rc_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.114ns  (logic 0.220ns (7.053%)  route 2.894ns (92.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           2.175     3.114    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y1          FDCE                                         f  acc_rc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    clk_IBUF_BUFG
    OLOGIC_X0Y1          FDCE                                         r  acc_rc_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            acc_rc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.163ns  (logic 0.220ns (6.945%)  route 2.943ns (93.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P1                   IBUF (Prop_ibuf_I_O)         0.175     0.175 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.720     0.895    rstn_IBUF
    SLICE_X65Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.940 f  acc_rc[11]_i_2/O
                         net (fo=9, routed)           2.223     3.163    acc_rc[11]_i_2_n_0
    OLOGIC_X0Y0          FDCE                                         f  acc_rc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    clk_IBUF_BUFG
    OLOGIC_X0Y0          FDCE                                         r  acc_rc_reg[6]/C





