;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -1, <-120
	SUB 12, @10
	SLT -90, @-102
	SLT -90, @-102
	SLT -90, @-102
	JMZ 0, <20
	SUB 0, 21
	SUB #12, @201
	SUB 0, 21
	JMZ 0, <20
	SUB #12, @201
	ADD -110, 909
	DJN 12, #10
	SUB @30, 4
	JMN <127, 106
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	SUB #12, @200
	MOV -7, <-20
	SUB -207, <-120
	SUB 0, 0
	SUB #12, @200
	SLT -0, @-102
	DJN 12, #10
	MOV -7, <-20
	CMP -207, <-120
	DAT #30, #4
	CMP -207, <-120
	SPL 0, <400
	SPL 0, <400
	SPL 0, <400
	SUB 300, 91
	CMP #0, -240
	SUB @127, 106
	SLT #0, -240
	SUB @-127, 100
	MOV -7, <-20
	CMP 30, 9
	SUB @-127, 100
	CMP -1, <-120
	SUB 300, 91
	SPL 0, <402
	SUB 300, 91
	SPL 0, <402
	MOV -1, <-20
	MOV -7, <-20
