$date
	Sun Oct 23 08:36:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#905873
b1011 !
1"
#905874
b1011 &
b1011 %
1$
#905875
0"
#905878
b100010 &
b100010 %
#905882
b10001 &
b10001 %
#905886
b110100 &
b110100 %
#905890
b11010 &
b11010 %
#905894
b1101 &
b1101 %
#905898
b101000 &
b101000 %
#905902
b10100 &
b10100 %
#905906
b1010 &
b1010 %
#905910
b101 &
b101 %
#905914
b10000 &
b10000 %
#905918
b1000 &
b1000 %
#905922
b100 &
b100 %
#905926
b10 &
b10 %
#905930
b1 &
b1 %
1#
#905934
b0 &
0#
b0 %
0$
#1902264
b1000 !
1"
#1902266
b1000 &
b1000 %
1$
#1902267
0"
#1902270
b100 &
b100 %
#1902274
b10 &
b10 %
#1902278
b1 &
1#
b1 %
#1902282
b0 &
b0 %
0#
0$
#2886545
b101 !
1"
#2886546
b101 &
b101 %
1$
#2886547
0"
#2886550
b10000 &
b10000 %
#2886554
b1000 &
b1000 %
#2886558
b100 &
b100 %
#2886562
b10 &
b10 %
#2886566
b1 &
1#
b1 %
#2886570
b0 &
b0 %
0#
0$
#4500012
