/dts-v1/;

/memreserve/	0x0000000080000000 0x0000000008000000;
/ {
	compatible = "fsl,imx8qm-arm2", "fsl,imx8qm";
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Freescale i.MX8QM ARM2";

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		idle-states {
			entry-method = "psci";

			cpu-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x0>;
				entry-latency-us = <0x2bc>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x3e8>;
				linux,phandle = <0x3>;
				phandle = <0x3>;
			};

			cluster-sleep {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1000000>;
				entry-latency-us = <0x3e8>;
				exit-latency-us = <0x2bc>;
				min-residency-us = <0xa8c>;
				wakeup-latency-us = <0x5dc>;
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			cpu-idle-states = <0x3>;
			operating-points = <0x124f80 0x118c30>;
			clocks = <0x4 0x1>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			cpu-idle-states = <0x3>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x2>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			cpu-idle-states = <0x3>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x3>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			cpu-idle-states = <0x3>;
		};

		l2-cache0 {
			compatible = "cache";
			linux,phandle = <0x2>;
			phandle = <0x2>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			cpu-idle-states = <0x3>;
			operating-points = <0x185a60 0x118c30>;
			clocks = <0x4 0x3>;
			linux,phandle = <0x6>;
			phandle = <0x6>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a72", "arm,armv8";
			reg = <0x0 0x101>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			cpu-idle-states = <0x3>;
			linux,phandle = <0x7>;
			phandle = <0x7>;
		};

		l2-cache1 {
			compatible = "cache";
			linux,phandle = <0x5>;
			phandle = <0x5>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
		cpu_suspend = <0xc4000001>;
		cpu_off = <0xc4000002>;
		cpu_on = <0xc4000003>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x1 0x7 0x3f04>;
		interrupt-affinity = <0x6 0x7>;
	};

	aliases {
		csi0 = "/camera/csi@58227000";
		csi1 = "/camera/csi@58247000";
		dpu0 = "/dpu@56180000";
		dpu1 = "/dpu@57180000";
		ethernet0 = "/ethernet@5b040000";
		ethernet1 = "/ethernet@5b050000";
		ldb0 = "/ldb@562410e0";
		ldb1 = "/ldb@572410e0";
		isi0 = "/camera/isi@58100000";
		isi1 = "/camera/isi@58110000";
		isi2 = "/camera/isi@58120000";
		isi3 = "/camera/isi@58130000";
		isi4 = "/camera/isi@58140000";
		isi5 = "/camera/isi@58150000";
		isi6 = "/camera/isi@58160000";
		isi7 = "/camera/isi@58170000";
		serial0 = "/serial@5a060000";
		serial1 = "/serial@5a070000";
		serial2 = "/serial@5a080000";
		serial3 = "/serial@5a090000";
		serial4 = "/serial@5a0a0000";
		mmc0 = "/usdhc@5b010000";
		mmc1 = "/usdhc@5b020000";
		mmc2 = "/usdhc@5b030000";
		usbphy0 = "/usbphy@0x5b100000";
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x40000000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x28000000>;
			alloc-ranges = <0x0 0x90000000 0x0 0x28000000>;
			linux,cma-default;
		};

		rpmsg@0xb8000000 {
			no-map;
			reg = <0x0 0xb8000000 0x0 0x400000>;
		};
	};

	interrupt-controller@51a00000 {
		compatible = "arm,gic-v3";
		reg = <0x0 0x51a00000 0x0 0x10000 0x0 0x51b00000 0x0 0xc0000>;
		#interrupt-cells = <0x3>;
		interrupt-controller;
		interrupts = <0x1 0x9 0x3f04>;
		linux,phandle = <0x1>;
		phandle = <0x1>;
	};

	mu@5d1b0000 {
		compatible = "fsl,imx8-mu";
		reg = <0x0 0x5d1b0000 0x0 0x10000>;
		interrupts = <0x0 0xb0 0x4>;
		fsl,scu_ap_mu_id = <0x0>;
		status = "okay";
	};

	clk {
		compatible = "fsl,imx8qm-clk";
		#clock-cells = <0x1>;
		linux,phandle = <0x4>;
		phandle = <0x4>;
	};

	iomuxc {
		compatible = "fsl,imx8qm-iomuxc";

		imx8qm-arm2 {

			esai0grp {
				fsl,pins = <0x68 0x0 0xc600004c 0x69 0x0 0xc600004c 0x6a 0x0 0xc600004c 0x6b 0x0 0xc600004c 0x6c 0x0 0xc600004c 0x6d 0x0 0xc600004c 0x6e 0x0 0xc600004c 0x6f 0x0 0xc600004c 0x70 0x0 0xc600004c 0x71 0x0 0xc600004c 0x73 0x0 0xc600004c>;
				linux,phandle = <0x8c>;
				phandle = <0x8c>;
			};

			fec1grp {
				fsl,pins = <0xa6 0x0 0x6000048 0xa5 0x0 0x6000048 0xf4 0x0 0x6000048 0xf3 0x0 0x6000048 0xf5 0x0 0x6000048 0xf6 0x0 0x6000048 0xf7 0x0 0x6000048 0xf8 0x0 0x6000048 0xf9 0x0 0x6000048 0xfa 0x0 0x6000048 0xfb 0x0 0x6000048 0xfc 0x0 0x6000048 0xfd 0x0 0x6000048 0xfe 0x0 0x6000048>;
				linux,phandle = <0x7c>;
				phandle = <0x7c>;
			};

			fec2grp {
				fsl,pins = <0xaa 0x0 0x6000048 0xa9 0x0 0x6000048 0x101 0x0 0x6000048 0x100 0x0 0x6000048 0x102 0x0 0x6000048 0x103 0x0 0x6000048 0x104 0x0 0x6000048 0x105 0x0 0x6000048 0x106 0x0 0x6000048 0x107 0x0 0x6000048 0x108 0x0 0x6000048 0x109 0x0 0x6000048 0x10a 0x0 0x6000048 0x10b 0x0 0x6000048>;
				linux,phandle = <0x7f>;
				phandle = <0x7f>;
			};

			lvds0lpi2c1grp {
				fsl,pins = <0x36 0x0 0xc600004c 0x37 0x0 0xc600004c>;
			};

			lvds1lpi2c1grp {
				fsl,pins = <0x3c 0x0 0xc600004c 0x3d 0x0 0xc600004c>;
			};

			hdmilpi2c0grp {
				fsl,pins = <0x52 0x0 0xc600004c 0x53 0x0 0xc600004c>;
				linux,phandle = <0x47>;
				phandle = <0x47>;
			};

			mipi0_lpi2c0grp {
				fsl,pins = <0x3f 0x0 0xc600004c 0x40 0x0 0xc600004c>;
				linux,phandle = <0x59>;
				phandle = <0x59>;
			};

			lpi2c0grp {
				fsl,pins = <0x52 0x1 0xc600004c 0x53 0x1 0xc600004c>;
				linux,phandle = <0x3a>;
				phandle = <0x3a>;
			};

			lpi2c1grp {
				fsl,pins = <0xf 0x1 0xc600004c 0x10 0x1 0xc600004c>;
				linux,phandle = <0x3f>;
				phandle = <0x3f>;
			};

			lpuart0grp {
				fsl,pins = <0x15 0x0 0x600004c 0x16 0x0 0x600004c 0x17 0x0 0x600004c 0x18 0x0 0x600004c>;
				linux,phandle = <0x5d>;
				phandle = <0x5d>;
			};

			lpuart1grp {
				fsl,pins = <0x1a 0x0 0x600004c 0x19 0x0 0x600004c 0x1c 0x0 0x600004c 0x1b 0x0 0x600004c>;
				linux,phandle = <0x60>;
				phandle = <0x60>;
			};

			lpuart3grp {
				fsl,pins = <0xd 0x2 0x600004c 0xe 0x2 0x600004c>;
				linux,phandle = <0x64>;
				phandle = <0x64>;
			};

			mlbgrp {
				fsl,pins = <0x8e 0x0 0x21 0x8f 0x0 0x21 0x90 0x0 0x21>;
				linux,phandle = <0x6c>;
				phandle = <0x6c>;
			};

			isl29023grp {
				fsl,pins = <0x8b 0x3 0x21>;
				linux,phandle = <0x40>;
				phandle = <0x40>;
			};

			usdhc1grp {
				fsl,pins = <0xd1 0x0 0x6000041 0xd2 0x0 0x21 0xd3 0x0 0x21 0xd4 0x0 0x21 0xd5 0x0 0x21 0xd6 0x0 0x21 0xd7 0x0 0x21 0xd8 0x0 0x21 0xd9 0x0 0x21 0xda 0x0 0x21 0xdb 0x0 0x6000041 0xdc 0x0 0x21>;
				linux,phandle = <0x6f>;
				phandle = <0x6f>;
			};

			usdhc1grp100mhz {
				fsl,pins = <0xd1 0x0 0x6000040 0xd2 0x0 0x20 0xd3 0x0 0x20 0xd4 0x0 0x20 0xd5 0x0 0x20 0xd6 0x0 0x20 0xd7 0x0 0x20 0xd8 0x0 0x20 0xd9 0x0 0x20 0xda 0x0 0x20 0xdb 0x0 0x6000040 0xdc 0x0 0x20>;
				linux,phandle = <0x70>;
				phandle = <0x70>;
			};

			usdhc1grp200mhz {
				fsl,pins = <0xd1 0x0 0x6000040 0xd2 0x0 0x20 0xd3 0x0 0x20 0xd4 0x0 0x20 0xd5 0x0 0x20 0xd6 0x0 0x20 0xd7 0x0 0x20 0xd8 0x0 0x20 0xd9 0x0 0x20 0xda 0x0 0x20 0xdb 0x0 0x6000040 0xdc 0x0 0x20>;
				linux,phandle = <0x71>;
				phandle = <0x71>;
			};

			usdhc2grpgpio {
				fsl,pins = <0xe8 0x3 0x21 0xe9 0x3 0x21 0x9e 0x3 0x21>;
				linux,phandle = <0x74>;
				phandle = <0x74>;
			};

			usdhc2grp {
				fsl,pins = <0xde 0x0 0x6000041 0xdf 0x0 0x21 0xe0 0x0 0x21 0xe1 0x0 0x21 0xe3 0x0 0x21 0xe4 0x0 0x21 0x9f 0x0 0x21>;
				linux,phandle = <0x73>;
				phandle = <0x73>;
			};

			usdhc2grp100mhz {
				fsl,pins = <0xde 0x0 0x6000040 0xdf 0x0 0x20 0xe0 0x0 0x20 0xe1 0x0 0x20 0xe3 0x0 0x20 0xe4 0x0 0x20 0x9f 0x0 0x20>;
				linux,phandle = <0x75>;
				phandle = <0x75>;
			};

			usdhc2grp200mhz {
				fsl,pins = <0xde 0x0 0x6000040 0xdf 0x0 0x20 0xe0 0x0 0x20 0xe1 0x0 0x20 0xe3 0x0 0x20 0xe4 0x0 0x20 0x9f 0x0 0x20>;
				linux,phandle = <0x76>;
				phandle = <0x76>;
			};

			lpspi0grp {
				fsl,pins = <0x75 0x0 0x600004c 0x76 0x0 0x600004c 0x77 0x0 0x600004c 0x78 0x0 0x600004c 0x79 0x0 0x600004c>;
				linux,phandle = <0x5b>;
				phandle = <0x5b>;
			};

			flexcan0grp {
				fsl,pins = <0x93 0x0 0x21 0x92 0x0 0x21>;
				linux,phandle = <0x49>;
				phandle = <0x49>;
			};

			flexcan1grp {
				fsl,pins = <0x95 0x0 0x21 0x94 0x0 0x21>;
				linux,phandle = <0x4c>;
				phandle = <0x4c>;
			};

			flexcan2grp {
				fsl,pins = <0x97 0x0 0x21 0x96 0x0 0x21>;
				linux,phandle = <0x4e>;
				phandle = <0x4e>;
			};

			flexspi0grp {
				fsl,pins = <0xb5 0x0 0x600004c 0xb6 0x0 0x600004c 0xb7 0x0 0x600004c 0xb8 0x0 0x600004c 0xb9 0x0 0x600004c 0xba 0x0 0x600004c 0xbb 0x0 0x600004c 0xbc 0x0 0x600004c 0xbd 0x0 0x600004c 0xbe 0x0 0x600004c 0xbf 0x0 0x600004c 0xc0 0x0 0x600004c 0xc1 0x0 0x600004c 0xc2 0x0 0x600004c 0xc3 0x0 0x600004c 0xc4 0x0 0x600004c>;
				linux,phandle = <0x97>;
				phandle = <0x97>;
			};

			gpioledsgrp {
				fsl,pins = <0x60 0x3 0x21>;
				linux,phandle = <0xa3>;
				phandle = <0xa3>;
			};

			pcieagrp {
				fsl,pins = <0xc6 0x3 0x21 0xc7 0x3 0x21 0xc8 0x3 0x21>;
				linux,phandle = <0x9e>;
				phandle = <0x9e>;
			};

			pciebgrp {
				fsl,pins = <0xc9 0x3 0x21 0xca 0x3 0x21 0xcb 0x3 0x21>;
				linux,phandle = <0xa1>;
				phandle = <0xa1>;
			};

			usbotg1 {
				fsl,pins = <0x99 0x1 0x21>;
				linux,phandle = <0x86>;
				phandle = <0x86>;
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x1 0xd 0x3f08 0x1 0xe 0x3f08 0x1 0xb 0x3f08 0x1 0xa 0x3f08>;
		clock-frequency = <0x7a1200>;
	};

	iommu@51400000 {
		compatible = "arm,mmu-500";
		interrupt-parent = <0x1>;
		reg = <0x0 0x51400000 0x0 0x40000>;
		#global-interrupts = <0x1>;
		#iommu-cells = <0x2>;
		interrupts = <0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4 0x0 0x20 0x4>;
		linux,phandle = <0x7b>;
		phandle = <0x7b>;
	};

	imx8qm-pm {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		dc0_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x20>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x8>;
			phandle = <0x8>;

			mipi0_dsi_power_domain {
				reg = <0x189>;
				#power-domain-cells = <0x0>;
				power-domains = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x9>;
				phandle = <0x9>;

				mipi0_dsi_i2c0 {
					reg = <0x18b>;
					#power-domain-cells = <0x0>;
					power-domains = <0x9>;
					linux,phandle = <0x58>;
					phandle = <0x58>;
				};

				mipi0_dsi_i2c1 {
					reg = <0x18c>;
					#power-domain-cells = <0x0>;
					power-domains = <0x9>;
				};

				mipi0_dsi_pwm0 {
					reg = <0x18a>;
					#power-domain-cells = <0x0>;
					power-domains = <0x9>;
				};
			};

			lvds0_power_domain {
				reg = <0x10a>;
				#power-domain-cells = <0x0>;
				power-domains = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0xa>;
				phandle = <0xa>;

				lvds0_i2c0 {
					reg = <0x10c>;
					#power-domain-cells = <0x0>;
					power-domains = <0xa>;
					linux,phandle = <0x50>;
					phandle = <0x50>;
				};

				lvds0_pwm {
					reg = <0x10b>;
					#power-domain-cells = <0x0>;
					power-domains = <0xa>;
				};
			};

			hdmi_power_domain {
				reg = <0x197>;
				#power-domain-cells = <0x0>;
				power-domains = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0xb>;
				phandle = <0xb>;

				hdmi_i2c {
					reg = <0x199>;
					#power-domain-cells = <0x0>;
					power-domains = <0xb>;
					linux,phandle = <0x46>;
					phandle = <0x46>;
				};
			};
		};

		dc1_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x31>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0xc>;
			phandle = <0xc>;

			PD_MIPI1 {
				reg = <0x18d>;
				#power-domain-cells = <0x0>;
				power-domains = <0xc>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0xd>;
				phandle = <0xd>;

				PD_MIPI1_I2C0 {
					reg = <0x18f>;
					#power-domain-cells = <0x0>;
					power-domains = <0xd>;
				};

				PD_MIPI1_I2C1 {
					reg = <0x190>;
					#power-domain-cells = <0x0>;
					power-domains = <0xd>;
				};

				PD_MIPI1_PWM {
					reg = <0x18e>;
					#power-domain-cells = <0x0>;
					power-domains = <0xd>;
				};
			};

			lvds1_power_domain {
				reg = <0x10e>;
				#power-domain-cells = <0x0>;
				power-domains = <0xc>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0xe>;
				phandle = <0xe>;

				lvds1_i2c0 {
					reg = <0x110>;
					#power-domain-cells = <0x0>;
					power-domains = <0xe>;
					linux,phandle = <0x52>;
					phandle = <0x52>;
				};

				lvds1_pwm {
					reg = <0x10f>;
					#power-domain-cells = <0x0>;
					power-domains = <0xe>;
				};
			};
		};

		lsio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0xf>;
			phandle = <0xf>;

			lsio_pwm0 {
				reg = <0xbf>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm1 {
				reg = <0xc0>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm2 {
				reg = <0xc1>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm3 {
				reg = <0xc2>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm4 {
				reg = <0xc3>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm5 {
				reg = <0xc4>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm6 {
				reg = <0xc5>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_pwm7 {
				reg = <0xc6>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_kpp {
				reg = <0xd4>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio0 {
				reg = <0xc7>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio1 {
				reg = <0xc8>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio2 {
				reg = <0xc9>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio3 {
				reg = <0xca>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio4 {
				reg = <0xcb>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio5 {
				reg = <0xcc>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio6 {
				reg = <0xcd>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpio7 {
				reg = <0xce>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpt0 {
				reg = <0xcf>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
				linux,phandle = <0x66>;
				phandle = <0x66>;
			};

			lsio_gpt1 {
				reg = <0xd0>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpt2 {
				reg = <0xd1>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpt3 {
				reg = <0xd2>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_gpt4 {
				reg = <0xd3>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_fspi0 {
				reg = <0xed>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};

			lsio_fspi1 {
				reg = <0xee>;
				#power-domain-cells = <0x0>;
				power-domains = <0xf>;
			};
		};

		connectivity_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x10>;
			phandle = <0x10>;

			conn_usb0 {
				reg = <0x103>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x85>;
				phandle = <0x85>;
			};

			conn_usb0_phy {
				reg = <0x105>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x81>;
				phandle = <0x81>;
			};

			conn_usb1 {
				reg = <0x104>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_usb2 {
				reg = <0x106>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x87>;
				phandle = <0x87>;
			};

			conn_usb2_phy {
				reg = <0x107>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x82>;
				phandle = <0x82>;
			};

			conn_sdhc0 {
				reg = <0xf8>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x6e>;
				phandle = <0x6e>;
			};

			conn_sdhc1 {
				reg = <0xf9>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x72>;
				phandle = <0x72>;
			};

			conn_sdhc2 {
				reg = <0xfa>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x79>;
				phandle = <0x79>;
			};

			conn_enet0 {
				reg = <0xfb>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x7a>;
				phandle = <0x7a>;
			};

			conn_enet1 {
				reg = <0xfc>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x7e>;
				phandle = <0x7e>;
			};

			conn_nand {
				reg = <0x109>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_mlb0 {
				reg = <0xfd>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
				linux,phandle = <0x6b>;
				phandle = <0x6b>;
			};

			conn_dma4_ch0 {
				reg = <0x174>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_dma4_ch1 {
				reg = <0x175>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_dma4_ch2 {
				reg = <0x176>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_dma4_ch3 {
				reg = <0x177>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};

			conn_dma4_ch4 {
				reg = <0x178>;
				#power-domain-cells = <0x0>;
				power-domains = <0x10>;
			};
		};

		hsio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x11>;
			phandle = <0x11>;

			PD_HSIO_SERDES_0 {
				reg = <0x99>;
				#power-domain-cells = <0x0>;
				power-domains = <0x11>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x12>;
				phandle = <0x12>;

				hsio_pcie0 {
					reg = <0x98>;
					#power-domain-cells = <0x0>;
					power-domains = <0x12>;
					linux,phandle = <0x9c>;
					phandle = <0x9c>;
				};

				hsio_pcie1 {
					reg = <0xa9>;
					#power-domain-cells = <0x0>;
					power-domains = <0x12>;
					linux,phandle = <0xa0>;
					phandle = <0xa0>;
				};
			};

			PD_HSIO_SERDES_1 {
				reg = <0xab>;
				#power-domain-cells = <0x0>;
				power-domains = <0x11>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x13>;
				phandle = <0x13>;

				PD_HSIO_SATA0 {
					reg = <0xaa>;
					#power-domain-cells = <0x0>;
					power-domains = <0x13>;
				};
			};

			hsio_gpio {
				reg = <0xac>;
				#power-domain-cells = <0x0>;
				power-domains = <0x11>;
			};
		};

		audio_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x14>;
			phandle = <0x14>;

			audio_asrc0 {
				reg = <0x19e>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x94>;
				phandle = <0x94>;
			};

			audio_asrc1 {
				reg = <0x1c6>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x95>;
				phandle = <0x95>;
			};

			audio_esai0 {
				reg = <0x19f>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x8b>;
				phandle = <0x8b>;
			};

			audio_esai1 {
				reg = <0x1c7>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_spdif0 {
				reg = <0x1a0>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x8d>;
				phandle = <0x8d>;
			};

			audio_spdif1 {
				reg = <0x1a1>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_sai0 {
				reg = <0x13e>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x8f>;
				phandle = <0x8f>;
			};

			audio_sai1 {
				reg = <0x13f>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x8e>;
				phandle = <0x8e>;
			};

			audio_sai2 {
				reg = <0x140>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_sai3 {
				reg = <0x1a2>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_sai4 {
				reg = <0x1a3>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_sai5 {
				reg = <0x1a4>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_sai6 {
				reg = <0x1c8>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x91>;
				phandle = <0x91>;
			};

			audio_sai7 {
				reg = <0x1c9>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x92>;
				phandle = <0x92>;
			};

			audio_gpt5 {
				reg = <0x1a5>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_gpt6 {
				reg = <0x1a6>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_gpt7 {
				reg = <0x1a7>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_gpt8 {
				reg = <0x1a8>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_gpt9 {
				reg = <0x1a9>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_gpt10 {
				reg = <0x1aa>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_amix {
				reg = <0x1ca>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x93>;
				phandle = <0x93>;
			};

			audio_mqs0 {
				reg = <0x1cb>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x96>;
				phandle = <0x96>;
			};

			audio_mclkout0 {
				reg = <0x1ef>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
				linux,phandle = <0x3d>;
				phandle = <0x3d>;
			};

			audio_mclkout1 {
				reg = <0x1f0>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_audiopll0 {
				reg = <0x145>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_audiopll1 {
				reg = <0x1ec>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_audioclk0 {
				reg = <0x1ed>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};

			audio_audioclk1 {
				reg = <0x1ee>;
				#power-domain-cells = <0x0>;
				power-domains = <0x14>;
			};
		};

		dma_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x15>;
			phandle = <0x15>;

			dma_flexcan0 {
				reg = <0x69>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x48>;
				phandle = <0x48>;
			};

			dma_flexcan1 {
				reg = <0x6a>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x4b>;
				phandle = <0x4b>;
			};

			dma_flexcan2 {
				reg = <0x6b>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x4d>;
				phandle = <0x4d>;
			};

			dma_ftm0 {
				reg = <0x67>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_ftm1 {
				reg = <0x68>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_adc0 {
				reg = <0x65>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_adc1 {
				reg = <0x66>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_lpi2c0 {
				reg = <0x60>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x39>;
				phandle = <0x39>;
			};

			dma_lpi2c1 {
				reg = <0x61>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x3e>;
				phandle = <0x3e>;
			};

			dma_lpi2c2 {
				reg = <0x62>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x42>;
				phandle = <0x42>;
			};

			dma_lpi2c3 {
				reg = <0x63>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x43>;
				phandle = <0x43>;
			};

			dma_lpi2c4 {
				reg = <0x64>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x44>;
				phandle = <0x44>;
			};

			dma_lpuart0 {
				reg = <0x39>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x5c>;
				phandle = <0x5c>;
			};

			dma_lpuart1 {
				reg = <0x3a>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x5e>;
				phandle = <0x5e>;
			};

			dma_lpuart2 {
				reg = <0x3b>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x62>;
				phandle = <0x62>;
			};

			dma_lpuart3 {
				reg = <0x3c>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x63>;
				phandle = <0x63>;
			};

			dma_lpuart4 {
				reg = <0x3d>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x65>;
				phandle = <0x65>;
			};

			dma_spi0 {
				reg = <0x35>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
				linux,phandle = <0x5a>;
				phandle = <0x5a>;
			};

			dma_spi1 {
				reg = <0x36>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_spi2 {
				reg = <0x37>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_spi3 {
				reg = <0x38>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_emvsim0 {
				reg = <0x3e>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};

			dma_emvsim1 {
				reg = <0x3f>;
				#power-domain-cells = <0x0>;
				power-domains = <0x15>;
			};
		};

		PD_GPU {
			compatible = "nxp,imx8-pd";
			reg = <0x214>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x16>;
			phandle = <0x16>;

			PD_GPU0 {
				reg = <0x90>;
				#power-domain-cells = <0x0>;
				power-domains = <0x16>;
				linux,phandle = <0x67>;
				phandle = <0x67>;
			};

			PD_GPU1 {
				reg = <0x94>;
				#power-domain-cells = <0x0>;
				power-domains = <0x16>;
				linux,phandle = <0x68>;
				phandle = <0x68>;
			};
		};

		PD_VPU {
			compatible = "nxp,imx8-pd";
			reg = <0x166>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x17>;
			phandle = <0x17>;

			VPU_CORE {
				reg = <0x16f>;
				#power-domain-cells = <0x0>;
				power-domains = <0x17>;
				linux,phandle = <0x18>;
				phandle = <0x18>;
			};

			VPU_ENC {
				reg = <0x206>;
				#power-domain-cells = <0x0>;
				power-domains = <0x18>;
			};

			VPU_DEC {
				reg = <0x205>;
				#power-domain-cells = <0x0>;
				power-domains = <0x18>;
				linux,phandle = <0x89>;
				phandle = <0x89>;
			};
		};

		imaging_power_domain {
			compatible = "nxp,imx8-pd";
			reg = <0x179>;
			#power-domain-cells = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x19>;
			phandle = <0x19>;

			mipi_csi0_power_domain {
				reg = <0x191>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x1a>;
				phandle = <0x1a>;

				mipi_csi0_i2c {
					reg = <0x193>;
					#power-domain-cells = <0x0>;
					power-domains = <0x1a>;
					linux,phandle = <0x53>;
					phandle = <0x53>;
				};

				mipi_csi0_pwm {
					reg = <0x192>;
					#power-domain-cells = <0x0>;
					power-domains = <0x1a>;
				};
			};

			mipi_csi1_power_domain {
				reg = <0x194>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x1b>;
				phandle = <0x1b>;

				PD_MIPI_CSI1_I2C0 {
					reg = <0x196>;
					#power-domain-cells = <0x0>;
					power-domains = <0x1b>;
					linux,phandle = <0x55>;
					phandle = <0x55>;
				};

				PD_MIPI_CSI1_PWM {
					reg = <0x195>;
					#power-domain-cells = <0x0>;
					power-domains = <0x1b>;
				};
			};

			hdmi_rx_power_domain {
				reg = <0x19b>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				linux,phandle = <0x1c>;
				phandle = <0x1c>;

				hdmi_rx_i2c {
					reg = <0x19d>;
					#power-domain-cells = <0x0>;
					power-domains = <0x1c>;
				};
			};

			imaging_pdma1 {
				reg = <0x17a>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x2e>;
				phandle = <0x2e>;
			};

			imaging_pdma2 {
				reg = <0x17b>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x2f>;
				phandle = <0x2f>;
			};

			imaging_pdma3 {
				reg = <0x17c>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x30>;
				phandle = <0x30>;
			};

			imaging_pdma4 {
				reg = <0x17d>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x31>;
				phandle = <0x31>;
			};

			imaging_pdma5 {
				reg = <0x17e>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x32>;
				phandle = <0x32>;
			};

			imaging_pdma6 {
				reg = <0x17f>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x33>;
				phandle = <0x33>;
			};

			imaging_pdma7 {
				reg = <0x180>;
				#power-domain-cells = <0x0>;
				power-domains = <0x19>;
				linux,phandle = <0x34>;
				phandle = <0x34>;
			};
		};
	};

	thermal-sensor {
		compatible = "nxp,imx8qm-sc-tsens";
		tsens-num = <0x5>;
		#thermal-sensor-cells = <0x1>;
		linux,phandle = <0x1d>;
		phandle = <0x1d>;
	};

	thermal-zones {

		cpu-thermal0 {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x7d0>;
			thermal-sensors = <0x1d 0x0>;

			trips {

				trip0 {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1f018>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};

		cpu-thermal1 {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x7d0>;
			thermal-sensors = <0x1d 0x1>;

			trips {

				trip0 {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1f018>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};

		gpu-thermal0 {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x7d0>;
			thermal-sensors = <0x1d 0x2>;

			trips {

				trip0 {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1f018>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};

		gpu-thermal1 {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x7d0>;
			thermal-sensors = <0x1d 0x3>;

			trips {

				trip0 {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1f018>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};

		drc-thermal0 {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x7d0>;
			thermal-sensors = <0x1d 0x4>;

			trips {

				trip0 {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
				};

				trip1 {
					temperature = <0x1f018>;
					hysteresis = <0x7d0>;
					type = "critical";
				};
			};
		};
	};

	rtc {
		compatible = "fsl,imx-sc-rtc";
	};

	dpu_intsteer@56000000 {
		compatible = "fsl,imx8qm-dpu-intsteer", "syscon";
		reg = <0x0 0x56000000 0x0 0x10000>;
		linux,phandle = <0x1e>;
		phandle = <0x1e>;
	};

	dpu@56180000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "fsl,imx8qm-dpu";
		reg = <0x0 0x56180000 0x0 0x40000>;
		intsteer = <0x1e>;
		interrupts = <0x0 0x28 0x4 0x0 0x29 0x4 0x0 0x2a 0x4 0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4>;
		interrupt-names = "irq_common", "irq_stream0a", "irq_stream0b", "irq_stream1a", "irq_stream1b", "irq_reserved0", "irq_reserved1", "irq_blit";
		clocks = <0x4 0x125 0x4 0x127 0x4 0x129 0x4 0x12b>;
		clock-names = "pll0", "pll1", "disp0", "disp1";
		power-domains = <0x8>;
		status = "okay";

		port@0 {
			reg = <0x0>;
			linux,phandle = <0x98>;
			phandle = <0x98>;

			mipi-dsi-endpoint {
			};
		};

		port@1 {
			reg = <0x1>;
			linux,phandle = <0x99>;
			phandle = <0x99>;

			lvds0-endpoint {
				remote-endpoint = <0x1f>;
				linux,phandle = <0x23>;
				phandle = <0x23>;
			};

			lvds1-endpoint {
				remote-endpoint = <0x20>;
				linux,phandle = <0x25>;
				phandle = <0x25>;
			};
		};
	};

	lvds_region@56240000 {
		compatible = "fsl,imx8qm-lvds-region", "syscon";
		reg = <0x0 0x56240000 0x0 0x10000>;
		linux,phandle = <0x21>;
		phandle = <0x21>;
	};

	ldb_phy@56241000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "mixel,lvds-phy";
		reg = <0x0 0x56241000 0x0 0x100>;
		clocks = <0x4 0x1b0>;
		clock-names = "phy";
		power-domains = <0xa>;
		status = "disabled";

		port@0 {
			reg = <0x0>;
			#phy-cells = <0x0>;
			linux,phandle = <0x22>;
			phandle = <0x22>;
		};

		port@1 {
			reg = <0x1>;
			#phy-cells = <0x0>;
			linux,phandle = <0x24>;
			phandle = <0x24>;
		};
	};

	ldb@562410e0 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "fsl,imx8qm-ldb";
		clocks = <0x4 0x1ae 0x4 0x1ac>;
		clock-names = "pixel", "bypass";
		power-domains = <0xa>;
		gpr = <0x21>;
		status = "disabled";

		lvds-channel@0 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x0>;
			phys = <0x22>;
			phy-names = "ldb_phy";
			status = "disabled";

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x23>;
					linux,phandle = <0x1f>;
					phandle = <0x1f>;
				};
			};
		};

		lvds-channel@1 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x1>;
			phys = <0x24>;
			phy-names = "ldb_phy";
			status = "disabled";

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x25>;
					linux,phandle = <0x20>;
					phandle = <0x20>;
				};
			};
		};
	};

	dpu_intsteer@57000000 {
		compatible = "fsl,imx8qm-dpu-intsteer", "syscon";
		reg = <0x0 0x57000000 0x0 0x10000>;
		linux,phandle = <0x26>;
		phandle = <0x26>;
	};

	dpu@57180000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "fsl,imx8qm-dpu";
		reg = <0x0 0x57180000 0x0 0x40000>;
		intsteer = <0x26>;
		interrupts = <0x0 0x98 0x4 0x0 0x99 0x4 0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4 0x0 0x9e 0x4 0x0 0x9f 0x4>;
		interrupt-names = "irq_common", "irq_stream0a", "irq_stream0b", "irq_stream1a", "irq_stream1b", "irq_reserved0", "irq_reserved1", "irq_blit";
		clocks = <0x4 0x14a 0x4 0x14c 0x4 0x14e 0x4 0x152>;
		clock-names = "pll0", "pll1", "disp0", "disp1";
		power-domains = <0xc>;
		status = "okay";

		port@0 {
			reg = <0x0>;
			linux,phandle = <0x9a>;
			phandle = <0x9a>;

			mipi-dsi-endpoint {
			};
		};

		port@1 {
			reg = <0x1>;
			linux,phandle = <0x9b>;
			phandle = <0x9b>;

			lvds0-endpoint {
				remote-endpoint = <0x27>;
				linux,phandle = <0x2b>;
				phandle = <0x2b>;
			};

			lvds1-endpoint {
				remote-endpoint = <0x28>;
				linux,phandle = <0x2d>;
				phandle = <0x2d>;
			};
		};
	};

	lvds_region@57240000 {
		compatible = "fsl,imx8qm-lvds-region", "syscon";
		reg = <0x0 0x57240000 0x0 0x10000>;
		linux,phandle = <0x29>;
		phandle = <0x29>;
	};

	ldb_phy@57241000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "mixel,lvds-phy";
		reg = <0x0 0x57241000 0x0 0x100>;
		clocks = <0x4 0x1c2>;
		clock-names = "phy";
		power-domains = <0xe>;
		status = "disabled";

		port@0 {
			reg = <0x0>;
			#phy-cells = <0x0>;
			linux,phandle = <0x2a>;
			phandle = <0x2a>;
		};

		port@1 {
			reg = <0x1>;
			#phy-cells = <0x0>;
			linux,phandle = <0x2c>;
			phandle = <0x2c>;
		};
	};

	ldb@572410e0 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "fsl,imx8qm-ldb";
		clocks = <0x4 0x1c0 0x4 0x1be>;
		clock-names = "pixel", "bypass";
		power-domains = <0xe>;
		gpr = <0x29>;
		status = "disabled";

		lvds-channel@0 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x0>;
			phys = <0x2a>;
			phy-names = "ldb_phy";
			status = "disabled";

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x2b>;
					linux,phandle = <0x27>;
					phandle = <0x27>;
				};
			};
		};

		lvds-channel@1 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x1>;
			phys = <0x2c>;
			phy-names = "ldb_phy";
			status = "disabled";

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x2d>;
					linux,phandle = <0x28>;
					phandle = <0x28>;
				};
			};
		};
	};

	camera {
		compatible = "fsl,mxc-md", "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		isi@58100000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58100000 0x0 0x10000>;
			interrupts = <0x0 0x129 0x0>;
			interface = <0x2 0x0 0x2>;
			clocks = <0x4 0x1f5>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1f5>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x19>;
			status = "okay";
		};

		isi@58110000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58110000 0x0 0x10000>;
			interrupts = <0x0 0x12a 0x0>;
			interface = <0x2 0x1 0x2>;
			clocks = <0x4 0x1f6>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1f6>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x2e>;
			status = "okay";
		};

		isi@58120000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58120000 0x0 0x10000>;
			interrupts = <0x0 0x12b 0x0>;
			interface = <0x2 0x2 0x2>;
			clocks = <0x4 0x1f7>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1f7>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x2f>;
			status = "okay";
		};

		isi@58130000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58130000 0x0 0x10000>;
			interrupts = <0x0 0x12c 0x0>;
			interface = <0x2 0x3 0x2>;
			clocks = <0x4 0x1f8>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1f8>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x30>;
			status = "okay";
		};

		isi@58140000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58140000 0x0 0x10000>;
			interrupts = <0x0 0x12d 0x0>;
			interface = <0x3 0x0 0x2>;
			clocks = <0x4 0x1f9>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1f9>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x31>;
			status = "okay";
		};

		isi@58150000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58150000 0x0 0x10000>;
			interrupts = <0x0 0x12e 0x0>;
			interface = <0x3 0x1 0x2>;
			clocks = <0x4 0x1fa>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1fa>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x32>;
			status = "okay";
		};

		isi@58160000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58160000 0x0 0x10000>;
			interrupts = <0x0 0x12f 0x0>;
			interface = <0x3 0x2 0x2>;
			clocks = <0x4 0x1fb>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1fb>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x33>;
			status = "okay";
		};

		isi@58170000 {
			compatible = "fsl,imx8-isi";
			reg = <0x0 0x58170000 0x0 0x10000>;
			interrupts = <0x0 0x130 0x0>;
			interface = <0x3 0x3 0x2>;
			clocks = <0x4 0x1fc>;
			clock-names = "per";
			assigned-clocks = <0x4 0x1fc>;
			assigned-clock-rates = <0x23c34600>;
			power-domains = <0x34>;
			status = "okay";
		};

		csi@58227000 {
			compatible = "fsl,mxc-mipi-csi2";
			reg = <0x0 0x58227000 0x0 0x1000 0x0 0x58221000 0x0 0x1000>;
			interrupts = <0xa 0x4>;
			interrupt-parent = <0x35>;
			clocks = <0x4 0x110 0x4 0x116 0x4 0x118 0x4 0x1f2>;
			clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
			assigned-clocks = <0x4 0x116 0x4 0x118>;
			assigned-clock-rates = <0x15752a00 0x44aa200>;
			power-domains = <0x1a>;
			status = "okay";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			virtual-channel;

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x36>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					linux,phandle = <0x54>;
					phandle = <0x54>;
				};
			};
		};

		csi@58247000 {
			compatible = "fsl,mxc-mipi-csi2";
			reg = <0x0 0x58247000 0x0 0x1000 0x0 0x58241000 0x0 0x1000>;
			interrupts = <0xa 0x4>;
			interrupt-parent = <0x37>;
			clocks = <0x4 0x11b 0x4 0x121 0x4 0x123 0x4 0x1f3>;
			clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
			assigned-clocks = <0x4 0x121 0x4 0x123>;
			assigned-clock-rates = <0x15752a00 0x44aa200>;
			power-domains = <0x1b>;
			status = "disabled";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			virtual-channel;

			port@1 {
				reg = <0x1>;

				endpoint {
					remote-endpoint = <0x38>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					linux,phandle = <0x56>;
					phandle = <0x56>;
				};
			};
		};
	};

	i2c@5a800000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x0 0x5a800000 0x0 0x4000>;
		interrupts = <0x0 0xdc 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x93 0x4 0x91>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x93>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x39>;
		status = "okay";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x3a>;
		clock-frequency = <0x186a0>;

		cs42888@48 {
			compatible = "cirrus,cs42888";
			reg = <0x48>;
			clocks = <0x4 0xf0>;
			clock-names = "mclk";
			VA-supply = <0x3b>;
			VD-supply = <0x3b>;
			VLS-supply = <0x3b>;
			VLC-supply = <0x3b>;
			reset-gpio = <0x3c 0x2 0x1>;
			power-domains = <0x3d>;
			linux,phandle = <0xa8>;
			phandle = <0xa8>;
		};
	};

	i2c@5a810000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x0 0x5a810000 0x0 0x4000>;
		interrupts = <0x0 0xdd 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x96 0x4 0x94>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x96>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x3e>;
		status = "okay";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x186a0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x3f>;

		gpio@18 {
			compatible = "nxp,pca9557";
			reg = <0x18>;
			gpio-controller;
			#gpio-cells = <0x2>;
			linux,phandle = <0x3c>;
			phandle = <0x3c>;
		};

		gpio@19 {
			compatible = "nxp,pca9557";
			reg = <0x19>;
			gpio-controller;
			#gpio-cells = <0x2>;
			linux,phandle = <0xa5>;
			phandle = <0xa5>;
		};

		gpio@1b {
			compatible = "nxp,pca9557";
			reg = <0x1b>;
			gpio-controller;
			#gpio-cells = <0x2>;
		};

		gpio@1f {
			compatible = "nxp,pca9557";
			reg = <0x1f>;
			gpio-controller;
			#gpio-cells = <0x2>;
			linux,phandle = <0x6d>;
			phandle = <0x6d>;
		};

		fxas2100x@20 {
			compatible = "fsl,fxas2100x";
			reg = <0x20>;
		};

		fxos8700@1d {
			compatible = "fsl,fxos8700";
			reg = <0x1d>;
		};

		isl29023@44 {
			pinctrl-names = "default";
			pinctrl-0 = <0x40>;
			compatible = "fsl,isl29023";
			reg = <0x44>;
			rext = <0x1f3>;
			interrupt-parent = <0x41>;
			interrupts = <0x14 0x2>;
		};

		mpl3115@60 {
			compatible = "fsl,mpl3115";
			reg = <0x60>;
		};
	};

	i2c@5a820000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x0 0x5a820000 0x0 0x4000>;
		interrupts = <0x0 0xde 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x99 0x4 0x97>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x99>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x42>;
		status = "disabled";
	};

	i2c@5a830000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x0 0x5a830000 0x0 0x4000>;
		interrupts = <0x0 0xdf 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x9c 0x4 0x9a>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x9c>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x43>;
		status = "disabled";
	};

	i2c@5a840000 {
		compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
		reg = <0x0 0x5a840000 0x0 0x4000>;
		interrupts = <0x0 0xe0 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x9f 0x4 0x9d>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x9f>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x44>;
		status = "disabled";
	};

	irqsteer@56260000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x56260000 0x0 0x1000>;
		interrupts = <0x0 0x3d 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x198 0x4 0x18d>;
		clock-names = "pll", "ipg";
		assigned-clocks = <0x4 0x198 0x4 0x18d>;
		assigned-clock-rates = <0x283baec0 0x501bd00>;
		power-domains = <0xb>;
		linux,phandle = <0x45>;
		phandle = <0x45>;
	};

	i2c@56266000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x56266000 0x0 0x1000>;
		interrupts = <0x8 0x4>;
		interrupt-parent = <0x45>;
		clocks = <0x4 0x17a 0x4 0x186>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x17a>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x46>;
		status = "disabled";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x47>;
		clock-frequency = <0x186a0>;
	};

	irqsteer@562400000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x56240000 0x0 0x1000>;
		interrupts = <0x0 0x39 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x2f2>;
		clock-names = "ipg";
		power-domains = <0xa>;
		linux,phandle = <0x4f>;
		phandle = <0x4f>;
	};

	can@5a8d0000 {
		compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
		reg = <0x0 0x5a8d0000 0x0 0x10000>;
		interrupts = <0x0 0xeb 0x4>;
		clocks = <0x4 0x86 0x4 0x88>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x4 0x88>;
		assigned-clock-rates = <0x2625a00>;
		power-domains = <0x48>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x49>;
		xceiver-supply = <0x4a>;
	};

	can@5a8e0000 {
		compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
		reg = <0x0 0x5a8e0000 0x0 0x10000>;
		interrupts = <0x0 0xec 0x4>;
		clocks = <0x4 0x8a 0x4 0x8c>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x4 0x8c>;
		assigned-clock-rates = <0x2625a00>;
		power-domains = <0x4b>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x4c>;
		xceiver-supply = <0x4a>;
	};

	can@5a8f0000 {
		compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
		reg = <0x0 0x5a8f0000 0x0 0x10000>;
		interrupts = <0x0 0xed 0x4>;
		clocks = <0x4 0x8e 0x4 0x90>;
		clock-names = "ipg", "per";
		assigned-clocks = <0x4 0x90>;
		assigned-clock-rates = <0x2625a00>;
		power-domains = <0x4d>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x4e>;
		xceiver-supply = <0x4a>;
	};

	i2c@56247000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x56247000 0x0 0x1000>;
		interrupts = <0x9 0x4>;
		interrupt-parent = <0x4f>;
		clocks = <0x4 0x1b3 0x4 0x1b1>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x1b3>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x50>;
		status = "disabled";
	};

	irqsteer@572400000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x57240000 0x0 0x1000>;
		interrupts = <0x0 0x3a 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x2f3>;
		clock-names = "ipg";
		power-domains = <0xe>;
		linux,phandle = <0x51>;
		phandle = <0x51>;
	};

	i2c@57247000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x57247000 0x0 0x1000>;
		interrupts = <0x9 0x4>;
		interrupt-parent = <0x51>;
		clocks = <0x4 0x1c5 0x4 0x1c3>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x1c5>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x52>;
		status = "disabled";
	};

	irqsteer@582200000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x58220000 0x0 0x1000>;
		interrupts = <0x0 0x140 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x10f>;
		clock-names = "ipg";
		power-domains = <0x1a>;
		linux,phandle = <0x35>;
		phandle = <0x35>;
	};

	i2c@58226000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x58226000 0x0 0x1000>;
		interrupts = <0x8 0x4>;
		interrupt-parent = <0x35>;
		clocks = <0x4 0x112 0x4 0x23b>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x112>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x53>;
		status = "okay";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		clock-frequency = <0x186a0>;

		max9286_mipi@6A {
			compatible = "maxim,max9286_mipi";
			reg = <0x6a>;
			clocks = <0x4 0x0>;
			clock-names = "capture_mclk";
			mclk = <0x19bfcc0>;
			mclk_source = <0x0>;
			virtual-channel;

			port {

				endpoint {
					remote-endpoint = <0x54>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					linux,phandle = <0x36>;
					phandle = <0x36>;
				};
			};
		};
	};

	irqsteer@582400000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x58240000 0x0 0x1000>;
		interrupts = <0x0 0x141 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x11a>;
		clock-names = "ipg";
		power-domains = <0x1b>;
		linux,phandle = <0x37>;
		phandle = <0x37>;
	};

	i2c@58246000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x58246000 0x0 0x1000>;
		interrupts = <0x8 0x4>;
		interrupt-parent = <0x37>;
		clocks = <0x4 0x11d 0x4 0x23d>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x11d>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x55>;
		status = "disabled";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		clock-frequency = <0x186a0>;

		max9286_mipi@6A {
			compatible = "maxim,max9286_mipi";
			reg = <0x6a>;
			clocks = <0x4 0x0>;
			clock-names = "capture_mclk";
			mclk = <0x19bfcc0>;
			mclk_source = <0x0>;
			virtual-channel;

			port {

				endpoint {
					remote-endpoint = <0x56>;
					data-lanes = <0x1 0x2 0x3 0x4>;
					linux,phandle = <0x38>;
					phandle = <0x38>;
				};
			};
		};
	};

	irqsteer@56220000 {
		compatible = "nxp,imx-irqsteer";
		reg = <0x0 0x56220000 0x0 0x1000>;
		interrupts = <0x0 0x3b 0x4>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		#interrupt-cells = <0x2>;
		clocks = <0x4 0x2f4>;
		clock-names = "ipg";
		power-domains = <0x9>;
		linux,phandle = <0x57>;
		phandle = <0x57>;
	};

	i2c@56226000 {
		compatible = "fsl,imx8qm-lpi2c";
		reg = <0x0 0x56226000 0x0 0x1000>;
		interrupts = <0x8 0x4>;
		interrupt-parent = <0x57>;
		clocks = <0x4 0x1d3 0x4 0x2f6>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x1d3>;
		assigned-clock-rates = <0x16e3600>;
		power-domains = <0x58>;
		status = "okay";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x59>;
		clock-frequency = <0x186a0>;
	};

	mipi@56220000 {
		compatible = "fsl,imx8qm-mipi_dsi";
		reg = <0x0 0x56220000 0x0 0x10000>;
		interrupts = <0x0 0x3b 0x4>;
		fsl,irq-steer = <0x56220000>;
		fsl,irq-num = <0x10000>;
		clocks = <0x4 0x1dd 0x4 0x1d9 0x4 0x1db>;
		clock-names = "clk_pixel", "clk_tx_esc", "clk_rx_esc";
		power-domains = <0x9>;
		instance = <0x0>;
		data_lanes = <0x4>;
		virtual_ch = <0x0>;
		dpi_fmt = <0x5>;
		status = "disabled";
	};

	mipi@57220000 {
		compatible = "fsl,imx8qm-mipi_dsi";
		reg = <0x0 0x57220000 0x0 0x10000>;
		interrupts = <0x0 0x3c 0x4>;
		fsl,irq-steer = <0x57220000>;
		fsl,irq-num = <0x10000>;
		clocks = <0x4 0x1eb 0x4 0x1e7 0x4 0x1e9>;
		clock-names = "clk_pixel", "clk_tx_esc", "clk_rx_esc";
		power-domains = <0xd>;
		instance = <0x1>;
		data_lanes = <0x4>;
		virtual_ch = <0x0>;
		dpi_fmt = <0x5>;
		status = "disabled";
	};

	lpspi@5a000000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x0 0x5a000000 0x0 0x10000>;
		interrupts = <0x0 0xd8 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x66>;
		clock-names = "ipg";
		assigned-clocks = <0x4 0x66>;
		assigned-clock-rates = <0x1e84800>;
		power-domains = <0x5a>;
		status = "okay";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x5b>;

		spi@0 {
			reg = <0x0>;
			compatible = "rohm,dh2228fv";
			spi-max-frequency = <0x3d0900>;
		};
	};

	serial@5a060000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x0 0x5a060000 0x0 0x1000>;
		interrupts = <0x0 0x159 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x72 0x4 0x70>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x72>;
		assigned-clock-rates = <0x4c4b400>;
		power-domains = <0x5c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x5d>;
	};

	serial@5a070000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x0 0x5a070000 0x0 0x1000>;
		interrupts = <0x0 0x15a 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x75 0x4 0x73>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x75>;
		assigned-clock-rates = <0x4c4b400>;
		power-domains = <0x5e>;
		dma-names = "tx", "rx";
		dmas = <0x5f 0xf 0x0 0x0 0x5f 0xe 0x0 0x1>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x60>;
		resets = <0x61>;
	};

	serial@5a080000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x0 0x5a080000 0x0 0x1000>;
		interrupts = <0x0 0x15b 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x78 0x4 0x76>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x78>;
		assigned-clock-rates = <0x4c4b400>;
		power-domains = <0x62>;
		dma-names = "tx", "rx";
		dmas = <0x5f 0x11 0x0 0x0 0x5f 0x10 0x0 0x1>;
		status = "disabled";
	};

	serial@5a090000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x0 0x5a090000 0x0 0x1000>;
		interrupts = <0x0 0x15c 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x7b 0x4 0x79>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x7b>;
		assigned-clock-rates = <0x4c4b400>;
		power-domains = <0x63>;
		dma-names = "tx", "rx";
		dmas = <0x5f 0x13 0x0 0x0 0x5f 0x12 0x0 0x1>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x64>;
	};

	serial@5a0a0000 {
		compatible = "fsl,imx8qm-lpuart";
		reg = <0x0 0x5a0a0000 0x0 0x1000>;
		interrupts = <0x0 0x15d 0x4>;
		interrupt-parent = <0x1>;
		clocks = <0x4 0x7f 0x4 0x7c>;
		clock-names = "per", "ipg";
		assigned-clocks = <0x4 0x7f>;
		assigned-clock-rates = <0x4c4b400>;
		power-domains = <0x65>;
		dma-names = "tx", "rx";
		dmas = <0x5f 0x15 0x0 0x0 0x5f 0x14 0x0 0x1>;
		status = "disabled";
	};

	dma-controller@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a2c0000 0x0 0x10000 0x0 0x5a2d0000 0x0 0x10000 0x0 0x5a2e0000 0x0 0x10000 0x0 0x5a2f0000 0x0 0x10000 0x0 0x5a300000 0x0 0x10000 0x0 0x5a310000 0x0 0x10000 0x0 0x5a320000 0x0 0x10000 0x0 0x5a330000 0x0 0x10000 0x0 0x5a340000 0x0 0x10000 0x0 0x5a350000 0x0 0x10000>;
		#dma-cells = <0x3>;
		dma-channels = <0xa>;
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4 0x0 0x1b9 0x4 0x0 0x1ba 0x4 0x0 0x1bb 0x4>;
		interrupt-names = "edma-chan12-tx", "edma-chan13-tx", "edma-chan14-tx", "edma-chan15-tx", "edma-chan16-tx", "edma-chan17-tx", "edma-chan18-tx", "edma-chan19-tx", "edma-chan20-tx", "edma-chan21-tx";
		status = "okay";
		linux,phandle = <0x5f>;
		phandle = <0x5f>;
	};

	dma-controller@591F0000 {
		compatible = "fsl,imx8qm-adma";
		reg = <0x0 0x59200000 0x0 0x10000 0x0 0x59210000 0x0 0x10000 0x0 0x59220000 0x0 0x10000 0x0 0x59230000 0x0 0x10000 0x0 0x59240000 0x0 0x10000 0x0 0x59250000 0x0 0x10000 0x0 0x59260000 0x0 0x10000 0x0 0x59270000 0x0 0x10000 0x0 0x59280000 0x0 0x10000 0x0 0x59290000 0x0 0x10000 0x0 0x592c0000 0x0 0x10000 0x0 0x592d0000 0x0 0x10000 0x0 0x592e0000 0x0 0x10000 0x0 0x592f0000 0x0 0x10000>;
		#dma-cells = <0x3>;
		shared-interrupt;
		dma-channels = <0xe>;
		interrupts = <0x0 0x176 0x4 0x0 0x177 0x4 0x0 0x178 0x4 0x0 0x179 0x4 0x0 0x17a 0x4 0x0 0x17b 0x4 0x0 0x19a 0x4 0x0 0x19a 0x4 0x0 0x1c9 0x4 0x0 0x1cb 0x4 0x0 0x13b 0x4 0x0 0x13b 0x4 0x0 0x13d 0x4 0x0 0x13d 0x4>;
		interrupt-names = "edma-chan0-tx", "edma-chan1-tx", "edma-chan2-tx", "edma-chan3-tx", "edma-chan4-tx", "edma-chan5-tx", "edma-chan6-tx", "edma-chan7-tx", "edma-chan8-tx", "edma-chan9-tx", "edma-chan12-tx", "edma-chan13-tx", "edma-chan14-tx", "edma-chan15-tx";
		status = "okay";
		linux,phandle = <0x8a>;
		phandle = <0x8a>;
	};

	dma-controller@599F0000 {
		compatible = "fsl,imx8qm-adma";
		reg = <0x0 0x59a00000 0x0 0x10000 0x0 0x59a10000 0x0 0x10000 0x0 0x59a20000 0x0 0x10000 0x0 0x59a30000 0x0 0x10000 0x0 0x59a40000 0x0 0x10000 0x0 0x59a50000 0x0 0x10000 0x0 0x59a80000 0x0 0x10000 0x0 0x59a90000 0x0 0x10000 0x0 0x59aa0000 0x0 0x10000>;
		#dma-cells = <0x3>;
		shared-interrupt;
		dma-channels = <0x9>;
		interrupts = <0x0 0x17e 0x4 0x0 0x17f 0x4 0x0 0x180 0x4 0x0 0x181 0x4 0x0 0x182 0x4 0x0 0x183 0x4 0x0 0x14a 0x4 0x0 0x14a 0x4 0x0 0x14c 0x4>;
		interrupt-names = "edma-chan0-tx", "edma-chan1-tx", "edma-chan2-tx", "edma-chan3-tx", "edma-chan4-tx", "edma-chan5-tx", "edma-chan8-tx", "edma-chan9-tx", "edma-chan10-tx";
		status = "okay";
		linux,phandle = <0x90>;
		phandle = <0x90>;
	};

	gpio@5d080000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d080000 0x0 0x10000>;
		interrupts = <0x0 0x88 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
	};

	gpio@5d090000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d090000 0x0 0x10000>;
		interrupts = <0x0 0x89 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
	};

	gpio@5d0a0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0a0000 0x0 0x10000>;
		interrupts = <0x0 0x8a 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		status = "okay";
		linux,phandle = <0xa4>;
		phandle = <0xa4>;
	};

	gpio@5d0b0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0b0000 0x0 0x10000>;
		interrupts = <0x0 0x8b 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		linux,phandle = <0x41>;
		phandle = <0x41>;
	};

	gpio@5d0c0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0c0000 0x0 0x10000>;
		interrupts = <0x0 0x8c 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		linux,phandle = <0x9f>;
		phandle = <0x9f>;
	};

	gpio@5d0d0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0d0000 0x0 0x10000>;
		interrupts = <0x0 0x8d 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		status = "okay";
		linux,phandle = <0x77>;
		phandle = <0x77>;
	};

	gpio@5d0e0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0e0000 0x0 0x10000>;
		interrupts = <0x0 0x8e 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
	};

	gpio@5d0f0000 {
		compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
		reg = <0x0 0x5d0f0000 0x0 0x10000>;
		interrupts = <0x0 0x8f 0x4>;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
	};

	gpt0@5d140000 {
		compatible = "fsl,imx8qm-gpt";
		reg = <0x0 0x5d140000 0x0 0x4000>;
		interrupts = <0x0 0x50 0x4>;
		clocks = <0x4 0x25 0x4 0x22c>;
		clock-names = "ipg", "per";
		power-domains = <0x66>;
	};

	gpu@53100000 {
		compatible = "fsl,imx8-gpu";
		reg = <0x0 0x53100000 0x0 0x40000>;
		interrupts = <0x0 0x40 0x4>;
		clocks = <0x4 0x107 0x4 0x109>;
		clock-names = "core", "shader";
		assigned-clocks = <0x4 0x107 0x4 0x109>;
		assigned-clock-rates = <0x2faf0800 0x3b9aca00>;
		fsl,sc_gpu_pid = <0x90>;
		power-domains = <0x67>;
		status = "okay";
		linux,phandle = <0x69>;
		phandle = <0x69>;
	};

	gpu@54100000 {
		compatible = "fsl,imx8-gpu";
		reg = <0x0 0x54100000 0x0 0x40000>;
		interrupts = <0x0 0x41 0x4>;
		clocks = <0x4 0x10b 0x4 0x10d>;
		clock-names = "core", "shader";
		assigned-clocks = <0x4 0x10b 0x4 0x10d>;
		assigned-clock-rates = <0x2faf0800 0x3b9aca00>;
		fsl,sc_gpu_pid = <0x94>;
		power-domains = <0x68>;
		status = "okay";
		linux,phandle = <0x6a>;
		phandle = <0x6a>;
	};

	imx8_gpu_ss {
		compatible = "fsl,imx8qm-gpu", "fsl,imx8-gpu-ss";
		cores = <0x69 0x6a>;
		reg = <0x0 0x80000000 0x0 0x80000000 0x0 0x0 0x0 0x8000000>;
		reg-names = "phys_baseaddr", "contiguous_mem";
		status = "okay";
	};

	mlb@5B060000 {
		compatible = "fsl,imx6q-mlb150";
		reg = <0x0 0x5b060000 0x0 0x10000>;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0x109 0x4 0x0 0x10a 0x4>;
		clocks = <0x4 0x5f 0x4 0x60 0x4 0x61>;
		clock-names = "mlb", "hclk", "ipg";
		assigned-clocks = <0x4 0x5f 0x4 0x60 0x4 0x61>;
		assigned-clock-rates = <0x13de4355 0x13de4355 0x4f790d5>;
		power-domains = <0x6b>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x6c>;
		pinctrl-assert-gpios = <0x6d 0x2 0x1>;
	};

	usdhc@5b010000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xe8 0x4>;
		reg = <0x0 0x5b010000 0x0 0x10000>;
		clocks = <0x4 0x35 0x4 0x37 0x4 0x0>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x4 0x36>;
		assigned-clock-rates = <0x17d78400>;
		power-domains = <0x6e>;
		fsl,tuning-start-tap = <0x14>;
		fsl,tuning-step = <0x2>;
		status = "okay";
		pinctrl-names = "default", "state_100mhz", "state_200mhz";
		pinctrl-0 = <0x6f>;
		pinctrl-1 = <0x70>;
		pinctrl-2 = <0x71>;
		bus-width = <0x8>;
		non-removable;
	};

	usdhc@5b020000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xe9 0x4>;
		reg = <0x0 0x5b020000 0x0 0x10000>;
		clocks = <0x4 0x38 0x4 0x3a 0x4 0x0>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x4 0x39>;
		assigned-clock-rates = <0xbebc200>;
		power-domains = <0x72>;
		fsl,tuning-start-tap = <0x14>;
		fsl,tuning-step = <0x2>;
		status = "okay";
		pinctrl-names = "default", "state_100mhz", "state_200mhz";
		pinctrl-0 = <0x73 0x74>;
		pinctrl-1 = <0x75 0x74>;
		pinctrl-2 = <0x76 0x74>;
		bus-width = <0x4>;
		cd-gpios = <0x77 0x16 0x1>;
		wp-gpios = <0x77 0x15 0x0>;
		vmmc-supply = <0x78>;
	};

	usdhc@5b030000 {
		compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xea 0x4>;
		reg = <0x0 0x5b030000 0x0 0x10000>;
		clocks = <0x4 0x3b 0x4 0x3d 0x4 0x0>;
		clock-names = "ipg", "per", "ahb";
		assigned-clocks = <0x4 0x3c>;
		assigned-clock-rates = <0xbebc200>;
		power-domains = <0x79>;
		status = "disabled";
	};

	ethernet@5b040000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x0 0x5b040000 0x0 0x10000>;
		interrupts = <0x0 0x102 0x4 0x0 0x100 0x4 0x0 0x101 0x4 0x0 0x103 0x4>;
		clocks = <0x4 0x4d 0x4 0x4b 0x4 0x4f 0x4 0x53 0x4 0x51>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x4 0x50 0x4 0x2a0 0x4 0x53>;
		assigned-clock-rates = <0xee6b280 0x7735940 0x7735940>;
		fsl,num-tx-queues = <0x3>;
		fsl,num-rx-queues = <0x3>;
		power-domains = <0x7a>;
		iommus = <0x7b 0x12 0x7f80>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x7c>;
		phy-mode = "rgmii";
		phy-handle = <0x7d>;
		fsl,magic-packet;
		fsl,rgmii_txc_dly;
		fsl,rgmii_rxc_dly;

		mdio {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			ethernet-phy@0 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0x0>;
				at803x,eee-disabled;
				at803x,vddio-1p8v;
				linux,phandle = <0x7d>;
				phandle = <0x7d>;
			};

			ethernet-phy@1 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0x1>;
				at803x,eee-disabled;
				at803x,vddio-1p8v;
				linux,phandle = <0x80>;
				phandle = <0x80>;
			};
		};
	};

	ethernet@5b050000 {
		compatible = "fsl,imx8qm-fec";
		reg = <0x0 0x5b050000 0x0 0x10000>;
		interrupts = <0x0 0x106 0x4 0x0 0x104 0x4 0x0 0x105 0x4 0x0 0x107 0x4>;
		clocks = <0x4 0x57 0x4 0x55 0x4 0x59 0x4 0x5d 0x4 0x5b>;
		clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
		assigned-clocks = <0x4 0x5a 0x4 0x2a2 0x4 0x5d>;
		assigned-clock-rates = <0xee6b280 0x7735940 0x7735940>;
		fsl,num-tx-queues = <0x3>;
		fsl,num-rx-queues = <0x3>;
		power-domains = <0x7e>;
		iommus = <0x7b 0x12 0x7f80>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x7f>;
		phy-mode = "rgmii-id";
		phy-handle = <0x80>;
		fsl,magic-packet;
	};

	usbmisc@5b0d0200 {
		#index-cells = <0x1>;
		compatible = "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
		reg = <0x0 0x5b0d0200 0x0 0x200>;
		linux,phandle = <0x84>;
		phandle = <0x84>;
	};

	usbphy@0x5b100000 {
		compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
		reg = <0x0 0x5b100000 0x0 0x200>;
		clocks = <0x4 0x41>;
		power-domains = <0x81>;
		linux,phandle = <0x83>;
		phandle = <0x83>;
	};

	usbphynop1 {
		compatible = "usb-nop-xceiv";
		clocks = <0x4 0x44>;
		clock-names = "main_clk";
		power-domains = <0x82>;
		linux,phandle = <0x88>;
		phandle = <0x88>;
	};

	usb@5b0d0000 {
		compatible = "fsl,imx7d-usb", "fsl,imx27-usb";
		reg = <0x0 0x5b0d0000 0x0 0x200>;
		interrupts = <0x0 0x10b 0x4>;
		fsl,usbphy = <0x83>;
		fsl,usbmisc = <0x84 0x0>;
		clocks = <0x4 0x3e>;
		phy-clkgate-delay-us = <0x190>;
		status = "okay";
		#stream-id-cells = <0x1>;
		power-domains = <0x85>;
		pinctrl-names = "default";
		pinctrl-0 = <0x86>;
		srp-disable;
		hnp-disable;
		adp-disable;
		power-polarity-active-high;
		disable-over-current;
	};

	cdns3@5b110000 {
		compatible = "Cadence,usb3";
		reg = <0x0 0x5b110000 0x0 0x10000 0x0 0x5b130000 0x0 0x10000 0x0 0x5b140000 0x0 0x10000 0x0 0x5b160000 0x0 0x40000>;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0x10f 0x4>;
		clocks = <0x4 0x4a 0x4 0x48 0x4 0x46 0x4 0x42 0x4 0x43>;
		clock-names = "usb3_lpm_clk", "usb3_bus_clk", "usb3_aclk", "usb3_ipg_clk", "usb3_core_pclk";
		power-domains = <0x87>;
		cdns3,usbphy = <0x88>;
		status = "okay";
		dr_mode = "host";
	};

	ddr_pmu@5c020000 {
		compatible = "fsl,imx8-ddr-pmu";
		reg = <0x0 0x5c020000 0x0 0x10000>;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0x82 0x4>;
	};

	ddr_pmu@5c120000 {
		compatible = "fsl,imx8-ddr-pmu";
		reg = <0x0 0x5c120000 0x0 0x10000>;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0x83 0x4>;
	};

	vpu@2c000000 {
		compatible = "nxp,imx8qm-vpu", "nxp,imx8x-vpu";
		reg = <0x0 0x2c000000 0x0 0x1000000>;
		reg-names = "iobase_vpu";
		interrupts = <0x0 0x1d0 0x4>;
		interrupt-names = "irq_vpu";
		clocks = <0x4 0x101 0x4 0x103 0x4 0x105 0x4 0xff>;
		clock-names = "clk_vpu_ddr", "clk_vpu_sys", "clk_vpu_xuvi", "clk_vpu_uart";
		assigned-clocks = <0x4 0x101 0x4 0x103 0x4 0x105 0x4 0xff>;
		assigned-clock-rates = <0x2faf0800 0x23c34600 0x23c34600 0x4c4b400>;
		power-domains = <0x89>;
		status = "disabled";
	};

	acm@59e00000 {
		compatible = "nxp,imx8qm-acm";
		reg = <0x0 0x59e00000 0x0 0x1d0000>;
		status = "okay";
	};

	esai@59010000 {
		compatible = "fsl,imx8qm-esai";
		reg = <0x0 0x59010000 0x0 0x10000>;
		interrupts = <0x0 0x199 0x4>;
		clocks = <0x4 0xb7 0x4 0xb9 0x4 0x0 0x4 0x0>;
		clock-names = "core", "extal", "fsys", "spba";
		dmas = <0x8a 0x6 0x0 0x1 0x8a 0x7 0x0 0x0>;
		dma-names = "rx", "tx";
		power-domains = <0x8b>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x8c>;
		assigned-clocks = <0x4 0x272 0x4 0xac 0x4 0xe8 0x4 0xec 0x4 0xb9>;
		assigned-clock-parents = <0x4 0xe9>;
		assigned-clock-rates = <0x0 0x2ee00000 0x2ee0000 0x1770000 0x2ee0000>;
		linux,phandle = <0xa7>;
		phandle = <0xa7>;
	};

	spdif@59020000 {
		compatible = "fsl,imx8qm-spdif";
		reg = <0x0 0x59020000 0x0 0x10000>;
		interrupts = <0x0 0x1c8 0x4 0x0 0x1ca 0x4>;
		clocks = <0x4 0xf3 0x4 0x0 0x4 0xf2 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x22e 0x4 0x0 0x4 0x0 0x4 0x0>;
		clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3", "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba";
		dmas = <0x8a 0x8 0x0 0x5 0x8a 0x9 0x0 0x4>;
		dma-names = "rx", "tx";
		power-domains = <0x8d>;
		status = "disabled";
	};

	sai@59050000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x0 0x59050000 0x0 0x10000>;
		interrupts = <0x0 0x13c 0x4>;
		clocks = <0x4 0xbe 0x4 0x0 0x4 0xc0 0x4 0x0 0x4 0x0>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x8a 0xe 0x0 0x1 0x8a 0xf 0x0 0x0>;
		status = "disabled";
		power-domains = <0x8e>;
	};

	sai@59040000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x0 0x59040000 0x0 0x10000>;
		interrupts = <0x0 0x13a 0x4>;
		clocks = <0x4 0xbb 0x4 0x0 0x4 0xbd 0x4 0x0 0x4 0x0>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x8a 0xc 0x0 0x1 0x8a 0xd 0x0 0x0>;
		status = "disabled";
		power-domains = <0x8f>;
	};

	sai@59820000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x0 0x59820000 0x0 0x10000>;
		interrupts = <0x0 0x149 0x4>;
		clocks = <0x4 0xc7 0x4 0x0 0x4 0xc9 0x4 0x0 0x4 0x0>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "rx", "tx";
		dmas = <0x90 0x8 0x0 0x1 0x90 0x9 0x0 0x0>;
		status = "okay";
		power-domains = <0x91>;
		assigned-clocks = <0x4 0x28e 0x4 0xac 0x4 0xe8 0x4 0xec 0x4 0xc9>;
		assigned-clock-parents = <0x4 0xe9>;
		assigned-clock-rates = <0x0 0x2ee00000 0x2ee0000 0x1770000 0x2ee0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
		linux,phandle = <0xaa>;
		phandle = <0xaa>;
	};

	sai@59830000 {
		compatible = "fsl,imx8qm-sai";
		reg = <0x0 0x59830000 0x0 0x10000>;
		interrupts = <0x0 0x14b 0x4>;
		clocks = <0x4 0xca 0x4 0x0 0x4 0xcc 0x4 0x0 0x4 0x0>;
		clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
		dma-names = "tx";
		dmas = <0x90 0xa 0x0 0x0>;
		status = "okay";
		power-domains = <0x92>;
		assigned-clocks = <0x4 0x290 0x4 0xac 0x4 0xe8 0x4 0xec 0x4 0xcc>;
		assigned-clock-parents = <0x4 0xe9>;
		assigned-clock-rates = <0x0 0x2ee00000 0x2ee0000 0x1770000 0x2ee0000>;
		fsl,sai-asynchronous;
		fsl,txm-rxs;
		linux,phandle = <0xab>;
		phandle = <0xab>;
	};

	amix@59840000 {
		compatible = "fsl,imx8qm-amix";
		reg = <0x0 0x59840000 0x0 0x10000>;
		clocks = <0x4 0xb6>;
		clock-names = "ipg";
		power-domains = <0x93>;
		status = "okay";
		linux,phandle = <0xac>;
		phandle = <0xac>;
	};

	asrc@59000000 {
		compatible = "fsl,imx8qm-asrc0";
		reg = <0x0 0x59000000 0x0 0x10000>;
		interrupts = <0x0 0x174 0x4 0x0 0x175 0x4>;
		clocks = <0x4 0xf8 0x4 0xf9 0x4 0xe9 0x4 0xeb 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0>;
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = <0x8a 0x0 0x0 0x0 0x8a 0x1 0x0 0x0 0x8a 0x2 0x0 0x0 0x8a 0x3 0x0 0x1 0x8a 0x4 0x0 0x1 0x8a 0x5 0x0 0x1>;
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0xbb80>;
		fsl,asrc-width = <0x10>;
		power-domains = <0x94>;
		status = "okay";
		assigned-clocks = <0x4 0xac 0x4 0xe8 0x4 0xec>;
		assigned-clock-rates = <0x2ee00000 0x2ee0000 0x1770000>;
		linux,phandle = <0xa9>;
		phandle = <0xa9>;
	};

	asrc@59800000 {
		compatible = "fsl,imx8qm-asrc1";
		reg = <0x0 0x59800000 0x0 0x10000>;
		interrupts = <0x0 0x17c 0x4 0x0 0x17d 0x4>;
		clocks = <0x4 0xfa 0x4 0xfb 0x4 0xe9 0x4 0xeb 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0 0x4 0x0>;
		clock-names = "ipg", "mem", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
		dmas = <0x90 0x0 0x0 0x0 0x90 0x1 0x0 0x0 0x90 0x2 0x0 0x0 0x90 0x3 0x0 0x1 0x90 0x4 0x0 0x1 0x90 0x5 0x0 0x1>;
		dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
		fsl,asrc-rate = <0xbb80>;
		fsl,asrc-width = <0x10>;
		power-domains = <0x95>;
		status = "okay";
		assigned-clocks = <0x4 0xac 0x4 0xe8 0x4 0xec>;
		assigned-clock-rates = <0x2ee00000 0x2ee0000 0x1770000>;
	};

	mqs@59850000 {
		compatible = "fsl,imx8qm-mqs";
		reg = <0x0 0x59850000 0x0 0x10000>;
		clocks = <0x4 0xd3 0x4 0xd4>;
		clock-names = "core", "mclk";
		power-domains = <0x96>;
		status = "disabled";
	};

	flexspi@05d120000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "fsl,imx8qm-flexspi";
		reg = <0x0 0x5d120000 0x0 0x10000 0x0 0x8000000 0x0 0x19ffffff>;
		reg-names = "FlexSPI", "FlexSPI-memory";
		interrupts = <0x0 0x5c 0x4>;
		clocks = <0x4 0x21 0x4 0x21>;
		assigned-clock-rates = <0x1ba8140 0x1ba8140>;
		clock-names = "qspi_en", "qspi";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x97>;

		mt35xu512aba@0 {
			reg = <0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "micron,mt35xu512aba";
			spi-max-frequency = <0x1ba8140>;
			spi-nor,ddr-quad-read-dummy = <0x8>;
		};
	};

	display-subsystem {
		compatible = "fsl,imx-display-subsystem";
		ports = <0x98 0x99 0x9a 0x9b>;
	};

	dma_cap {
		compatible = "dma-capability";
		only-dma-mask32 = <0x1>;
	};

	hsio@5f080000 {
		compatible = "fsl,imx8qm-hsio", "syscon";
		reg = <0x0 0x5f080000 0x0 0xf0000>;
		linux,phandle = <0x9d>;
		phandle = <0x9d>;
	};

	pcie@0x5f000000 {
		compatible = "fsl,imx8qm-pcie", "snps,dw-pcie";
		reg = <0x0 0x5f000000 0x0 0x10000 0x0 0x6ff00000 0x0 0x80000>;
		reg-names = "dbi", "config";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		device_type = "pci";
		ranges = <0x81000000 0x0 0x0 0x0 0x6ff80000 0x0 0x10000 0x82000000 0x0 0x60000000 0x0 0x60000000 0x0 0xff00000>;
		num-lanes = <0x1>;
		#interrupt-cells = <0x1>;
		interrupts = <0x0 0x46 0x4>;
		interrupt-names = "msi";
		clocks = <0x4 0x1fd 0x4 0x1fe 0x4 0x20f 0x4 0x1ff>;
		clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_inbound_axi";
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x0 0x49 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x4a 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x4b 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x4c 0x4>;
		power-domains = <0x9c>;
		fsl,max-link-speed = <0x3>;
		hsio-cfg = <0x2>;
		hsio = <0x9d>;
		ctrl-id = <0x0>;
		cpu-base-addr = <0x40000000>;
		status = "okay";
		ext_osc = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0x9e>;
		reset-gpio = <0x9f 0x1d 0x1>;
	};

	pcie@0x5f010000 {
		compatible = "fsl,imx8qm-pcie", "snps,dw-pcie";
		reg = <0x0 0x5f010000 0x0 0x10000 0x0 0x7ff00000 0x0 0x80000>;
		reg-names = "dbi", "config";
		#address-cells = <0x3>;
		#size-cells = <0x2>;
		device_type = "pci";
		ranges = <0x81000000 0x0 0x0 0x0 0x7ff80000 0x0 0x10000 0x82000000 0x0 0x70000000 0x0 0x70000000 0x0 0xff00000>;
		num-lanes = <0x1>;
		#interrupt-cells = <0x1>;
		interrupts = <0x0 0x66 0x4>;
		interrupt-names = "msi";
		clocks = <0x4 0x200 0x4 0x201 0x4 0x210 0x4 0x202>;
		clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_inbound_axi";
		interrupt-map-mask = <0x0 0x0 0x0 0x7>;
		interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x0 0x69 0x4 0x0 0x0 0x0 0x2 0x1 0x0 0x6a 0x4 0x0 0x0 0x0 0x3 0x1 0x0 0x6b 0x4 0x0 0x0 0x0 0x4 0x1 0x0 0x6c 0x4>;
		power-domains = <0xa0>;
		fsl,max-link-speed = <0x3>;
		hsio-cfg = <0x2>;
		hsio = <0x9d>;
		ctrl-id = <0x1>;
		cpu-base-addr = <0x80000000>;
		status = "okay";
		ext_osc = <0x1>;
		pinctrl-names = "default";
		pinctrl-0 = <0xa1>;
		reset-gpio = <0x77 0x0 0x1>;
		epdev_on-supply = <0xa2>;
	};

	imx_ion {
		compatible = "fsl,mxc-ion";
		fsl,heap-id = <0x0>;
	};

	bcmdhd_wlan@0 {
		compatible = "android,bcmdhd_wlan";
		bcmdhd_fw = "/lib/firmware/bcm/1FD_BCM89359/fw_bcmdhd.bin";
		bcmdhd_nv = "/lib/firmware/bcm/1FD_BCM89359/bcmdhd.cal";
	};

	chosen {
		bootargs = "console=ttyLP0,115200 root=/dev/ram rootwait rw earlycon=lpuart32,0x5a060000,115200 clk_ignore_unused";
		stdout-path = "/serial@5a060000";
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <0xa3>;

		user {
			label = "heartbeat";
			gpios = <0xa4 0xf 0x0>;
			default-state = "on";
			linux,default-trigger = "heartbeat";
		};
	};

	modem-reset {
		compatible = "gpio-reset";
		reset-gpios = <0xa5 0x7 0x1>;
		reset-delay-us = <0x7d0>;
		reset-post-delay-ms = <0x28>;
		#reset-cells = <0x0>;
		linux,phandle = <0x61>;
		phandle = <0x61>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		regulator@0 {
			compatible = "regulator-fixed";
			reg = <0x2>;
			regulator-name = "cs42888_supply";
			regulator-min-microvolt = <0x325aa0>;
			regulator-max-microvolt = <0x325aa0>;
			regulator-always-on;
			linux,phandle = <0x3b>;
			phandle = <0x3b>;
		};

		regulator-can-gen {
			compatible = "regulator-fixed";
			regulator-name = "can-en";
			regulator-min-microvolt = <0x325aa0>;
			regulator-max-microvolt = <0x325aa0>;
			gpio = <0xa5 0x5 0x0>;
			enable-active-high;
			linux,phandle = <0xa6>;
			phandle = <0xa6>;
		};

		regulator-can-stby {
			compatible = "regulator-fixed";
			regulator-name = "can-stby";
			regulator-min-microvolt = <0x325aa0>;
			regulator-max-microvolt = <0x325aa0>;
			gpio = <0xa5 0x4 0x0>;
			enable-active-high;
			vin-supply = <0xa6>;
			linux,phandle = <0x4a>;
			phandle = <0x4a>;
		};

		usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "sw-3p3-sd1";
			regulator-min-microvolt = <0x325aa0>;
			regulator-max-microvolt = <0x325aa0>;
			gpio = <0x9f 0x7 0x0>;
			enable-active-high;
			linux,phandle = <0x78>;
			phandle = <0x78>;
		};

		fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <0x325aa0>;
			regulator-max-microvolt = <0x325aa0>;
			regulator-name = "epdev_on";
			gpio = <0xa5 0x3 0x0>;
			enable-active-high;
			linux,phandle = <0xa2>;
			phandle = <0xa2>;
		};
	};

	sound-cs42888 {
		compatible = "fsl,imx8qm-sabreauto-cs42888", "fsl,imx-audio-cs42888";
		model = "imx-cs42888";
		esai-controller = <0xa7>;
		audio-codec = <0xa8>;
		asrc-controller = <0xa9>;
	};

	sound-amix-sai {
		compatible = "fsl,imx-audio-amix";
		model = "amix-audio-sai";
		dais = <0xaa 0xab>;
		amix-controller = <0xac>;
	};
};
