# do run.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 03:07:13 on Mar 26,2020
# vlog "+incdir+format" leon_pkg.sv 
# -- Compiling package leon_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# ** Warning: ** while parsing file included at leon_pkg.sv(27)
# ** while parsing file included at target_sequence_item.sv(1)
# ** at leon_seq_item.sv(68): (vlog-2643) Unterminated string literal continues onto next line.
# 
# ** Warning: generic_sequence.sv(22): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# 
# ** Warning: generic_sequence.sv(23): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# 
# ** Warning: generic_sequence.sv(24): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# 
# ** Warning: generic_sequence.sv(25): (vlog-2240) Treating stand-alone use of function 'setup' as an implicit VOID cast.
# 
# 
# Top level modules:
# 	--none--
# End time: 03:07:14 on Mar 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 03:07:14 on Mar 26,2020
# vlog leon_int.sv 
# -- Compiling interface leon_int
# -- Importing package iface__mti__sv__equiv__implct__pack
# 
# Top level modules:
# 	--none--
# End time: 03:07:14 on Mar 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 03:07:14 on Mar 26,2020
# vlog top.sv 
# -- Compiling module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package leon_package
# -- Importing package iface__mti__sv__equiv__implct__pack
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# 
# Top level modules:
# 	top
# End time: 03:07:15 on Mar 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -permit_unmatched_virtual_intf top 
# Start time: 03:07:15 on Mar 26,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: leon/iu.vhd(2425): (vopt-8617) Possible component instance "/top/dut/iu0/mul0/u0 : mul" is not bound.
# 
# ** Warning: leon/iu.vhd(2431): (vopt-8617) Possible component instance "/top/dut/iu0/div0/u0 : div" is not bound.
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.iface__mti__sv__equiv__implct__pack(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.leon_package(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.target
# Loading ieee.std_logic_arith(body)
# Loading work.device
# Loading work.config
# Loading work.sparcv8
# Loading work.iface
# Loading work.amba
# Loading work.fpulib
# Loading work.tech_map
# Loading work.proc(rtl)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.macro(body)
# Loading work.iu(rtl)#1
# Loading work.tech_atc25
# Loading work.tech_atc35
# Loading work.tech_fs90
# Loading work.tech_umc18
# Loading work.tech_generic
# Loading work.tech_virtex
# Loading work.regfile_iu(rtl)#1
# Loading work.generic_regfile_iu(rtl)#1
# Loading work.generic_dpram_ss(behav)#1
# ** Fatal: (vsim-3362) The type of VHDL port 'rst' is invalid for Verilog connection (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /top/dut File: leon/proc.vhd Line: 38
# FATAL ERROR while loading design
# Error loading design
# End time: 03:07:22 on Mar 26,2020, Elapsed time: 0:00:07
# Errors: 1, Warnings: 2
