0.7
2020.2
May  7 2023
15:24:31
C:/Users/97ras/Documents/Vivado/LABA_5/Core/Decoder.sv,1700943450,systemVerilog,,C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_ram.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Files/riscv_pkg.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Files/alu_opcodes_pkg.sv,decoder_riscv,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Core/alu_riscv.sv,1700942995,systemVerilog,C:/Users/97ras/Documents/Vivado/LABA_5/Unit/miriscv_lsu.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Core/Decoder.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Files/alu_opcodes_pkg.sv,alu_riscv;exaple_pkg,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Core/rf_riscv.sv,1699178952,systemVerilog,,C:/Users/97ras/Documents/Vivado/LABA_5/Core/riscv_core.sv,,rf_riscv,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Core/riscv_core.sv,1700943008,systemVerilog,,C:/Users/97ras/Documents/Vivado/LABA_5/Files/tb_miriscv_top.sv,,miriscv_core,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Files/alu_opcodes_pkg.sv,1700943237,systemVerilog,C:/Users/97ras/Documents/Vivado/LABA_5/Core/alu_riscv.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Unit/miriscv_lsu.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Core/alu_riscv.sv,,alu_opcodes_pkg,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_ram.sv,1700943033,systemVerilog,,C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv,,miriscv_ram,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv,1700947159,systemVerilog,,C:/Users/97ras/Documents/Vivado/LABA_5/Core/rf_riscv.sv,,miriscv_top,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Files/riscv_pkg.sv,1700943265,verilog,C:/Users/97ras/Documents/Vivado/LABA_5/Unit/miriscv_lsu.sv,,,riscv_pkg,,,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Files/tb_miriscv_top.sv,1700737609,systemVerilog,,,,tb_miriscv_top,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/LABA_5.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/97ras/Documents/Vivado/LABA_5/Unit/miriscv_lsu.sv,1701287196,systemVerilog,C:/Users/97ras/Documents/Vivado/LABA_5/Core/Decoder.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Core/alu_riscv.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Core/rf_riscv.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Core/riscv_core.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_ram.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Files/miriscv_top.sv;C:/Users/97ras/Documents/Vivado/LABA_5/Files/tb_miriscv_top.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Files/alu_opcodes_pkg.sv,C:/Users/97ras/Documents/Vivado/LABA_5/Files/riscv_pkg.sv,$unit_miriscv_lsu_sv_3717307225;miriscv_lsu,,uvm,,,,,,
