// Seed: 1944982482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_26;
endmodule
module module_1 #(
    parameter id_6 = 32'd19,
    parameter id_7 = 32'd40
) (
    output wor  id_0,
    output wire id_1
);
  assign (weak1, strong0) id_0 = 1;
  logic id_3 = id_3;
  wire  id_4;
  localparam id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3,
      id_4,
      id_5
  );
  assign id_3 = id_5;
  wire _id_6;
  wire [1 : 1] _id_7;
  wire id_8;
  logic [!  1 : id_7] id_9;
  ;
  wire id_10[1 : id_6  &  -1];
endmodule
