Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 27 10:39:09 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                 6995        0.084        0.000                      0                 6995        1.500        0.000                       0                  3904  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.506        0.000                      0                 2012        0.084        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.194        0.000                      0                  136        0.139        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     0.355        0.000                      0                 4846        0.121        0.000                      0                 4846        4.000        0.000                       0                  1644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.638        0.000                      0                    1        0.491        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[481]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 1.384ns (15.266%)  route 7.682ns (84.734%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.250    13.540    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[481]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.328    20.269    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[481]/C
                         clock pessimism              0.164    20.434    
                         clock uncertainty           -0.035    20.398    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.352    20.046    U_pattern_matcher/input_data_reg[481]
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[482]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 1.384ns (15.266%)  route 7.682ns (84.734%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.250    13.540    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[482]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.328    20.269    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[482]/C
                         clock pessimism              0.164    20.434    
                         clock uncertainty           -0.035    20.398    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.352    20.046    U_pattern_matcher/input_data_reg[482]
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[483]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 1.384ns (15.266%)  route 7.682ns (84.734%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.250    13.540    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.328    20.269    U_pattern_matcher/clk_fe_buf
    SLICE_X36Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/C
                         clock pessimism              0.164    20.434    
                         clock uncertainty           -0.035    20.398    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.352    20.046    U_pattern_matcher/input_data_reg[483]
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[479]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[484]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[487]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[490]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[490]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[490]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[490]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[491]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[491]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[491]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[491]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[494]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[494]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_fe_capture_main/capture_len_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[495]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 1.384ns (15.698%)  route 7.432ns (84.302%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture_main/clk_fe_buf
    SLICE_X10Y11         FDRE                                         r  U_fe_capture_main/capture_len_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.433     4.908 r  U_fe_capture_main/capture_len_r_reg[1]/Q
                         net (fo=3, routed)           0.928     5.836    U_fe_capture_main/capture_len_r[1]
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.105     5.941 r  U_fe_capture_main/capture_allowed3_carry_i_8/O
                         net (fo=1, routed)           0.000     5.941    U_fe_capture_main/capture_allowed3_carry_i_8_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.381 r  U_fe_capture_main/capture_allowed3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.381    U_fe_capture_main/capture_allowed3_carry_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.479 r  U_fe_capture_main/capture_allowed3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.479    U_fe_capture_main/capture_allowed3_carry__0_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.577 f  U_fe_capture_main/capture_allowed3_carry__1/CO[3]
                         net (fo=1, routed)           1.178     7.755    U_fe_capture_main/capture_allowed30_in
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.105     7.860 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.325     9.186    U_pattern_matcher/LED_TRIG_OBUF
    SLICE_X20Y22         LUT4 (Prop_lut4_I1_O)        0.105     9.291 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.000    13.291    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/C
                         clock pessimism              0.164    20.433    
                         clock uncertainty           -0.035    20.397    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.423    19.974    U_pattern_matcher/input_data_reg[495]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/fe_data_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.042%)  route 0.246ns (59.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.556     1.415    U_fe_capture_usb/clk_fe_buf
    SLICE_X10Y21         FDRE                                         r  U_fe_capture_usb/fe_data_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  U_fe_capture_usb/fe_data_reg2_reg[1]/Q
                         net (fo=1, routed)           0.246     1.824    U_fe_capture_usb/fe_data_reg2[1]
    SLICE_X21Y19         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.821     1.923    U_fe_capture_usb/clk_fe_buf
    SLICE_X21Y19         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[1]/C
                         clock pessimism             -0.248     1.675    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.066     1.741    U_fe_capture_usb/fe_data_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.993%)  route 0.279ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.549     1.408    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y24         FDRE                                         r  U_pattern_matcher/input_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.164     1.572 r  U_pattern_matcher/input_data_reg[20]/Q
                         net (fo=2, routed)           0.279     1.851    U_pattern_matcher/input_data[20]
    SLICE_X14Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.820     1.922    U_pattern_matcher/clk_fe_buf
    SLICE_X14Y26         FDRE                                         r  U_pattern_matcher/input_data_reg[28]/C
                         clock pessimism             -0.248     1.674    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.059     1.733    U_pattern_matcher/input_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.421    U_fe_capture_main/clk_fe_buf
    SLICE_X9Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.617    U_fe_capture_main/arm_pipe[0]
    SLICE_X9Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.830     1.932    U_fe_capture_main/clk_fe_buf
    SLICE_X9Y15          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.421    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.075     1.496    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X15Y15         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.616    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X15Y15         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.829     1.931    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X15Y15         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.420    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.075     1.495    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.566     1.425    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.566 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.621    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X31Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.835     1.937    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.512     1.425    
    SLICE_X31Y6          FDPE (Hold_fdpe_C_D)         0.075     1.500    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_pattern_matcher/clk_fe_buf
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_pattern_matcher/input_data_reg[118]/Q
                         net (fo=2, routed)           0.066     1.626    U_pattern_matcher/input_data[118]
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.829     1.931    U_pattern_matcher/clk_fe_buf
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[126]/C
                         clock pessimism             -0.511     1.420    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.075     1.495    U_pattern_matcher/input_data_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[344]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[352]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.567     1.426    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.567 r  U_pattern_matcher/input_data_reg[344]/Q
                         net (fo=2, routed)           0.067     1.634    U_pattern_matcher/input_data[344]
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[352]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.837     1.939    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[352]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.076     1.502    U_pattern_matcher/input_data_reg[352]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X3Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/input_data_reg[100]/Q
                         net (fo=2, routed)           0.067     1.632    U_pattern_matcher/input_data[100]
    SLICE_X3Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.832     1.934    U_pattern_matcher/clk_fe_buf
    SLICE_X3Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[108]/C
                         clock pessimism             -0.510     1.424    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.075     1.499    U_pattern_matcher/input_data_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_pattern_matcher/clk_fe_buf
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_pattern_matcher/input_data_reg[119]/Q
                         net (fo=2, routed)           0.067     1.628    U_pattern_matcher/input_data[119]
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.829     1.931    U_pattern_matcher/clk_fe_buf
    SLICE_X9Y33          FDRE                                         r  U_pattern_matcher/input_data_reg[127]/C
                         clock pessimism             -0.511     1.420    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.071     1.491    U_pattern_matcher/input_data_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[340]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.567     1.426    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[340]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.567 r  U_pattern_matcher/input_data_reg[340]/Q
                         net (fo=2, routed)           0.067     1.634    U_pattern_matcher/input_data[340]
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.837     1.939    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y41          FDRE                                         r  U_pattern_matcher/input_data_reg[348]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.071     1.497    U_pattern_matcher/input_data_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X27Y16     U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y46     U_pattern_matcher/input_data_reg[465]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y46     U_pattern_matcher/input_data_reg[466]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y46     U_pattern_matcher/input_data_reg[467]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X34Y47     U_pattern_matcher/input_data_reg[468]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y16     U_fifo/fifo_overflow_blocked_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[465]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[466]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[467]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X10Y24     U_pattern_matcher/input_data_reg[46]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y47     U_pattern_matcher/input_data_reg[472]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X30Y5      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y16     U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[465]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[466]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y46     U_pattern_matcher/input_data_reg[467]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X34Y47     U_pattern_matcher/input_data_reg[468]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X32Y47     U_pattern_matcher/input_data_reg[469]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.301ns (36.895%)  route 2.225ns (63.105%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.423     8.004    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  U_trigger/trigger_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X11Y5          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.198    U_trigger/trigger_width_reg[0]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.301ns (36.944%)  route 2.221ns (63.056%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.418     7.999    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism              0.244     8.454    
                         clock uncertainty           -0.069     8.384    
    SLICE_X13Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.216    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.301ns (36.944%)  route 2.221ns (63.056%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.418     7.999    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[4]/C
                         clock pessimism              0.244     8.454    
                         clock uncertainty           -0.069     8.384    
    SLICE_X13Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.216    U_trigger/trigger_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.301ns (36.944%)  route 2.221ns (63.056%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.418     7.999    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism              0.244     8.454    
                         clock uncertainty           -0.069     8.384    
    SLICE_X13Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.216    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.301ns (36.944%)  route 2.221ns (63.056%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.418     7.999    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[7]/C
                         clock pessimism              0.244     8.454    
                         clock uncertainty           -0.069     8.384    
    SLICE_X13Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.216    U_trigger/trigger_width_reg[7]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.301ns (37.977%)  route 2.125ns (62.023%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.322     7.903    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[10]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.168     8.198    U_trigger/trigger_width_reg[10]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.301ns (37.977%)  route 2.125ns (62.023%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.322     7.903    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[12]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.168     8.198    U_trigger/trigger_width_reg[12]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.301ns (37.977%)  route 2.125ns (62.023%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.322     7.903    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.168     8.198    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.301ns (37.977%)  route 2.125ns (62.023%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.322     7.903    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X11Y6          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.168     8.198    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.301ns (37.977%)  route 2.125ns (62.023%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.378     4.478    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.870     5.727    U_trigger/num_triggers_r[0]
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.105     5.832 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.254     6.086    U_trigger/state0_carry_i_3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.504 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    U_trigger/state0_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    U_trigger/state0_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.700 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.700    U_trigger/state0_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.798 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.678     7.476    U_trigger/state0_carry__2_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I3_O)        0.105     7.581 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.322     7.903    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[11]/C
                         clock pessimism              0.224     8.436    
                         clock uncertainty           -0.069     8.366    
    SLICE_X10Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.230    U_trigger/trigger_width_reg[11]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.556     1.415    U_trigger/U_match_cdc/clk_out1
    SLICE_X19Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.556 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.086     1.642    U_trigger/U_match_cdc/dst_req_r
    SLICE_X18Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.687    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X18Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.823     1.925    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y17         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.497     1.428    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.120     1.548    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.594%)  route 0.338ns (59.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X17Y10         FDRE                                         r  U_trigger/trigger_delay_r_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_delay_r_reg[5][8]/Q
                         net (fo=1, routed)           0.193     1.754    U_trigger/trigger_delay_r[5]__0[8]
    SLICE_X17Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  U_trigger/trigger_delay[8]_i_2/O
                         net (fo=1, routed)           0.145     1.944    U_trigger/trigger_delay[8]_i_2_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  U_trigger/trigger_delay[8]_i_1/O
                         net (fo=1, routed)           0.000     1.989    U_trigger/trigger_delay[8]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  U_trigger/trigger_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X18Y8          FDRE                                         r  U_trigger/trigger_delay_reg[8]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X18Y8          FDRE (Hold_fdre_C_D)         0.121     1.805    U_trigger/trigger_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X21Y2          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_delay_r_reg[0][14]/Q
                         net (fo=2, routed)           0.104     1.667    U_trigger/trigger_delay_r[0]__0[14]
    SLICE_X20Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.712 r  U_trigger/trigger_delay[14]_i_1/O
                         net (fo=1, routed)           0.000     1.712    U_trigger/trigger_delay[14]_i_1_n_0
    SLICE_X20Y2          FDRE                                         r  U_trigger/trigger_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X20Y2          FDRE                                         r  U_trigger/trigger_delay_reg[14]/C
                         clock pessimism             -0.499     1.435    
    SLICE_X20Y2          FDRE (Hold_fdre_C_D)         0.091     1.526    U_trigger/trigger_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.668%)  route 0.310ns (57.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y3          FDRE                                         r  U_trigger/trigger_delay_r_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_delay_r_reg[1][15]/Q
                         net (fo=1, routed)           0.103     1.665    U_trigger/trigger_delay_r[1]__0[15]
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.710 r  U_trigger/trigger_delay[15]_i_3/O
                         net (fo=1, routed)           0.208     1.918    U_trigger/trigger_delay[15]_i_3_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  U_trigger/trigger_delay[15]_i_1/O
                         net (fo=1, routed)           0.000     1.963    U_trigger/trigger_delay[15]_i_1_n_0
    SLICE_X19Y6          FDRE                                         r  U_trigger/trigger_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X19Y6          FDRE                                         r  U_trigger/trigger_delay_reg[15]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X19Y6          FDRE (Hold_fdre_C_D)         0.091     1.776    U_trigger/trigger_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X13Y7          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDSE (Prop_fdse_C_Q)         0.141     1.564 r  U_trigger/FSM_onehot_state_reg[0]/Q
                         net (fo=44, routed)          0.135     1.698    U_trigger/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.743 r  U_trigger/trigger_width[15]_i_1/O
                         net (fo=1, routed)           0.000     1.743    U_trigger/trigger_width[15]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  U_trigger/trigger_width_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X12Y7          FDRE                                         r  U_trigger/trigger_width_reg[15]/C
                         clock pessimism             -0.500     1.436    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.092     1.528    U_trigger/trigger_width_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.724%)  route 0.148ns (44.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][14]/Q
                         net (fo=2, routed)           0.148     1.713    U_trigger/trigger_width_r[0]__0[14]
    SLICE_X13Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  U_trigger/trigger_width[14]_i_1/O
                         net (fo=1, routed)           0.000     1.758    U_trigger/trigger_width[14]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism             -0.500     1.437    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.091     1.528    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.460%)  route 0.214ns (53.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X12Y8          FDRE                                         r  U_trigger/trigger_width_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_width_r_reg[0][11]/Q
                         net (fo=2, routed)           0.214     1.778    U_trigger/trigger_width_r[0]__0[11]
    SLICE_X10Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  U_trigger/trigger_width[11]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_trigger/trigger_width[11]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.836     1.938    U_trigger/clk_out1
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[11]/C
                         clock pessimism             -0.477     1.461    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.121     1.582    U_trigger/trigger_width_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.374%)  route 0.215ns (53.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X12Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][8]/Q
                         net (fo=2, routed)           0.215     1.780    U_trigger/trigger_width_r[0]__0[8]
    SLICE_X10Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.825 r  U_trigger/trigger_width[8]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_trigger/trigger_width[8]_i_1_n_0
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.836     1.938    U_trigger/clk_out1
    SLICE_X10Y6          FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism             -0.477     1.461    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.121     1.582    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.203%)  route 0.144ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  U_trigger/trigger_width_r_reg[0][13]/Q
                         net (fo=2, routed)           0.144     1.732    U_trigger/trigger_width_r[0]__0[13]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.045     1.777 r  U_trigger/trigger_width[13]_i_1/O
                         net (fo=1, routed)           0.000     1.777    U_trigger/trigger_width[13]_i_1_n_0
    SLICE_X12Y7          FDRE                                         r  U_trigger/trigger_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X12Y7          FDRE                                         r  U_trigger/trigger_width_reg[13]/C
                         clock pessimism             -0.497     1.439    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.091     1.530    U_trigger/trigger_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_trigger/O_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.797%)  route 0.173ns (48.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X16Y8          FDRE                                         r  U_trigger/O_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141     1.562 f  U_trigger/O_trigger_reg/Q
                         net (fo=24, routed)          0.173     1.735    U_trigger/mcx_trig_OBUF
    SLICE_X17Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  U_trigger/delay_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_trigger/delay_counter[17]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  U_trigger/delay_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X17Y8          FDRE                                         r  U_trigger/delay_counter_reg[17]/C
                         clock pessimism             -0.500     1.434    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.092     1.526    U_trigger/delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y18     U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y18     U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y18     U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y46     U_pattern_matcher/mask_r_reg[402]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y47     U_pattern_matcher/mask_r_reg[403]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X11Y48     U_pattern_matcher/mask_r_reg[404]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y46     U_pattern_matcher/mask_r_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X15Y46     U_pattern_matcher/mask_r_reg[406]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     U_pattern_matcher/pattern_r_reg[226]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y38     U_pattern_matcher/pattern_r_reg[227]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     U_pattern_matcher/pattern_r_reg[229]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     U_pattern_matcher/pattern_r_reg[230]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y38     U_pattern_matcher/pattern_r_reg[250]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y38     U_pattern_matcher/pattern_r_reg[251]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/mask_r_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/mask_r_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y37     U_pattern_matcher/pattern_r_reg[288]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y37     U_pattern_matcher/pattern_r_reg[291]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y48     U_pattern_matcher/mask_r_reg[404]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y47     U_pattern_matcher/mask_r_reg[430]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y47     U_pattern_matcher/mask_r_reg[431]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y26     U_pattern_matcher/pattern_r_reg[187]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y26     U_pattern_matcher/pattern_r_reg[188]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y33     U_pattern_matcher/pattern_r_reg[193]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y33     U_pattern_matcher/pattern_r_reg[194]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     U_pattern_matcher/mask_r_reg[436]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     U_pattern_matcher/mask_r_reg[437]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[441]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[368]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[368]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[368]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[368]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[369]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[369]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[369]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[369]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[370]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[370]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[370]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[370]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[371]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[371]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[371]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[371]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[372]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[372]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[372]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[372]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[375]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.395ns (12.080%)  route 10.154ns (87.920%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.154    13.549    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[375]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y44         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[375]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_mask_reg[375]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[368]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.395ns (12.084%)  route 10.150ns (87.916%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.150    13.545    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[368]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[368]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X13Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_reg[368]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[372]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.395ns (12.084%)  route 10.150ns (87.916%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.150    13.545    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[372]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X13Y44         FDRE                                         r  U_reg_usb/reg_pattern_reg[372]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X13Y44         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_reg[372]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[306]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.530ns  (logic 1.395ns (12.100%)  route 10.135ns (87.900%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)       10.135    13.530    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X16Y38         FDRE                                         r  U_reg_usb/reg_pattern_reg[306]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X16Y38         FDRE                                         r  U_reg_usb/reg_pattern_reg[306]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X16Y38         FDRE (Setup_fdre_C_R)       -0.352    13.897    U_reg_usb/reg_pattern_reg[306]
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[344]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 1.395ns (12.344%)  route 9.907ns (87.656%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)        9.907    13.302    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X12Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[344]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y42         FDRE                                         r  U_reg_usb/reg_pattern_reg[344]/C
                         clock pessimism              0.000    14.291    
                         clock uncertainty           -0.035    14.256    
    SLICE_X12Y42         FDRE (Setup_fdre_C_R)       -0.352    13.904    U_reg_usb/reg_pattern_reg[344]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                         -13.302    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.556     1.464    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X11Y21         FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.660    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X11Y21         FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.824     1.976    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X11Y21         FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.464    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.075     1.539    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.563     1.471    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_fifo/fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.667    U_fifo/fifo_full_pipe[0]
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.831     1.983    U_fifo/clk_usb_buf
    SLICE_X29Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.075     1.546    U_fifo/fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[158]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 1.329ns (48.822%)  route 1.394ns (51.178%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)        1.394     4.723    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X28Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[158]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.355     4.536    U_reg_usb/clk_usb_buf
    SLICE_X28Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[158]/C
                         clock pessimism              0.000     4.536    
                         clock uncertainty            0.035     4.571    
    SLICE_X28Y28         FDRE (Hold_fdre_C_R)         0.030     4.601    U_reg_usb/reg_pattern_mask_reg[158]
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[159]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 1.329ns (48.822%)  route 1.394ns (51.178%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3129, routed)        1.394     4.723    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X28Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[159]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        1.355     4.536    U_reg_usb/clk_usb_buf
    SLICE_X28Y28         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[159]/C
                         clock pessimism              0.000     4.536    
                         clock uncertainty            0.035     4.571    
    SLICE_X28Y28         FDRE (Hold_fdre_C_R)         0.030     4.601    U_reg_usb/reg_pattern_mask_reg[159]
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_reg_usb/reg_timestamps_disable_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.254ns (50.851%)  route 0.245ns (49.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.557     1.465    U_reg_usb/clk_usb_buf
    SLICE_X18Y16         FDRE                                         r  U_reg_usb/reg_timestamps_disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U_reg_usb/reg_timestamps_disable_reg/Q
                         net (fo=3, routed)           0.196     1.825    U_usb_reg_main/timestamps_disable
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  U_usb_reg_main/reg_read_data[0]_i_4/O
                         net (fo=1, routed)           0.050     1.919    U_usb_reg_main/reg_read_data[0]_i_4_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  U_usb_reg_main/reg_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    U_reg_usb/reg_read_data_reg[7]_3[0]
    SLICE_X15Y17         FDRE                                         r  U_reg_usb/reg_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.827     1.979    U_reg_usb/clk_usb_buf
    SLICE_X15Y17         FDRE                                         r  U_reg_usb/reg_read_data_reg[0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.091     1.821    U_reg_usb/reg_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_reg_usb/O_usb_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/src_req_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.821%)  route 0.115ns (38.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.564     1.472    U_reg_usb/clk_usb_buf
    SLICE_X7Y13          FDRE                                         r  U_reg_usb/O_usb_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_reg_usb/O_usb_auto_restart_reg/Q
                         net (fo=1, routed)           0.115     1.728    U_usb_autodetect/U_match_cdc/usb_auto_restart
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  U_usb_autodetect/U_match_cdc/src_req_i_1__2/O
                         net (fo=1, routed)           0.000     1.773    U_usb_autodetect/U_match_cdc/src_req_i_1__2_n_0
    SLICE_X2Y13          FDRE                                         r  U_usb_autodetect/U_match_cdc/src_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.834     1.986    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y13          FDRE                                         r  U_usb_autodetect/U_match_cdc/src_req_reg/C
                         clock pessimism             -0.479     1.508    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.629    U_usb_autodetect/U_match_cdc/src_req_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.562     1.470    U_fifo/clk_usb_buf
    SLICE_X26Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.689    U_fifo/fifo_overflow_blocked_pipe[0]
    SLICE_X26Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.830     1.982    U_fifo/clk_usb_buf
    SLICE_X26Y12         FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X26Y12         FDRE (Hold_fdre_C_D)         0.060     1.530    U_fifo/fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.561     1.469    U_fe_capture_main/clk_usb_buf
    SLICE_X22Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.688    U_fe_capture_main/capturing_pipe[0]
    SLICE_X22Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.830     1.982    U_fe_capture_main/clk_usb_buf
    SLICE_X22Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.060     1.529    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.566     1.474    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y13          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.693    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X2Y13          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.834     1.986    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X2Y13          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.060     1.534    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.961%)  route 0.282ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.591     1.499    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y3          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.204     1.703 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[11]
                         net (fo=1, routed)           0.282     1.985    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[11]
    RAMB36_X0Y2          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1643, routed)        0.871     2.024    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y2          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.527    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.296     1.823    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X28Y12     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_usb/reg_pattern_reg[297]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_usb/reg_pattern_reg[299]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y25     U_reg_usb/reg_pattern_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_usb/reg_pattern_reg[301]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_usb/reg_pattern_reg[302]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y24     U_usb_reg_main/cwusb_wrn_rs_dly_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y24     U_usb_reg_main/isoutreg_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X36Y24     U_usb_reg_main/rdflag_rs_dly_reg/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y2       U_reg_main/reg_trigger_width_reg[180]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y0       U_reg_main/reg_trigger_width_reg[20]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y45     U_reg_usb/reg_pattern_mask_reg[392]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y45     U_reg_usb/reg_pattern_mask_reg[395]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y45     U_reg_usb/reg_pattern_mask_reg[396]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y45     U_reg_usb/reg_pattern_mask_reg[399]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y44     U_reg_usb/reg_pattern_mask_reg[400]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y44     U_reg_usb/reg_pattern_mask_reg[403]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.348ns (39.983%)  route 0.522ns (60.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.370     4.470    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDPE (Prop_fdpe_C_Q)         0.348     4.818 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.522     5.340    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y5          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.240    20.443    
                         clock uncertainty           -0.035    20.407    
    SLICE_X31Y5          FDPE (Recov_fdpe_C_PRE)     -0.429    19.978    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         19.978    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 14.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.718%)  route 0.230ns (64.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.566     1.425    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDPE (Prop_fdpe_C_Q)         0.128     1.553 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.230     1.783    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y5          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.835     1.937    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X31Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.496     1.441    
    SLICE_X31Y5          FDPE (Remov_fdpe_C_PRE)     -0.149     1.292    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.491    





