Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 36de7f5f51cc44f5a7dd78e6c717c266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tm2b_tb_behav xil_defaultlib.tm2b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh1 of entity xil_defaultlib.tb2b [tb2b_default]
Compiling architecture behavioral of entity xil_defaultlib.tm2b_tb
Built simulation snapshot tm2b_tb_behav
