<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 10 11:52:39 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            15 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_964__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_964__i0  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_964__i1 to \statemachine/state_964__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_964__i1 to \statemachine/state_964__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_964__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_964__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_964__i1  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_964__i1 to \statemachine/state_964__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_964__i1 to \statemachine/state_964__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_964__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_964__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_964__i2  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_964__i1 to \statemachine/state_964__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_964__i1 to \statemachine/state_964__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_964__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              A to Z              \statemachine/i2_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_225
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.

Report: 4.220 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets \POPtimers/freepcounter/trigger_N_192]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_192 +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_192)
Route         3   e 1.315                                  reveal_ist_57_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_952_1451_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n7956
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_952_1451_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n7957
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_952_1451_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n7958
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_952_1451_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n7959
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_952_1451_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2818
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1560_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n7942
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n7943
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1560_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_176[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_192 +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_192)
Route         3   e 1.315                                  reveal_ist_57_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_952_1451_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n7956
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_952_1451_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2824
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1560_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n7939
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n7940
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n7941
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n7942
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n7943
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1560_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_176[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.522ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_192 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_192 +)

   Delay:                   6.318ns  (62.1% logic, 37.9% route), 9 logic levels.

 Constraint Details:

      6.318ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.522ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_192)
Route         3   e 1.315                                  reveal_ist_57_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_952_1451_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n7956
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_952_1451_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n7957
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_952_1451_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n7958
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_952_1451_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2819
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1560_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n7941
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n7942
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1560_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n7943
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1560_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_176[15]
                  --------
                    6.318  (62.1% logic, 37.9% route), 9 logic levels.

Report: 6.478 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger_N_156]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_948_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8005
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8006
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8007
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_948_1449_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2798
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1559_7
Route         1   e 0.020                                  \POPtimers/piecounter/n7948
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_9
Route         1   e 0.020                                  \POPtimers/piecounter/n7949
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_11
Route         1   e 0.020                                  \POPtimers/piecounter/n7950
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_13
Route         1   e 0.020                                  \POPtimers/piecounter/n7951
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1559_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_948_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8005
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8006
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8007
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_948_1449_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2799
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1559_7
Route         1   e 0.020                                  \POPtimers/piecounter/n7948
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_9
Route         1   e 0.020                                  \POPtimers/piecounter/n7949
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_11
Route         1   e 0.020                                  \POPtimers/piecounter/n7950
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1559_13
Route         1   e 0.020                                  \POPtimers/piecounter/n7951
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1559_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.


Passed:  The following path meets requirements by 93.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/piecounter/count_i1  (from \POPtimers/piecounter/trigger_N_156 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_156 +)

   Delay:                   6.642ns  (61.4% logic, 38.6% route), 10 logic levels.

 Constraint Details:

      6.642ns data_path \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.198ns

 Path Details: \POPtimers/piecounter/count_i1 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i1 (from \POPtimers/piecounter/trigger_N_156)
Route         5   e 1.462                                  reveal_ist_29_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_948_1449_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8005
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8006
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8007
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8008
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8009
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_948_1449_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8010
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_948_1449_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n2793
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1559_13
Route         1   e 0.020                                  \POPtimers/piecounter/n7951
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1559_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_140[15]
                  --------
                    6.642  (61.4% logic, 38.6% route), 10 logic levels.

Report: 6.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets clk_debug_N]
            503 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 88.888ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/num_pre_trig_frm_i0_i0  (from clk_debug_N +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0  (to clk_debug_N +)

   Delay:                  10.952ns  (35.3% logic, 64.7% route), 9 logic levels.

 Constraint Details:

     10.952ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/num_pre_trig_frm_i0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 88.888ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/num_pre_trig_frm_i0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/num_pre_trig_frm_i0_i0 (from clk_debug_N)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/num_pre_trig_frm[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i17_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n16
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i59_3_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n39
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/addr[3]_bdd_3_lut_7616
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9217
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7603
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9218
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9218_bdd_3_lut_7639
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9219
MUXL5       ---     0.233           BLUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7605
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9220
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i2_3_lut_adj_165
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n6_adj_1313
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mux_137_i1_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_15__N_1152[0]
                  --------
                   10.952  (35.3% logic, 64.7% route), 9 logic levels.


Passed:  The following path meets requirements by 88.888ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_det_cntr[0]_403  (from clk_debug_N +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0  (to clk_debug_N +)

   Delay:                  10.952ns  (35.3% logic, 64.7% route), 9 logic levels.

 Constraint Details:

     10.952ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_det_cntr[0]_403 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 88.888ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_det_cntr[0]_403 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_det_cntr[0]_403 (from clk_debug_N)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_det_cntr[0]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i17_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n16
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i59_3_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n39
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/addr[3]_bdd_3_lut_7616
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9217
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7603
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9218
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9218_bdd_3_lut_7639
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9219
MUXL5       ---     0.233           BLUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7605
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9220
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i2_3_lut_adj_165
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n6_adj_1313
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mux_137_i1_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_15__N_1152[0]
                  --------
                   10.952  (35.3% logic, 64.7% route), 9 logic levels.


Passed:  The following path meets requirements by 90.347ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to clk_debug_N +)

   Delay:                   9.368ns  (25.8% logic, 74.2% route), 5 logic levels.

 Constraint Details:

      9.368ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 90.347ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3 (from clk_debug_N)
Route         6   e 1.515                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jupdate_reclk[3]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_166
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9298
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_131
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n8581
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i3_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n60
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i1_2_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_71
                  --------
                    9.368  (25.8% logic, 74.2% route), 5 logic levels.

Report: 11.112 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_2M5]
            962 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_684_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n7963
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n7964
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n7965
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n7966
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n7967
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n7968
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n7969
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n7970
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_684_add_2_17
Route         1   e 0.941                                  \POPtimers/n1273
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut_4_lut
Route         1   e 0.020                                  n8084
MUXL5       ---     0.233           BLUT to Z              i34
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW3/sub_682_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n7971
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n7972
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n7973
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n7974
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n7975
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n7976
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n7977
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_682_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n7978
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_682_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              C to Z              i2_4_lut_4_lut_4_lut
Route         1   e 0.020                                  n8084
MUXL5       ---     0.233           BLUT to Z              i34
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_684_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n7963
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n7964
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n7965
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n7966
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n7967
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n7968
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n7969
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_684_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n7970
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_684_add_2_17
Route         1   e 0.941                                  \POPtimers/n1273
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  MW
LUT4        ---     0.493              B to Z              i36_4_lut_4_lut
Route         1   e 0.020                                  n17_adj_1333
MUXL5       ---     0.233           ALUT to Z              i34
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.

Report: 10.582 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            1024 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 79.314ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  20.526ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     20.526ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 79.314ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        37   e 2.105                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_161
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9293
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7438_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8855
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7439_3_lut_rep_124_3_lut_4_lut
Route        12   e 1.657                                  n9256
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/mux_1557_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/rd_dout_trig[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7408_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_536
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_554_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7352_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8806
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7353
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4492_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_135
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8149
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4499_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   20.526  (30.9% logic, 69.1% route), 14 logic levels.


Passed:  The following path meets requirements by 79.317ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  20.523ns  (30.9% logic, 69.1% route), 14 logic levels.

 Constraint Details:

     20.523ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 79.317ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        35   e 2.102                                  addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_161
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9293
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7438_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8855
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7439_3_lut_rep_124_3_lut_4_lut
Route        12   e 1.657                                  n9256
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/mux_1557_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/rd_dout_trig[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7408_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_536
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_554_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7352_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8806
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7353
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4492_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_135
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8149
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4499_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   20.523  (30.9% logic, 69.1% route), 14 logic levels.


Passed:  The following path meets requirements by 79.807ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  20.033ns  (31.6% logic, 68.4% route), 14 logic levels.

 Constraint Details:

     20.033ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 79.807ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i25 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        17   e 1.876                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[8]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i1_2_lut_rep_159
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9291
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7438_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8855
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7439_3_lut_rep_124_3_lut_4_lut
Route        12   e 1.657                                  n9256
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/mux_1557_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/rd_dout_trig[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_549_i1_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_537
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7408_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_536
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_554_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_535
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_41_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_534
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7352_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8806
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7353
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_495
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4492_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_135
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8149
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4499_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   20.033  (31.6% logic, 68.4% route), 14 logic levels.

Report: 20.686 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     4.220 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger_N_192]  |   100.000 ns|     6.478 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger_N_156]    |   100.000 ns|     6.802 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets clk_debug_N]             |   100.000 ns|    11.112 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_2M5]                 |   100.000 ns|    21.164 ns|    14  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    20.686 ns|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  6710 paths, 1154 nets, and 2961 connections (68.8% coverage)


Peak memory: 77844480 bytes, TRCE: 6201344 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
