# Designing_RAM_in_Verilog
 
