{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559414633183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559414633184 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TP2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559414633194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559414633292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559414633292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559414633466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559414633478 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559414633975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559414633975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559414633975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559414633975 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559414633978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559414633978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559414633978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559414633978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559414633978 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559414633978 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559414633982 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "143 143 " "No exact pin location assignment(s) for 143 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1559414634463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TP2.sdc " "Synopsys Design Constraints File file not found: 'TP2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559414634623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559414634623 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1559414634623 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1559414634624 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559414634625 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1559414634625 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559414634625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559414634628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559414634628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559414634628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559414634629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559414634630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559414634632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559414634632 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559414634632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559414634632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559414634632 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559414634632 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "143 unused 2.5V 76 67 0 " "Number of I/O pins in group: 143 (unused VREF, 2.5V VCCIO, 76 input, 67 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1559414634639 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1559414634639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559414634639 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414634640 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559414634640 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559414634640 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 1 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 16 0 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 25 0 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 20 0 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 20 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 0 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 11 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 2 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 22 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1559414635315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559414635315 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "143 1 " "Design has 143 pins, but Fitter can't place 1 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1559414635315 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "SH_MIR\[0\] 2.5 V Off off " "Can't place pin SH_MIR\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN_MANY_REASONS" "SH_MIR\[0\] 1 " "Can't place pin SH_MIR\[0\] in I/O bank 1 due to the following reasons" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "SH_MIR\[0\] E1 " "Cannot place output or bidirectional pin SH_MIR\[0\] in input pin location E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SH_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 224 1568 1744 240 "SH_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1559414635315 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SH_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 224 1568 1744 240 "SH_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176207 "Can't place pin %1!s! in I/O bank %2!s! due to the following reasons" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "12 6 11 " "Too many output or bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[5\] " "Pin IE_C_MIR\[5\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[5] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[4\] " "Pin IE_C_MIR\[4\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[4] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[3\] " "Pin IE_C_MIR\[3\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[3] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[2\] " "Pin IE_C_MIR\[2\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[2] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[1\] " "Pin IE_C_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[0\] " "Pin IE_C_MIR\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "KMx_MIR\[1\] " "Pin KMx_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KMx_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 720 896 272 "KMx_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MR_MIR\[1\] " "Pin MR_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MR_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 272 720 896 288 "MR_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MW_MIR\[1\] " "Pin MW_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MW_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 288 720 896 304 "MW_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "OEA_MIR\[5\] " "Pin OEA_MIR\[5\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OEA_MIR[5] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 320 720 896 336 "OEA_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[5] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KMx_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 720 896 272 "KMx_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MR_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 272 720 896 288 "MR_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MW_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 288 720 896 304 "MW_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OEA_MIR[5] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 320 720 896 336 "OEA_MIR" "" } } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1559414635315 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "23 7 22 " "Too many output or bidirectional pins (23) are assigned in I/O bank 7. The I/O bank has only 22 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "HOLD " "Pin HOLD" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HOLD } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 512 1584 1760 528 "HOLD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALU_MIR\[3\] " "Pin ALU_MIR\[3\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[3] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 1504 1680 272 "ALU_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALU_MIR\[2\] " "Pin ALU_MIR\[2\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[2] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 1504 1680 272 "ALU_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALU_MIR\[1\] " "Pin ALU_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 1504 1680 272 "ALU_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "ALU_MIR\[0\] " "Pin ALU_MIR\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 1504 1680 272 "ALU_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[9\] " "Pin Dadd_MIR\[9\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[9] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[8\] " "Pin Dadd_MIR\[8\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[8] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[7\] " "Pin Dadd_MIR\[7\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[7] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[6\] " "Pin Dadd_MIR\[6\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[6] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[5\] " "Pin Dadd_MIR\[5\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[5] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[4\] " "Pin Dadd_MIR\[4\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[4] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[3\] " "Pin Dadd_MIR\[3\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[3] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[2\] " "Pin Dadd_MIR\[2\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[2] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[1\] " "Pin Dadd_MIR\[1\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[1] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "Dadd_MIR\[0\] " "Pin Dadd_MIR\[0\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[34\] " "Pin IE_C_MIR\[34\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[34] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[33\] " "Pin IE_C_MIR\[33\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[33] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[32\] " "Pin IE_C_MIR\[32\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[32] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[31\] " "Pin IE_C_MIR\[31\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[31] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[30\] " "Pin IE_C_MIR\[30\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[30] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[29\] " "Pin IE_C_MIR\[29\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[29] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[28\] " "Pin IE_C_MIR\[28\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[28] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HOLD } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 512 1584 1760 528 "HOLD" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[3] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 256 1504 1680 272 "ALU_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ALU_MIR[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[9] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 336 720 896 352 "Dadd_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Dadd_MIR[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[34] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[28] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1559414635315 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "23 8 22 " "Too many output or bidirectional pins (23) are assigned in I/O bank 8. The I/O bank has only 22 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[27\] " "Pin IE_C_MIR\[27\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[27] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[26\] " "Pin IE_C_MIR\[26\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[26] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[25\] " "Pin IE_C_MIR\[25\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[25] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[24\] " "Pin IE_C_MIR\[24\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[24] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[23\] " "Pin IE_C_MIR\[23\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[23] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[22\] " "Pin IE_C_MIR\[22\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[22] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[21\] " "Pin IE_C_MIR\[21\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[21] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[20\] " "Pin IE_C_MIR\[20\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[20] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[19\] " "Pin IE_C_MIR\[19\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[19] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[18\] " "Pin IE_C_MIR\[18\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[18] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[17\] " "Pin IE_C_MIR\[17\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[17] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[16\] " "Pin IE_C_MIR\[16\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[16] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[15\] " "Pin IE_C_MIR\[15\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[15] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[14\] " "Pin IE_C_MIR\[14\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[14] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[13\] " "Pin IE_C_MIR\[13\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[13] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[12\] " "Pin IE_C_MIR\[12\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[12] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[11\] " "Pin IE_C_MIR\[11\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[11] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[10\] " "Pin IE_C_MIR\[10\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[10] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[9\] " "Pin IE_C_MIR\[9\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[9] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[8\] " "Pin IE_C_MIR\[8\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[8] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[7\] " "Pin IE_C_MIR\[7\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[7] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "IE_C_MIR\[6\] " "Pin IE_C_MIR\[6\]" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[6] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1559414635315 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[27] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 96 2160 2336 112 "IE_C_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IE_C_MIR[6] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1559414635315 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1559414635315 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SH_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 224 1568 1744 240 "SH_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1559414635315 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1559414635321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559414635322 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1559414635427 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SH_MIR\[0\] GND " "Pin SH_MIR\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SH_MIR[0] } } } { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 224 1568 1744 240 "SH_MIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/TP2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1559414635430 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1559414635430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rodrigo/Documents/GitHub/TP2/output_files/TP2.fit.smsg " "Generated suppressed messages file C:/Users/Rodrigo/Documents/GitHub/TP2/output_files/TP2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559414635534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 10 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 10 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559414635605 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 01 15:43:55 2019 " "Processing ended: Sat Jun 01 15:43:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559414635605 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559414635605 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559414635605 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559414635605 ""}
