#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa854f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa85680 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xa95dc0 .functor NOT 1, L_0xac1d60, C4<0>, C4<0>, C4<0>;
L_0xac1660 .functor XOR 5, L_0xac1a70, L_0xac1b10, C4<00000>, C4<00000>;
L_0xac1c50 .functor XOR 5, L_0xac1660, L_0xac1bb0, C4<00000>, C4<00000>;
v0xabe200_0 .net *"_ivl_10", 4 0, L_0xac1bb0;  1 drivers
v0xabe300_0 .net *"_ivl_12", 4 0, L_0xac1c50;  1 drivers
v0xabe3e0_0 .net *"_ivl_2", 4 0, L_0xac19d0;  1 drivers
v0xabe4a0_0 .net *"_ivl_4", 4 0, L_0xac1a70;  1 drivers
v0xabe580_0 .net *"_ivl_6", 4 0, L_0xac1b10;  1 drivers
v0xabe6b0_0 .net *"_ivl_8", 4 0, L_0xac1660;  1 drivers
v0xabe790_0 .var "clk", 0 0;
v0xabe830_0 .net "in", 0 0, v0xabc1f0_0;  1 drivers
v0xabe8d0_0 .net "next_state_dut", 3 0, L_0xac13e0;  1 drivers
v0xabe970_0 .net "next_state_ref", 3 0, L_0xabfe70;  1 drivers
v0xabea10_0 .net "out_dut", 0 0, L_0xac1860;  1 drivers
v0xabeae0_0 .net "out_ref", 0 0, L_0xac02b0;  1 drivers
v0xabebb0_0 .net "state", 3 0, v0xabc390_0;  1 drivers
v0xabec50_0 .var/2u "stats1", 223 0;
v0xabecf0_0 .var/2u "strobe", 0 0;
v0xabedb0_0 .net "tb_match", 0 0, L_0xac1d60;  1 drivers
v0xabee80_0 .net "tb_mismatch", 0 0, L_0xa95dc0;  1 drivers
L_0xac19d0 .concat [ 1 4 0 0], L_0xac02b0, L_0xabfe70;
L_0xac1a70 .concat [ 1 4 0 0], L_0xac02b0, L_0xabfe70;
L_0xac1b10 .concat [ 1 4 0 0], L_0xac1860, L_0xac13e0;
L_0xac1bb0 .concat [ 1 4 0 0], L_0xac02b0, L_0xabfe70;
L_0xac1d60 .cmp/eeq 5, L_0xac19d0, L_0xac1c50;
S_0xa85810 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xa85680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xa71d50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xa71d90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xa71dd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xa71e10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xa6ff80 .functor OR 1, L_0xabf080, L_0xabf120, C4<0>, C4<0>;
L_0xa861c0 .functor NOT 1, v0xabc1f0_0, C4<0>, C4<0>, C4<0>;
L_0xa97ef0 .functor AND 1, L_0xa6ff80, L_0xa861c0, C4<1>, C4<1>;
L_0xabf4e0 .functor OR 1, L_0xabf370, L_0xabf410, C4<0>, C4<0>;
L_0xabf800 .functor OR 1, L_0xabf4e0, L_0xabf650, C4<0>, C4<0>;
L_0xabf910 .functor AND 1, L_0xabf800, v0xabc1f0_0, C4<1>, C4<1>;
L_0xabfb90 .functor OR 1, L_0xabfa10, L_0xabfaf0, C4<0>, C4<0>;
L_0xabfca0 .functor NOT 1, v0xabc1f0_0, C4<0>, C4<0>, C4<0>;
L_0xabfd60 .functor AND 1, L_0xabfb90, L_0xabfca0, C4<1>, C4<1>;
L_0xac0140 .functor AND 1, L_0xac00a0, v0xabc1f0_0, C4<1>, C4<1>;
v0xa95f30_0 .net *"_ivl_10", 0 0, L_0xa97ef0;  1 drivers
v0xa95fd0_0 .net *"_ivl_15", 0 0, L_0xabf370;  1 drivers
v0xa70090_0 .net *"_ivl_17", 0 0, L_0xabf410;  1 drivers
v0xa70160_0 .net *"_ivl_18", 0 0, L_0xabf4e0;  1 drivers
v0xabac70_0 .net *"_ivl_21", 0 0, L_0xabf650;  1 drivers
v0xabada0_0 .net *"_ivl_22", 0 0, L_0xabf800;  1 drivers
v0xabae80_0 .net *"_ivl_24", 0 0, L_0xabf910;  1 drivers
v0xabaf60_0 .net *"_ivl_29", 0 0, L_0xabfa10;  1 drivers
v0xabb040_0 .net *"_ivl_3", 0 0, L_0xabf080;  1 drivers
v0xabb1b0_0 .net *"_ivl_31", 0 0, L_0xabfaf0;  1 drivers
v0xabb290_0 .net *"_ivl_32", 0 0, L_0xabfb90;  1 drivers
v0xabb370_0 .net *"_ivl_34", 0 0, L_0xabfca0;  1 drivers
v0xabb450_0 .net *"_ivl_36", 0 0, L_0xabfd60;  1 drivers
v0xabb530_0 .net *"_ivl_42", 0 0, L_0xac00a0;  1 drivers
v0xabb610_0 .net *"_ivl_43", 0 0, L_0xac0140;  1 drivers
v0xabb6f0_0 .net *"_ivl_5", 0 0, L_0xabf120;  1 drivers
v0xabb7d0_0 .net *"_ivl_6", 0 0, L_0xa6ff80;  1 drivers
v0xabb9c0_0 .net *"_ivl_8", 0 0, L_0xa861c0;  1 drivers
v0xabbaa0_0 .net "in", 0 0, v0xabc1f0_0;  alias, 1 drivers
v0xabbb60_0 .net "next_state", 3 0, L_0xabfe70;  alias, 1 drivers
v0xabbc40_0 .net "out", 0 0, L_0xac02b0;  alias, 1 drivers
v0xabbd00_0 .net "state", 3 0, v0xabc390_0;  alias, 1 drivers
L_0xabf080 .part v0xabc390_0, 0, 1;
L_0xabf120 .part v0xabc390_0, 2, 1;
L_0xabf370 .part v0xabc390_0, 0, 1;
L_0xabf410 .part v0xabc390_0, 1, 1;
L_0xabf650 .part v0xabc390_0, 3, 1;
L_0xabfa10 .part v0xabc390_0, 1, 1;
L_0xabfaf0 .part v0xabc390_0, 3, 1;
L_0xabfe70 .concat8 [ 1 1 1 1], L_0xa97ef0, L_0xabf910, L_0xabfd60, L_0xac0140;
L_0xac00a0 .part v0xabc390_0, 2, 1;
L_0xac02b0 .part v0xabc390_0, 3, 1;
S_0xabbe60 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xa85680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xabc030_0 .net "clk", 0 0, v0xabe790_0;  1 drivers
v0xabc110_0 .var/2s "errored1", 31 0;
v0xabc1f0_0 .var "in", 0 0;
v0xabc2f0_0 .var/2s "onehot_error", 31 0;
v0xabc390_0 .var "state", 3 0;
v0xabc4a0_0 .net "tb_match", 0 0, L_0xac1d60;  alias, 1 drivers
E_0xa7ebe0/0 .event negedge, v0xabc030_0;
E_0xa7ebe0/1 .event posedge, v0xabc030_0;
E_0xa7ebe0 .event/or E_0xa7ebe0/0, E_0xa7ebe0/1;
S_0xabc5f0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xa85680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0xac04f0 .functor AND 1, L_0xac03b0, L_0xac0450, C4<1>, C4<1>;
L_0xac0b80 .functor OR 1, L_0xac0800, L_0xac08d0, C4<0>, C4<0>;
L_0xac0d70 .functor OR 1, L_0xac0b80, L_0xac0c90, C4<0>, C4<0>;
L_0xac1150 .functor AND 1, L_0xac0fc0, L_0xac10b0, C4<1>, C4<1>;
v0xabc890_0 .net *"_ivl_10", 0 0, L_0xac05b0;  1 drivers
v0xabc970_0 .net *"_ivl_15", 0 0, L_0xac0800;  1 drivers
v0xabca50_0 .net *"_ivl_17", 0 0, L_0xac08d0;  1 drivers
v0xabcb40_0 .net *"_ivl_18", 0 0, L_0xac0b80;  1 drivers
v0xabcc20_0 .net *"_ivl_21", 0 0, L_0xac0c90;  1 drivers
v0xabcd50_0 .net *"_ivl_22", 0 0, L_0xac0d70;  1 drivers
L_0x7f09a8ac0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xabce30_0 .net/2u *"_ivl_24", 0 0, L_0x7f09a8ac0060;  1 drivers
v0xabcf10_0 .net *"_ivl_26", 0 0, L_0xac0e80;  1 drivers
v0xabcff0_0 .net *"_ivl_3", 0 0, L_0xac03b0;  1 drivers
v0xabd160_0 .net *"_ivl_31", 0 0, L_0xac0fc0;  1 drivers
v0xabd240_0 .net *"_ivl_33", 0 0, L_0xac10b0;  1 drivers
v0xabd320_0 .net *"_ivl_34", 0 0, L_0xac1150;  1 drivers
L_0x7f09a8ac00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xabd400_0 .net/2u *"_ivl_36", 0 0, L_0x7f09a8ac00a8;  1 drivers
v0xabd4e0_0 .net *"_ivl_38", 0 0, L_0xac1290;  1 drivers
v0xabd5c0_0 .net *"_ivl_44", 0 0, L_0xac15c0;  1 drivers
L_0x7f09a8ac00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xabd6a0_0 .net/2u *"_ivl_45", 0 0, L_0x7f09a8ac00f0;  1 drivers
v0xabd780_0 .net *"_ivl_47", 0 0, L_0xac16d0;  1 drivers
v0xabd970_0 .net *"_ivl_5", 0 0, L_0xac0450;  1 drivers
v0xabda50_0 .net *"_ivl_6", 0 0, L_0xac04f0;  1 drivers
L_0x7f09a8ac0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xabdb30_0 .net/2u *"_ivl_8", 0 0, L_0x7f09a8ac0018;  1 drivers
v0xabdc10_0 .net "in", 0 0, v0xabc1f0_0;  alias, 1 drivers
v0xabdcb0_0 .net "next_state", 3 0, L_0xac13e0;  alias, 1 drivers
v0xabdd90_0 .net "out", 0 0, L_0xac1860;  alias, 1 drivers
v0xabde50_0 .net "state", 3 0, v0xabc390_0;  alias, 1 drivers
L_0xac03b0 .part v0xabc390_0, 0, 1;
L_0xac0450 .part v0xabc390_0, 2, 1;
L_0xac05b0 .functor MUXZ 1, L_0x7f09a8ac0018, L_0xac04f0, v0xabc1f0_0, C4<>;
L_0xac0800 .part v0xabc390_0, 0, 1;
L_0xac08d0 .part v0xabc390_0, 2, 1;
L_0xac0c90 .part v0xabc390_0, 3, 1;
L_0xac0e80 .functor MUXZ 1, L_0x7f09a8ac0060, L_0xac0d70, v0xabc1f0_0, C4<>;
L_0xac0fc0 .part v0xabc390_0, 1, 1;
L_0xac10b0 .part v0xabc390_0, 3, 1;
L_0xac1290 .functor MUXZ 1, L_0x7f09a8ac00a8, L_0xac1150, v0xabc1f0_0, C4<>;
L_0xac13e0 .concat8 [ 1 1 1 1], L_0xac05b0, L_0xac0e80, L_0xac1290, L_0xac16d0;
L_0xac15c0 .part v0xabc390_0, 2, 1;
L_0xac16d0 .functor MUXZ 1, L_0x7f09a8ac00f0, L_0xac15c0, v0xabc1f0_0, C4<>;
L_0xac1860 .part v0xabc390_0, 3, 1;
S_0xabdfe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xa85680;
 .timescale -12 -12;
E_0xa7eea0 .event anyedge, v0xabecf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xabecf0_0;
    %nor/r;
    %assign/vec4 v0xabecf0_0, 0;
    %wait E_0xa7eea0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xabbe60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xabc110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xabc2f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xabbe60;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa7ebe0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xabc390_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xabc1f0_0, 0;
    %load/vec4 v0xabc4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xabc2f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xabc2f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xabc110_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa7ebe0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xabc390_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xabc1f0_0, 0;
    %load/vec4 v0xabc4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xabc110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xabc110_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xabc2f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xabc110_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xabc2f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xabc110_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xa85680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xabe790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xabecf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa85680;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xabe790_0;
    %inv;
    %store/vec4 v0xabe790_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xa85680;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xabc030_0, v0xabee80_0, v0xabe830_0, v0xabebb0_0, v0xabe970_0, v0xabe8d0_0, v0xabeae0_0, v0xabea10_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa85680;
T_6 ;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xabec50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xa85680;
T_7 ;
    %wait E_0xa7ebe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xabec50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
    %load/vec4 v0xabedb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xabec50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xabe970_0;
    %load/vec4 v0xabe970_0;
    %load/vec4 v0xabe8d0_0;
    %xor;
    %load/vec4 v0xabe970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xabeae0_0;
    %load/vec4 v0xabeae0_0;
    %load/vec4 v0xabea10_0;
    %xor;
    %load/vec4 v0xabeae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xabec50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xabec50_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/fsm3onehot/iter0/response1/top_module.sv";
