Protel Design System Design Rule Check
PCB File : C:\Users\Administrator\Desktop\pcb\voice_recorder\PCB1.PcbDoc
Date     : 8/3/2023
Time     : 11:38:33 PM

Processing Rule : Clearance Constraint (Gap=25mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=200mil) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=25mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6169.292mil,1495mil) on Multi-Layer And Pad J1-1(6187.008mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6169.292mil,1495mil) on Multi-Layer And Pad J1-1(6202.756mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.842mil < 10mil) Between Pad J1-1(6169.292mil,1495mil) on Multi-Layer And Pad J1-1(6218.504mil,1495mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6187.008mil,1495mil) on Multi-Layer And Pad J1-1(6202.756mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6187.008mil,1495mil) on Multi-Layer And Pad J1-1(6218.504mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad J1-1(6187.008mil,1495mil) on Multi-Layer And Pad J1-1(6234.252mil,1495mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6202.756mil,1495mil) on Multi-Layer And Pad J1-1(6218.504mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6202.756mil,1495mil) on Multi-Layer And Pad J1-1(6234.252mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad J1-1(6202.756mil,1495mil) on Multi-Layer And Pad J1-1(6250mil,1495mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6218.504mil,1495mil) on Multi-Layer And Pad J1-1(6234.252mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6218.504mil,1495mil) on Multi-Layer And Pad J1-1(6250mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.842mil < 10mil) Between Pad J1-1(6218.504mil,1495mil) on Multi-Layer And Pad J1-1(6267.716mil,1495mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6234.252mil,1495mil) on Multi-Layer And Pad J1-1(6250mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6234.252mil,1495mil) on Multi-Layer And Pad J1-1(6267.716mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-1(6250mil,1495mil) on Multi-Layer And Pad J1-1(6267.716mil,1495mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6179.134mil,1258.78mil) on Multi-Layer And Pad J1-2(6198.818mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6179.134mil,1258.78mil) on Multi-Layer And Pad J1-2(6218.504mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6198.818mil,1258.78mil) on Multi-Layer And Pad J1-2(6218.504mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6198.818mil,1258.78mil) on Multi-Layer And Pad J1-2(6238.188mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6218.504mil,1258.78mil) on Multi-Layer And Pad J1-2(6238.188mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6218.504mil,1258.78mil) on Multi-Layer And Pad J1-2(6257.874mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-2(6238.188mil,1258.78mil) on Multi-Layer And Pad J1-2(6257.874mil,1258.78mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1341.456mil) on Multi-Layer And Pad J1-3(6403.544mil,1361.142mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1341.456mil) on Multi-Layer And Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1361.142mil) on Multi-Layer And Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1361.142mil) on Multi-Layer And Pad J1-3(6403.544mil,1400.512mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer And Pad J1-3(6403.544mil,1400.512mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer And Pad J1-3(6403.544mil,1420.196mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad J1-3(6403.544mil,1400.512mil) on Multi-Layer And Pad J1-3(6403.544mil,1420.196mil) on Multi-Layer Pad/Via Touching Holes
Rule Violations :29

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1805mil,3975mil) on Top Overlay And Pad Q3-1(1725mil,3975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1805mil,3975mil) on Top Overlay And Pad Q3-3(1885mil,3975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3145mil,3235mil) on Top Overlay And Pad Q4-1(3145mil,3155mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3145mil,3235mil) on Top Overlay And Pad Q4-3(3145mil,3315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3230mil,1940mil) on Top Overlay And Pad Q2-1(3230mil,1860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3230mil,1940mil) on Top Overlay And Pad Q2-3(3230mil,2020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3460mil,1940mil) on Top Overlay And Pad Q1-1(3460mil,1860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3460mil,1940mil) on Top Overlay And Pad Q1-3(3460mil,2020mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C10-1(2175mil,3055mil) on Top Layer And Track (2136.614mil,3033.346mil)(2148.426mil,3033.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C10-1(2175mil,3055mil) on Top Layer And Track (2136.614mil,3076.654mil)(2148.426mil,3076.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C10-2(2110.04mil,3055mil) on Top Layer And Track (2136.614mil,3033.346mil)(2148.426mil,3033.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C10-2(2110.04mil,3055mil) on Top Layer And Track (2136.614mil,3076.654mil)(2148.426mil,3076.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C11-1(1750mil,2810mil) on Top Layer And Track (1728.346mil,2836.574mil)(1728.346mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C11-1(1750mil,2810mil) on Top Layer And Track (1771.654mil,2836.574mil)(1771.654mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C11-2(1750mil,2874.96mil) on Top Layer And Track (1728.346mil,2836.574mil)(1728.346mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C11-2(1750mil,2874.96mil) on Top Layer And Track (1771.654mil,2836.574mil)(1771.654mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C12-1(2910mil,1335mil) on Top Layer And Track (2888.346mil,1361.574mil)(2888.346mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C12-1(2910mil,1335mil) on Top Layer And Track (2931.654mil,1361.574mil)(2931.654mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C12-2(2910mil,1399.96mil) on Top Layer And Track (2888.346mil,1361.574mil)(2888.346mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C12-2(2910mil,1399.96mil) on Top Layer And Track (2931.654mil,1361.574mil)(2931.654mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C13-1(2910mil,1778.724mil) on Top Layer And Track (2888.346mil,1805.3mil)(2888.346mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C13-1(2910mil,1778.724mil) on Top Layer And Track (2931.654mil,1805.3mil)(2931.654mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C13-2(2910mil,1843.686mil) on Top Layer And Track (2888.346mil,1805.3mil)(2888.346mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C13-2(2910mil,1843.686mil) on Top Layer And Track (2931.654mil,1805.3mil)(2931.654mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C14-1(2135mil,1323.724mil) on Top Layer And Track (2113.346mil,1350.3mil)(2113.346mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C14-1(2135mil,1323.724mil) on Top Layer And Track (2156.654mil,1350.3mil)(2156.654mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C14-2(2135mil,1388.686mil) on Top Layer And Track (2113.346mil,1350.3mil)(2113.346mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C14-2(2135mil,1388.686mil) on Top Layer And Track (2156.654mil,1350.3mil)(2156.654mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C15-1(2135mil,1795mil) on Top Layer And Track (2113.346mil,1821.574mil)(2113.346mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C15-1(2135mil,1795mil) on Top Layer And Track (2156.654mil,1821.574mil)(2156.654mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C15-2(2135mil,1859.96mil) on Top Layer And Track (2113.346mil,1821.574mil)(2113.346mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C15-2(2135mil,1859.96mil) on Top Layer And Track (2156.654mil,1821.574mil)(2156.654mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C16-1(1750mil,2660mil) on Top Layer And Track (1728.346mil,2686.574mil)(1728.346mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C16-1(1750mil,2660mil) on Top Layer And Track (1771.654mil,2686.574mil)(1771.654mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C16-2(1750mil,2724.96mil) on Top Layer And Track (1728.346mil,2686.574mil)(1728.346mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C16-2(1750mil,2724.96mil) on Top Layer And Track (1771.654mil,2686.574mil)(1771.654mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C17-1(1750mil,2510.04mil) on Top Layer And Track (1728.346mil,2536.614mil)(1728.346mil,2548.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C17-1(1750mil,2510.04mil) on Top Layer And Track (1771.654mil,2536.614mil)(1771.654mil,2548.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C17-2(1750mil,2575mil) on Top Layer And Track (1728.346mil,2536.614mil)(1728.346mil,2548.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C17-2(1750mil,2575mil) on Top Layer And Track (1771.654mil,2536.614mil)(1771.654mil,2548.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C18-1(5350mil,4715mil) on Top Layer And Track (5376.574mil,4693.346mil)(5388.386mil,4693.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C18-1(5350mil,4715mil) on Top Layer And Track (5376.574mil,4736.654mil)(5388.386mil,4736.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C18-2(5414.96mil,4715mil) on Top Layer And Track (5376.574mil,4693.346mil)(5388.386mil,4693.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C18-2(5414.96mil,4715mil) on Top Layer And Track (5376.574mil,4736.654mil)(5388.386mil,4736.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C19-1(2665mil,3534.96mil) on Top Layer And Track (2643.346mil,3496.574mil)(2643.346mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C19-1(2665mil,3534.96mil) on Top Layer And Track (2686.654mil,3496.574mil)(2686.654mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C19-2(2665mil,3470mil) on Top Layer And Track (2643.346mil,3496.574mil)(2643.346mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C19-2(2665mil,3470mil) on Top Layer And Track (2686.654mil,3496.574mil)(2686.654mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C20-1(3725mil,3248.716mil) on Bottom Layer And Track (3703.346mil,3275.292mil)(3703.346mil,3287.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C20-1(3725mil,3248.716mil) on Bottom Layer And Track (3746.654mil,3275.292mil)(3746.654mil,3287.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C20-2(3725mil,3313.678mil) on Bottom Layer And Track (3703.346mil,3275.292mil)(3703.346mil,3287.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad C20-2(3725mil,3313.678mil) on Bottom Layer And Track (3746.654mil,3275.292mil)(3746.654mil,3287.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C21-1(4465mil,3670mil) on Bottom Layer And Track (4443.346mil,3631.614mil)(4443.346mil,3643.426mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C21-1(4465mil,3670mil) on Bottom Layer And Track (4486.654mil,3631.614mil)(4486.654mil,3643.426mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C21-2(4465mil,3605.04mil) on Bottom Layer And Track (4443.346mil,3631.614mil)(4443.346mil,3643.426mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C21-2(4465mil,3605.04mil) on Bottom Layer And Track (4486.654mil,3631.614mil)(4486.654mil,3643.426mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C22-1(5415mil,4220mil) on Top Layer And Track (5393.346mil,4181.614mil)(5393.346mil,4193.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C22-1(5415mil,4220mil) on Top Layer And Track (5436.654mil,4181.614mil)(5436.654mil,4193.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C22-2(5415mil,4155.04mil) on Top Layer And Track (5393.346mil,4181.614mil)(5393.346mil,4193.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C22-2(5415mil,4155.04mil) on Top Layer And Track (5436.654mil,4181.614mil)(5436.654mil,4193.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C4-1(6415mil,4030mil) on Top Layer And Track (6441.574mil,4008.346mil)(6453.386mil,4008.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C4-1(6415mil,4030mil) on Top Layer And Track (6441.574mil,4051.654mil)(6453.386mil,4051.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C4-2(6479.96mil,4030mil) on Top Layer And Track (6441.574mil,4008.346mil)(6453.386mil,4008.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C4-2(6479.96mil,4030mil) on Top Layer And Track (6441.574mil,4051.654mil)(6453.386mil,4051.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C5-1(5540mil,2745mil) on Top Layer And Track (5501.614mil,2723.346mil)(5513.426mil,2723.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C5-1(5540mil,2745mil) on Top Layer And Track (5501.614mil,2766.654mil)(5513.426mil,2766.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C5-2(5475.04mil,2745mil) on Top Layer And Track (5501.614mil,2723.346mil)(5513.426mil,2723.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C5-2(5475.04mil,2745mil) on Top Layer And Track (5501.614mil,2766.654mil)(5513.426mil,2766.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C7-1(5580mil,1135mil) on Top Layer And Track (5541.614mil,1113.346mil)(5553.426mil,1113.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C7-1(5580mil,1135mil) on Top Layer And Track (5541.614mil,1156.654mil)(5553.426mil,1156.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C7-2(5515.04mil,1135mil) on Top Layer And Track (5541.614mil,1113.346mil)(5553.426mil,1113.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C7-2(5515.04mil,1135mil) on Top Layer And Track (5541.614mil,1156.654mil)(5553.426mil,1156.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C8-1(3705.04mil,1420mil) on Top Layer And Track (3731.614mil,1398.346mil)(3743.426mil,1398.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C8-1(3705.04mil,1420mil) on Top Layer And Track (3731.614mil,1441.654mil)(3743.426mil,1441.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C8-2(3770mil,1420mil) on Top Layer And Track (3731.614mil,1398.346mil)(3743.426mil,1398.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C8-2(3770mil,1420mil) on Top Layer And Track (3731.614mil,1441.654mil)(3743.426mil,1441.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C9-1(2475mil,2910mil) on Top Layer And Track (2453.346mil,2936.574mil)(2453.346mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C9-1(2475mil,2910mil) on Top Layer And Track (2496.654mil,2936.574mil)(2496.654mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C9-2(2475mil,2974.96mil) on Top Layer And Track (2453.346mil,2936.574mil)(2453.346mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad C9-2(2475mil,2974.96mil) on Top Layer And Track (2496.654mil,2936.574mil)(2496.654mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct1-1(6482.098mil,3824.996mil) on Top Layer And Track (6296.812mil,3764.96mil)(6511.378mil,3764.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct1-1(6482.098mil,3824.996mil) on Top Layer And Track (6296.812mil,3885.04mil)(6510.394mil,3885.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.788mil < 10mil) Between Pad Ct1-1(6482.098mil,3824.996mil) on Top Layer And Track (6510.394mil,3885.04mil)(6523.19mil,3872.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.478mil < 10mil) Between Pad Ct1-1(6482.098mil,3824.996mil) on Top Layer And Track (6511.378mil,3764.96mil)(6523.19mil,3776.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.564mil < 10mil) Between Pad Ct1-1(6482.098mil,3824.996mil) on Top Layer And Track (6523.19mil,3776.772mil)(6523.19mil,3872.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.548mil < 10mil) Between Pad Ct1-2(6337.888mil,3824.996mil) on Top Layer And Track (6296.812mil,3764.96mil)(6296.812mil,3885.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct1-2(6337.888mil,3824.996mil) on Top Layer And Track (6296.812mil,3764.96mil)(6511.378mil,3764.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct1-2(6337.888mil,3824.996mil) on Top Layer And Track (6296.812mil,3885.04mil)(6510.394mil,3885.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.395mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Text "C12" (2880mil,1443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2959.964mil,1485.72mil)(2959.964mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.478mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2959.964mil,1485.72mil)(2971.776mil,1473.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.562mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2971.776mil,1473.91mil)(3067.248mil,1473.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (3067.248mil,1473.91mil)(3080.044mil,1486.706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (3080.044mil,1486.706mil)(3080.044mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct2-2(3020mil,1659.212mil) on Top Layer And Track (2959.964mil,1485.72mil)(2959.964mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.548mil < 10mil) Between Pad Ct2-2(3020mil,1659.212mil) on Top Layer And Track (2959.964mil,1700.288mil)(3080.044mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.548mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct2-2(3020mil,1659.212mil) on Top Layer And Track (3080.044mil,1486.706mil)(3080.044mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.562mil < 10mil) Between Pad Ct3-1(5487.902mil,1315.004mil) on Top Layer And Track (5446.812mil,1267.756mil)(5446.812mil,1363.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.788mil < 10mil) Between Pad Ct3-1(5487.902mil,1315.004mil) on Top Layer And Track (5446.812mil,1267.756mil)(5459.606mil,1254.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.478mil < 10mil) Between Pad Ct3-1(5487.902mil,1315.004mil) on Top Layer And Track (5446.812mil,1363.228mil)(5458.622mil,1375.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct3-1(5487.902mil,1315.004mil) on Top Layer And Track (5458.622mil,1375.04mil)(5673.19mil,1375.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct3-1(5487.902mil,1315.004mil) on Top Layer And Track (5459.606mil,1254.96mil)(5673.19mil,1254.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.823mil < 10mil) Between Pad Ct3-2(5632.112mil,1315.004mil) on Top Layer And Track (5458.622mil,1375.04mil)(5673.19mil,1375.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.831mil < 10mil) Between Pad Ct3-2(5632.112mil,1315.004mil) on Top Layer And Track (5459.606mil,1254.96mil)(5673.19mil,1254.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.551mil < 10mil) Between Pad Ct3-2(5632.112mil,1315.004mil) on Top Layer And Track (5673.19mil,1254.96mil)(5673.19mil,1375.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d10-1(4795mil,3600mil) on Bottom Layer And Track (4790mil,3545mil)(4790mil,3555mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d10-1(4795mil,3600mil) on Bottom Layer And Track (4790mil,3645mil)(4790mil,3655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d10-2(4965mil,3600mil) on Bottom Layer And Track (4915mil,3545mil)(4915mil,3655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d10-2(4965mil,3600mil) on Bottom Layer And Track (4920mil,3545mil)(4920mil,3655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d10-2(4965mil,3600mil) on Bottom Layer And Track (4970mil,3545mil)(4970mil,3555mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d10-2(4965mil,3600mil) on Bottom Layer And Track (4970mil,3645mil)(4970mil,3655mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-1(6490mil,2220mil) on Top Layer And Track (6435mil,2215mil)(6445mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-1(6490mil,2220mil) on Top Layer And Track (6535mil,2215mil)(6545mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d11-1(5795mil,4670mil) on Top Layer And Track (5740mil,4665mil)(5750mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d11-1(5795mil,4670mil) on Top Layer And Track (5840mil,4665mil)(5850mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d11-2(5795mil,4840mil) on Top Layer And Track (5740mil,4790mil)(5850mil,4790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d11-2(5795mil,4840mil) on Top Layer And Track (5740mil,4795mil)(5850mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d11-2(5795mil,4840mil) on Top Layer And Track (5740mil,4845mil)(5750mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d11-2(5795mil,4840mil) on Top Layer And Track (5840mil,4845mil)(5850mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2340mil)(6545mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2345mil)(6545mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2395mil)(6445mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6535mil,2395mil)(6545mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-1(6335mil,1990mil) on Top Layer And Track (6330mil,1935mil)(6330mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-1(6335mil,1990mil) on Top Layer And Track (6330mil,2035mil)(6330mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6455mil,1935mil)(6455mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6460mil,1935mil)(6460mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6510mil,1935mil)(6510mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6510mil,2035mil)(6510mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-1(5650mil,2960mil) on Top Layer And Track (5655mil,2905mil)(5655mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-1(5650mil,2960mil) on Top Layer And Track (5655mil,3005mil)(5655mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5475mil,2905mil)(5475mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5475mil,3005mil)(5475mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5525mil,2905mil)(5525mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5530mil,2905mil)(5530mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-1(5660mil,1575mil) on Top Layer And Track (5665mil,1520mil)(5665mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-1(5660mil,1575mil) on Top Layer And Track (5665mil,1620mil)(5665mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5485mil,1520mil)(5485mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5485mil,1620mil)(5485mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5535mil,1520mil)(5535mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5540mil,1520mil)(5540mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.955mil < 10mil) Between Pad D5-1(3090mil,2170mil) on Multi-Layer And Track (3075.866mil,2205mil)(3090.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D5-1(3090mil,2170mil) on Multi-Layer And Track (3075.866mil,2205mil)(3105.866mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D5-2(3090mil,2270mil) on Multi-Layer And Track (3075.866mil,2205mil)(3090.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D5-2(3090mil,2270mil) on Multi-Layer And Track (3075.866mil,2235mil)(3105.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D5-2(3090mil,2270mil) on Multi-Layer And Track (3090.866mil,2235mil)(3105.866mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.955mil < 10mil) Between Pad D6-1(3605mil,2170mil) on Multi-Layer And Track (3590.866mil,2205mil)(3605.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D6-1(3605mil,2170mil) on Multi-Layer And Track (3590.866mil,2205mil)(3620.866mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D6-2(3605mil,2270mil) on Multi-Layer And Track (3590.866mil,2205mil)(3605.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D6-2(3605mil,2270mil) on Multi-Layer And Track (3590.866mil,2235mil)(3620.866mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.399mil < 10mil) Between Pad D6-2(3605mil,2270mil) on Multi-Layer And Track (3605.866mil,2235mil)(3620.866mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d7-1(1500mil,4690mil) on Top Layer And Track (1445mil,4685mil)(1455mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d7-1(1500mil,4690mil) on Top Layer And Track (1545mil,4685mil)(1555mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d7-2(1500mil,4860mil) on Top Layer And Track (1445mil,4810mil)(1555mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d7-2(1500mil,4860mil) on Top Layer And Track (1445mil,4815mil)(1555mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d7-2(1500mil,4860mil) on Top Layer And Track (1445mil,4865mil)(1455mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d7-2(1500mil,4860mil) on Top Layer And Track (1545mil,4865mil)(1555mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d8-1(2170mil,4690mil) on Top Layer And Track (2115mil,4685mil)(2125mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d8-1(2170mil,4690mil) on Top Layer And Track (2215mil,4685mil)(2225mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d8-2(2170mil,4860mil) on Top Layer And Track (2115mil,4810mil)(2225mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d8-2(2170mil,4860mil) on Top Layer And Track (2115mil,4815mil)(2225mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d8-2(2170mil,4860mil) on Top Layer And Track (2115mil,4865mil)(2125mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d8-2(2170mil,4860mil) on Top Layer And Track (2215mil,4865mil)(2225mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d9-1(2450mil,3355mil) on Top Layer And Track (2395mil,3350mil)(2405mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d9-1(2450mil,3355mil) on Top Layer And Track (2495mil,3350mil)(2505mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d9-2(2450mil,3525mil) on Top Layer And Track (2395mil,3475mil)(2505mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d9-2(2450mil,3525mil) on Top Layer And Track (2395mil,3480mil)(2505mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d9-2(2450mil,3525mil) on Top Layer And Track (2395mil,3530mil)(2405mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d9-2(2450mil,3525mil) on Top Layer And Track (2495mil,3530mil)(2505mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6460mil,1605mil)(6460mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6460mil,1676.378mil)(6467.52mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6532.48mil,1676.378mil)(6540mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6540mil,1605mil)(6540mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6460mil,1723.622mil)(6460mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6460mil,1723.622mil)(6467.52mil,1723.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6532.48mil,1723.622mil)(6540mil,1723.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6540mil,1723.622mil)(6540mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6444.646mil,3062.442mil)(6444.646mil,3105.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6444.646mil,3062.442mil)(6525.354mil,3062.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6525.354mil,3062.442mil)(6525.354mil,3105.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6444.646mil,3190.886mil)(6444.646mil,3233.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6444.646mil,3233.7mil)(6525.354mil,3233.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6525.354mil,3190.886mil)(6525.354mil,3233.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad J1-1(6218.504mil,1495mil) on Multi-Layer And Track (6041.338mil,1522.56mil)(6125.984mil,1522.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad J1-1(6218.504mil,1495mil) on Multi-Layer And Track (6311.024mil,1522.56mil)(6411.418mil,1522.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.562mil < 10mil) Between Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer And Track (6411.418mil,1467.442mil)(6411.418mil,1522.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.561mil < 10mil) Between Pad J1-3(6403.544mil,1380.826mil) on Multi-Layer And Track (6411.418mil,924.134mil)(6411.418mil,1294.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad K1-1(2985mil,4235mil) on Multi-Layer And Track (3035mil,3887.362mil)(3035mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad K1-16(2985mil,3935mil) on Multi-Layer And Track (3035mil,3887.362mil)(3035mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.288mil < 10mil) Between Pad K1-8(2285mil,4235mil) on Multi-Layer And Track (2239.724mil,3887.362mil)(2239.724mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.288mil < 10mil) Between Pad K1-9(2285mil,3935mil) on Multi-Layer And Track (2239.724mil,3887.362mil)(2239.724mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.821mil < 10mil) Between Pad P4-1(1865mil,4855mil) on Multi-Layer And Track (1814.984mil,4825mil)(1835.048mil,4804.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad P4-1(1865mil,4855mil) on Multi-Layer And Track (1814.984mil,4884.922mil)(1835mil,4904.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.8mil < 10mil) Between Pad P4-1(1865mil,4855mil) on Multi-Layer And Track (1895.048mil,4904.938mil)(1914.984mil,4885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.854mil < 10mil) Between Pad P4-1(1865mil,4855mil) on Multi-Layer And Track (1895mil,4804.938mil)(1914.984mil,4824.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad PT1-1(4395mil,4125mil) on Multi-Layer And Track (4350mil,3889.41mil)(4350mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.45mil < 10mil) Between Pad PT1-1(4395mil,4125mil) on Multi-Layer And Track (4350mil,4165mil)(4500mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.45mil < 10mil) Between Pad PT1-2(4400mil,3925mil) on Multi-Layer And Track (4345mil,3885mil)(4500mil,3885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad PT1-2(4400mil,3925mil) on Multi-Layer And Track (4350mil,3889.41mil)(4350mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad PT1-3(4470mil,4025mil) on Multi-Layer And Track (4500mil,3885mil)(4500mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-1(1687.598mil,3450mil) on Top Layer And Track (1662.992mil,3417.52mil)(1662.992mil,3482.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(1687.598mil,3450mil) on Top Layer And Track (1662.992mil,3417.52mil)(1693.996mil,3417.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(1687.598mil,3450mil) on Top Layer And Track (1662.992mil,3482.48mil)(1693.996mil,3482.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(1762.402mil,3450mil) on Top Layer And Track (1756.004mil,3417.52mil)(1787.008mil,3417.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(1762.402mil,3450mil) on Top Layer And Track (1756.004mil,3482.48mil)(1787.008mil,3482.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(1762.402mil,3450mil) on Top Layer And Track (1787.008mil,3417.52mil)(1787.008mil,3482.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2887.52mil)(6047.992mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2887.52mil)(6078.996mil,2887.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2952.48mil)(6078.996mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(2295mil,1396.086mil) on Top Layer And Track (2262.52mil,1389.69mil)(2262.52mil,1420.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R11-1(2295mil,1396.086mil) on Top Layer And Track (2262.52mil,1420.692mil)(2327.48mil,1420.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(2295mil,1396.086mil) on Top Layer And Track (2327.48mil,1389.69mil)(2327.48mil,1420.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(2295mil,1321.284mil) on Top Layer And Track (2262.52mil,1296.678mil)(2262.52mil,1327.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R11-2(2295mil,1321.284mil) on Top Layer And Track (2262.52mil,1296.678mil)(2327.48mil,1296.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(2295mil,1321.284mil) on Top Layer And Track (2327.48mil,1296.678mil)(2327.48mil,1327.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(6147.402mil,2920mil) on Top Layer And Track (6141.004mil,2887.52mil)(6172.008mil,2887.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(6147.402mil,2920mil) on Top Layer And Track (6141.004mil,2952.48mil)(6172.008mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(6147.402mil,2920mil) on Top Layer And Track (6172.008mil,2887.52mil)(6172.008mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(2295mil,1857.402mil) on Top Layer And Track (2262.52mil,1851.004mil)(2262.52mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R12-1(2295mil,1857.402mil) on Top Layer And Track (2262.52mil,1882.008mil)(2327.48mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(2295mil,1857.402mil) on Top Layer And Track (2327.48mil,1851.004mil)(2327.48mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(2295mil,1782.598mil) on Top Layer And Track (2262.52mil,1757.992mil)(2262.52mil,1788.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R12-2(2295mil,1782.598mil) on Top Layer And Track (2262.52mil,1757.992mil)(2327.48mil,1757.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(2295mil,1782.598mil) on Top Layer And Track (2327.48mil,1757.992mil)(2327.48mil,1788.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1570mil,1402.402mil) on Top Layer And Track (1537.52mil,1396.004mil)(1537.52mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R13-1(1570mil,1402.402mil) on Top Layer And Track (1537.52mil,1427.008mil)(1602.48mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(1570mil,1402.402mil) on Top Layer And Track (1602.48mil,1396.004mil)(1602.48mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1570mil,1327.598mil) on Top Layer And Track (1537.52mil,1302.992mil)(1537.52mil,1333.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R13-2(1570mil,1327.598mil) on Top Layer And Track (1537.52mil,1302.992mil)(1602.48mil,1302.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(1570mil,1327.598mil) on Top Layer And Track (1602.48mil,1302.992mil)(1602.48mil,1333.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1570mil,1856.086mil) on Top Layer And Track (1537.52mil,1849.69mil)(1537.52mil,1880.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R14-1(1570mil,1856.086mil) on Top Layer And Track (1537.52mil,1880.692mil)(1602.48mil,1880.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(1570mil,1856.086mil) on Top Layer And Track (1602.48mil,1849.69mil)(1602.48mil,1880.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1570mil,1781.284mil) on Top Layer And Track (1537.52mil,1756.678mil)(1537.52mil,1787.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R14-2(1570mil,1781.284mil) on Top Layer And Track (1537.52mil,1756.678mil)(1602.48mil,1756.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(1570mil,1781.284mil) on Top Layer And Track (1602.48mil,1756.678mil)(1602.48mil,1787.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(2635mil,2847.402mil) on Top Layer And Track (2602.52mil,2841.004mil)(2602.52mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R15-1(2635mil,2847.402mil) on Top Layer And Track (2602.52mil,2872.008mil)(2667.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(2635mil,2847.402mil) on Top Layer And Track (2667.48mil,2841.004mil)(2667.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(2635mil,2772.598mil) on Top Layer And Track (2602.52mil,2747.992mil)(2602.52mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R15-2(2635mil,2772.598mil) on Top Layer And Track (2602.52mil,2747.992mil)(2667.48mil,2747.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(2635mil,2772.598mil) on Top Layer And Track (2667.48mil,2747.992mil)(2667.48mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(2470mil,2575mil) on Top Layer And Track (2437.52mil,2568.602mil)(2437.52mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R16-1(2470mil,2575mil) on Top Layer And Track (2437.52mil,2599.606mil)(2502.48mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(2470mil,2575mil) on Top Layer And Track (2502.48mil,2568.602mil)(2502.48mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(2470mil,2500.196mil) on Top Layer And Track (2437.52mil,2475.59mil)(2437.52mil,2506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R16-2(2470mil,2500.196mil) on Top Layer And Track (2437.52mil,2475.59mil)(2502.48mil,2475.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(2470mil,2500.196mil) on Top Layer And Track (2502.48mil,2475.59mil)(2502.48mil,2506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2765mil,2772.598mil) on Top Layer And Track (2732.52mil,2747.992mil)(2732.52mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R17-1(2765mil,2772.598mil) on Top Layer And Track (2732.52mil,2747.992mil)(2797.48mil,2747.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2765mil,2772.598mil) on Top Layer And Track (2797.48mil,2747.992mil)(2797.48mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2765mil,2847.402mil) on Top Layer And Track (2732.52mil,2841.004mil)(2732.52mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R17-2(2765mil,2847.402mil) on Top Layer And Track (2732.52mil,2872.008mil)(2797.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2765mil,2847.402mil) on Top Layer And Track (2797.48mil,2841.004mil)(2797.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(1927.402mil,3780mil) on Top Layer And Track (1921.004mil,3747.52mil)(1952.008mil,3747.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(1927.402mil,3780mil) on Top Layer And Track (1921.004mil,3812.48mil)(1952.008mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R18-1(1927.402mil,3780mil) on Top Layer And Track (1952.008mil,3747.52mil)(1952.008mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R18-2(1852.598mil,3780mil) on Top Layer And Track (1827.992mil,3747.52mil)(1827.992mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(1852.598mil,3780mil) on Top Layer And Track (1827.992mil,3747.52mil)(1858.996mil,3747.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(1852.598mil,3780mil) on Top Layer And Track (1827.992mil,3812.48mil)(1858.996mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(1765mil,3780mil) on Top Layer And Track (1758.602mil,3747.52mil)(1789.606mil,3747.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(1765mil,3780mil) on Top Layer And Track (1758.602mil,3812.48mil)(1789.606mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R19-1(1765mil,3780mil) on Top Layer And Track (1789.606mil,3747.52mil)(1789.606mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R19-2(1690.196mil,3780mil) on Top Layer And Track (1665.59mil,3747.52mil)(1665.59mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(1690.196mil,3780mil) on Top Layer And Track (1665.59mil,3747.52mil)(1696.594mil,3747.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(1690.196mil,3780mil) on Top Layer And Track (1665.59mil,3812.48mil)(1696.594mil,3812.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(4748.878mil,4045mil) on Top Layer And Track (4742.48mil,4012.52mil)(4773.484mil,4012.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(4748.878mil,4045mil) on Top Layer And Track (4742.48mil,4077.48mil)(4773.484mil,4077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-1(4748.878mil,4045mil) on Top Layer And Track (4773.484mil,4012.52mil)(4773.484mil,4077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-2(4674.074mil,4045mil) on Top Layer And Track (4649.468mil,4012.52mil)(4649.468mil,4077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(4674.074mil,4045mil) on Top Layer And Track (4649.468mil,4012.52mil)(4680.472mil,4012.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(4674.074mil,4045mil) on Top Layer And Track (4649.468mil,4077.48mil)(4680.472mil,4077.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-1(3672.598mil,1745mil) on Bottom Layer And Track (3647.992mil,1712.52mil)(3647.992mil,1777.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(3672.598mil,1745mil) on Bottom Layer And Track (3647.992mil,1712.52mil)(3678.996mil,1712.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(3672.598mil,1745mil) on Bottom Layer And Track (3647.992mil,1777.48mil)(3678.996mil,1777.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(4600mil,3670mil) on Bottom Layer And Track (4567.52mil,3663.602mil)(4567.52mil,3694.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R21-1(4600mil,3670mil) on Bottom Layer And Track (4567.52mil,3694.606mil)(4632.48mil,3694.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(4600mil,3670mil) on Bottom Layer And Track (4632.48mil,3663.602mil)(4632.48mil,3694.606mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(4600mil,3595.196mil) on Bottom Layer And Track (4567.52mil,3570.59mil)(4567.52mil,3601.594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R21-2(4600mil,3595.196mil) on Bottom Layer And Track (4567.52mil,3570.59mil)(4632.48mil,3570.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(4600mil,3595.196mil) on Bottom Layer And Track (4632.48mil,3570.59mil)(4632.48mil,3601.594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(3747.402mil,1745mil) on Bottom Layer And Track (3741.004mil,1712.52mil)(3772.008mil,1712.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(3747.402mil,1745mil) on Bottom Layer And Track (3741.004mil,1777.48mil)(3772.008mil,1777.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(3747.402mil,1745mil) on Bottom Layer And Track (3772.008mil,1712.52mil)(3772.008mil,1777.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(3365mil,3309.804mil) on Bottom Layer And Track (3332.52mil,3303.406mil)(3332.52mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R22-1(3365mil,3309.804mil) on Bottom Layer And Track (3332.52mil,3334.41mil)(3397.48mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(3365mil,3309.804mil) on Bottom Layer And Track (3397.48mil,3303.406mil)(3397.48mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(3365mil,3235mil) on Bottom Layer And Track (3332.52mil,3210.394mil)(3332.52mil,3241.398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R22-2(3365mil,3235mil) on Bottom Layer And Track (3332.52mil,3210.394mil)(3397.48mil,3210.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(3365mil,3235mil) on Bottom Layer And Track (3397.48mil,3210.394mil)(3397.48mil,3241.398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-1(4674.074mil,3895mil) on Top Layer And Track (4649.468mil,3862.52mil)(4649.468mil,3927.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-1(4674.074mil,3895mil) on Top Layer And Track (4649.468mil,3862.52mil)(4680.472mil,3862.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-1(4674.074mil,3895mil) on Top Layer And Track (4649.468mil,3927.48mil)(4680.472mil,3927.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-2(4748.878mil,3895mil) on Top Layer And Track (4742.48mil,3862.52mil)(4773.484mil,3862.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R23-2(4748.878mil,3895mil) on Top Layer And Track (4742.48mil,3927.48mil)(4773.484mil,3927.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-2(4748.878mil,3895mil) on Top Layer And Track (4773.484mil,3862.52mil)(4773.484mil,3927.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R24-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3427.52mil)(3055.394mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3427.52mil)(3086.398mil,3427.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3492.48mil)(3086.398mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-2(3154.804mil,3460mil) on Top Layer And Track (3148.406mil,3427.52mil)(3179.41mil,3427.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R24-2(3154.804mil,3460mil) on Top Layer And Track (3148.406mil,3492.48mil)(3179.41mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R24-2(3154.804mil,3460mil) on Top Layer And Track (3179.41mil,3427.52mil)(3179.41mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.923mil < 10mil) Between Pad R25-1(3547.43mil,3309.804mil) on Bottom Layer And Track (3514.948mil,3303.406mil)(3514.948mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R25-1(3547.43mil,3309.804mil) on Bottom Layer And Track (3514.948mil,3334.41mil)(3579.91mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-1(3547.43mil,3309.804mil) on Bottom Layer And Track (3579.91mil,3303.406mil)(3579.91mil,3334.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.923mil < 10mil) Between Pad R25-2(3547.43mil,3235mil) on Bottom Layer And Track (3514.948mil,3210.394mil)(3514.948mil,3241.398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R25-2(3547.43mil,3235mil) on Bottom Layer And Track (3514.948mil,3210.394mil)(3579.91mil,3210.394mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R25-2(3547.43mil,3235mil) on Bottom Layer And Track (3579.91mil,3210.394mil)(3579.91mil,3241.398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(4140mil,4737.598mil) on Top Layer And Track (4107.52mil,4712.992mil)(4107.52mil,4743.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R26-1(4140mil,4737.598mil) on Top Layer And Track (4107.52mil,4712.992mil)(4172.48mil,4712.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-1(4140mil,4737.598mil) on Top Layer And Track (4172.48mil,4712.992mil)(4172.48mil,4743.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(4140mil,4812.402mil) on Top Layer And Track (4107.52mil,4806.004mil)(4107.52mil,4837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R26-2(4140mil,4812.402mil) on Top Layer And Track (4107.52mil,4837.008mil)(4172.48mil,4837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R26-2(4140mil,4812.402mil) on Top Layer And Track (4172.48mil,4806.004mil)(4172.48mil,4837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-1(3625mil,2575mil) on Bottom Layer And Track (3600.394mil,2542.52mil)(3600.394mil,2607.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(3625mil,2575mil) on Bottom Layer And Track (3600.394mil,2542.52mil)(3631.398mil,2542.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(3625mil,2575mil) on Bottom Layer And Track (3600.394mil,2607.48mil)(3631.398mil,2607.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(3699.804mil,2575mil) on Bottom Layer And Track (3693.406mil,2542.52mil)(3724.41mil,2542.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(3699.804mil,2575mil) on Bottom Layer And Track (3693.406mil,2607.48mil)(3724.41mil,2607.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-2(3699.804mil,2575mil) on Bottom Layer And Track (3724.41mil,2542.52mil)(3724.41mil,2607.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.837mil < 10mil) Between Pad R4-1(3625mil,2705mil) on Bottom Layer And Text "R3" (3658mil,2632mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(3625mil,2705mil) on Bottom Layer And Track (3600.394mil,2672.52mil)(3600.394mil,2737.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(3625mil,2705mil) on Bottom Layer And Track (3600.394mil,2672.52mil)(3631.398mil,2672.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(3625mil,2705mil) on Bottom Layer And Track (3600.394mil,2737.48mil)(3631.398mil,2737.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(3699.804mil,2705mil) on Bottom Layer And Track (3693.406mil,2672.52mil)(3724.41mil,2672.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(3699.804mil,2705mil) on Bottom Layer And Track (3693.406mil,2737.48mil)(3724.41mil,2737.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(3699.804mil,2705mil) on Bottom Layer And Track (3724.41mil,2672.52mil)(3724.41mil,2737.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mil < 10mil) Between Pad R5-1(3625mil,2825mil) on Bottom Layer And Text "R4" (3658.402mil,2761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-1(3625mil,2825mil) on Bottom Layer And Track (3600.394mil,2792.52mil)(3600.394mil,2857.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(3625mil,2825mil) on Bottom Layer And Track (3600.394mil,2792.52mil)(3631.398mil,2792.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(3625mil,2825mil) on Bottom Layer And Track (3600.394mil,2857.48mil)(3631.398mil,2857.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(3699.804mil,2825mil) on Bottom Layer And Track (3693.406mil,2792.52mil)(3724.41mil,2792.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(3699.804mil,2825mil) on Bottom Layer And Track (3693.406mil,2857.48mil)(3724.41mil,2857.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-2(3699.804mil,2825mil) on Bottom Layer And Track (3724.41mil,2792.52mil)(3724.41mil,2857.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-1(3297.598mil,2270mil) on Bottom Layer And Track (3272.992mil,2237.52mil)(3272.992mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(3297.598mil,2270mil) on Bottom Layer And Track (3272.992mil,2237.52mil)(3303.996mil,2237.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(3297.598mil,2270mil) on Bottom Layer And Track (3272.992mil,2302.48mil)(3303.996mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(3372.402mil,2270mil) on Bottom Layer And Track (3366.004mil,2237.52mil)(3397.008mil,2237.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(3372.402mil,2270mil) on Bottom Layer And Track (3366.004mil,2302.48mil)(3397.008mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-2(3372.402mil,2270mil) on Bottom Layer And Track (3397.008mil,2237.52mil)(3397.008mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-1(3827.598mil,2135mil) on Bottom Layer And Track (3802.992mil,2102.52mil)(3802.992mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(3827.598mil,2135mil) on Bottom Layer And Track (3802.992mil,2102.52mil)(3833.996mil,2102.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(3827.598mil,2135mil) on Bottom Layer And Track (3802.992mil,2167.48mil)(3833.996mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(3902.402mil,2135mil) on Bottom Layer And Track (3896.004mil,2102.52mil)(3927.008mil,2102.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(3902.402mil,2135mil) on Bottom Layer And Track (3896.004mil,2167.48mil)(3927.008mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(3902.402mil,2135mil) on Bottom Layer And Track (3927.008mil,2102.52mil)(3927.008mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(3372.402mil,2135mil) on Bottom Layer And Track (3366.004mil,2102.52mil)(3397.008mil,2102.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(3372.402mil,2135mil) on Bottom Layer And Track (3366.004mil,2167.48mil)(3397.008mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-1(3372.402mil,2135mil) on Bottom Layer And Track (3397.008mil,2102.52mil)(3397.008mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-2(3297.598mil,2135mil) on Bottom Layer And Track (3272.992mil,2102.52mil)(3272.992mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(3297.598mil,2135mil) on Bottom Layer And Track (3272.992mil,2102.52mil)(3303.996mil,2102.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(3297.598mil,2135mil) on Bottom Layer And Track (3272.992mil,2167.48mil)(3303.996mil,2167.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(3902.402mil,2270mil) on Bottom Layer And Track (3896.004mil,2237.52mil)(3927.008mil,2237.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(3902.402mil,2270mil) on Bottom Layer And Track (3896.004mil,2302.48mil)(3927.008mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-1(3902.402mil,2270mil) on Bottom Layer And Track (3927.008mil,2237.52mil)(3927.008mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(3827.598mil,2270mil) on Bottom Layer And Track (3802.992mil,2237.52mil)(3802.992mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(3827.598mil,2270mil) on Bottom Layer And Track (3802.992mil,2237.52mil)(3833.996mil,2237.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(3827.598mil,2270mil) on Bottom Layer And Track (3802.992mil,2302.48mil)(3833.996mil,2302.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2437.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2415mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2437.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2735mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2712.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2735mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2712.5mil,1302.5mil) on Multi-Layer And Track (2735mil,1260mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2437.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1260mil)(2415mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2437.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1520mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2712.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1520mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2712.5mil,1477.5mil) on Multi-Layer And Track (2735mil,1260mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2437.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2415mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2437.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2735mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2712.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2735mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2712.5mil,1757.5mil) on Multi-Layer And Track (2735mil,1715mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2437.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1715mil)(2415mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2437.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1975mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2712.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1975mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2712.5mil,1932.5mil) on Multi-Layer And Track (2735mil,1715mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1717.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(1695mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1717.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(2015mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1992.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(2015mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1992.5mil,1317.5mil) on Multi-Layer And Track (2015mil,1275mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1717.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1275mil)(1695mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1717.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1535mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1992.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1535mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1992.5mil,1492.5mil) on Multi-Layer And Track (2015mil,1275mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1717.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(1695mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1717.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(2015mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1992.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(2015mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1992.5mil,1762.5mil) on Multi-Layer And Track (2015mil,1720mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1717.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1720mil)(1695mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1717.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1980mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1992.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1980mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1992.5mil,1937.5mil) on Multi-Layer And Track (2015mil,1720mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-1(2875mil,3355mil) on Top Layer And Track (2820mil,3350mil)(2830mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-1(2875mil,3355mil) on Top Layer And Track (2920mil,3350mil)(2930mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3475mil)(2930mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3480mil)(2930mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3530mil)(2830mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2920mil,3530mil)(2930mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4750.062mil,3240mil)(4750.062mil,3300.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.027mil < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4750.062mil,3240mil)(4770.078mil,3219.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.062mil < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4750.062mil,3300.048mil)(4770mil,3319.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.115mil < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4830.078mil,3319.984mil)(4850.062mil,3300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.081mil < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4830mil,3219.984mil)(4850.062mil,3240.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-1(4800mil,3270mil) on Multi-Layer And Track (4850.062mil,3240.048mil)(4850.062mil,3300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-10(4800mil,2370mil) on Multi-Layer And Track (4750.062mil,2340mil)(4750.062mil,2400.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-10(4800mil,2370mil) on Multi-Layer And Track (4850.062mil,2340.048mil)(4850.062mil,2400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-11(4800mil,2270mil) on Multi-Layer And Track (4750.062mil,2240mil)(4750.062mil,2300.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-11(4800mil,2270mil) on Multi-Layer And Track (4850.062mil,2240.048mil)(4850.062mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-12(4800mil,2170mil) on Multi-Layer And Track (4750.062mil,2140mil)(4750.062mil,2200.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-12(4800mil,2170mil) on Multi-Layer And Track (4850.062mil,2140.048mil)(4850.062mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-13(4800mil,2070mil) on Multi-Layer And Track (4750.062mil,2040mil)(4750.062mil,2100.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-13(4800mil,2070mil) on Multi-Layer And Track (4850.062mil,2040.048mil)(4850.062mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-14(4800mil,1970mil) on Multi-Layer And Track (4750.062mil,1940mil)(4750.062mil,2000.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-14(4800mil,1970mil) on Multi-Layer And Track (4850.062mil,1940.048mil)(4850.062mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-15(4800mil,1870mil) on Multi-Layer And Track (4750.062mil,1840mil)(4750.062mil,1900.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-15(4800mil,1870mil) on Multi-Layer And Track (4850.062mil,1840.048mil)(4850.062mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-16(4800mil,1770mil) on Multi-Layer And Track (4750.062mil,1740mil)(4750.062mil,1800.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-16(4800mil,1770mil) on Multi-Layer And Track (4850.062mil,1740.048mil)(4850.062mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-17(4800mil,1670mil) on Multi-Layer And Track (4750.062mil,1640mil)(4750.062mil,1700.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-17(4800mil,1670mil) on Multi-Layer And Track (4850.062mil,1640.048mil)(4850.062mil,1700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-18(4800mil,1570mil) on Multi-Layer And Track (4750.062mil,1540mil)(4750.062mil,1600.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-18(4800mil,1570mil) on Multi-Layer And Track (4850.062mil,1540.048mil)(4850.062mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-19(4800mil,1470mil) on Multi-Layer And Track (4750.062mil,1440mil)(4750.062mil,1500.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-19(4800mil,1470mil) on Multi-Layer And Track (4850.062mil,1440.048mil)(4850.062mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-2(4800mil,3170mil) on Multi-Layer And Track (4750.062mil,3140mil)(4750.062mil,3200.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-2(4800mil,3170mil) on Multi-Layer And Track (4850.062mil,3140.048mil)(4850.062mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-20(4800mil,1370mil) on Multi-Layer And Track (4750.062mil,1340mil)(4750.062mil,1400.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-20(4800mil,1370mil) on Multi-Layer And Track (4850.062mil,1340.048mil)(4850.062mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4115.062mil,3240mil)(4115.062mil,3300.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.027mil < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4115.062mil,3240mil)(4135.078mil,3219.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.062mil < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4115.062mil,3300.048mil)(4135mil,3319.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.115mil < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4195.078mil,3319.984mil)(4215.062mil,3300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.081mil < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4195mil,3219.984mil)(4215.062mil,3240.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.081mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-21(4165mil,3270mil) on Multi-Layer And Track (4215.062mil,3240.048mil)(4215.062mil,3300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-22(4165mil,3170mil) on Multi-Layer And Track (4115.062mil,3140mil)(4115.062mil,3200.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-22(4165mil,3170mil) on Multi-Layer And Track (4215.062mil,3140.048mil)(4215.062mil,3200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-23(4165mil,3070mil) on Multi-Layer And Track (4115.062mil,3040mil)(4115.062mil,3100.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-23(4165mil,3070mil) on Multi-Layer And Track (4215.062mil,3040.048mil)(4215.062mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-24(4165mil,2970mil) on Multi-Layer And Track (4115.062mil,2940mil)(4115.062mil,3000.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-24(4165mil,2970mil) on Multi-Layer And Track (4215.062mil,2940.048mil)(4215.062mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-25(4165mil,2870mil) on Multi-Layer And Track (4115.062mil,2840mil)(4115.062mil,2900.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-25(4165mil,2870mil) on Multi-Layer And Track (4215.062mil,2840.048mil)(4215.062mil,2900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-26(4165mil,2770mil) on Multi-Layer And Track (4115.062mil,2740mil)(4115.062mil,2800.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-26(4165mil,2770mil) on Multi-Layer And Track (4215.062mil,2740.048mil)(4215.062mil,2800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-27(4165mil,2670mil) on Multi-Layer And Track (4115.062mil,2640mil)(4115.062mil,2700.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-27(4165mil,2670mil) on Multi-Layer And Track (4215.062mil,2640.048mil)(4215.062mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-28(4165mil,2570mil) on Multi-Layer And Track (4115.062mil,2540mil)(4115.062mil,2600.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-28(4165mil,2570mil) on Multi-Layer And Track (4215.062mil,2540.048mil)(4215.062mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-29(4165mil,2470mil) on Multi-Layer And Track (4115.062mil,2440mil)(4115.062mil,2500.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-29(4165mil,2470mil) on Multi-Layer And Track (4215.062mil,2440.048mil)(4215.062mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-3(4800mil,3070mil) on Multi-Layer And Track (4750.062mil,3040mil)(4750.062mil,3100.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-3(4800mil,3070mil) on Multi-Layer And Track (4850.062mil,3040.048mil)(4850.062mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-30(4165mil,2370mil) on Multi-Layer And Track (4115.062mil,2340mil)(4115.062mil,2400.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-30(4165mil,2370mil) on Multi-Layer And Track (4215.062mil,2340.048mil)(4215.062mil,2400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-31(4165mil,2270mil) on Multi-Layer And Track (4115.062mil,2240mil)(4115.062mil,2300.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-31(4165mil,2270mil) on Multi-Layer And Track (4215.062mil,2240.048mil)(4215.062mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-32(4165mil,2170mil) on Multi-Layer And Track (4115.062mil,2140mil)(4115.062mil,2200.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-32(4165mil,2170mil) on Multi-Layer And Track (4215.062mil,2140.048mil)(4215.062mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-33(4165mil,2070mil) on Multi-Layer And Track (4115.062mil,2040mil)(4115.062mil,2100.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-33(4165mil,2070mil) on Multi-Layer And Track (4215.062mil,2040.048mil)(4215.062mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-34(4165mil,1970mil) on Multi-Layer And Track (4115.062mil,1940mil)(4115.062mil,2000.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-34(4165mil,1970mil) on Multi-Layer And Track (4215.062mil,1940.048mil)(4215.062mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-35(4165mil,1870mil) on Multi-Layer And Track (4115.062mil,1840mil)(4115.062mil,1900.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-35(4165mil,1870mil) on Multi-Layer And Track (4215.062mil,1840.048mil)(4215.062mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-36(4165mil,1770mil) on Multi-Layer And Track (4115.062mil,1740mil)(4115.062mil,1800.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-36(4165mil,1770mil) on Multi-Layer And Track (4215.062mil,1740.048mil)(4215.062mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-37(4165mil,1670mil) on Multi-Layer And Track (4115.062mil,1640mil)(4115.062mil,1700.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-37(4165mil,1670mil) on Multi-Layer And Track (4215.062mil,1640.048mil)(4215.062mil,1700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-38(4165mil,1570mil) on Multi-Layer And Track (4115.062mil,1540mil)(4115.062mil,1600.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-38(4165mil,1570mil) on Multi-Layer And Track (4215.062mil,1540.048mil)(4215.062mil,1600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-39(4165mil,1470mil) on Multi-Layer And Track (4115.062mil,1440mil)(4115.062mil,1500.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-39(4165mil,1470mil) on Multi-Layer And Track (4215.062mil,1440.048mil)(4215.062mil,1500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-4(4800mil,2970mil) on Multi-Layer And Track (4750.062mil,2940mil)(4750.062mil,3000.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-4(4800mil,2970mil) on Multi-Layer And Track (4850.062mil,2940.048mil)(4850.062mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-40(4165mil,1370mil) on Multi-Layer And Track (4115.062mil,1340mil)(4115.062mil,1400.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-40(4165mil,1370mil) on Multi-Layer And Track (4215.062mil,1340.048mil)(4215.062mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-5(4800mil,2870mil) on Multi-Layer And Track (4750.062mil,2840mil)(4750.062mil,2900.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-5(4800mil,2870mil) on Multi-Layer And Track (4850.062mil,2840.048mil)(4850.062mil,2900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-6(4800mil,2770mil) on Multi-Layer And Track (4750.062mil,2740mil)(4750.062mil,2800.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-6(4800mil,2770mil) on Multi-Layer And Track (4850.062mil,2740.048mil)(4850.062mil,2800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-7(4800mil,2670mil) on Multi-Layer And Track (4750.062mil,2640mil)(4750.062mil,2700.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-7(4800mil,2670mil) on Multi-Layer And Track (4850.062mil,2640.048mil)(4850.062mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-8(4800mil,2570mil) on Multi-Layer And Track (4750.062mil,2540mil)(4750.062mil,2600.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-8(4800mil,2570mil) on Multi-Layer And Track (4850.062mil,2540.048mil)(4850.062mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-9(4800mil,2470mil) on Multi-Layer And Track (4750.062mil,2440mil)(4750.062mil,2500.048mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-9(4800mil,2470mil) on Multi-Layer And Track (4850.062mil,2440.048mil)(4850.062mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-1(3740mil,4815mil) on Multi-Layer And Track (3565mil,4735mil)(3715mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-1(3740mil,4815mil) on Multi-Layer And Track (3765mil,4735mil)(3880mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-2(3540mil,4815mil) on Multi-Layer And Track (3400mil,4735mil)(3515mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-2(3540mil,4815mil) on Multi-Layer And Track (3565mil,4735mil)(3715mil,4735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(5735mil,2345mil) on Top Layer And Track (5561.772mil,2215.078mil)(5805.866mil,2215.078mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(5735mil,2345mil) on Top Layer And Track (5561.772mil,2474.922mil)(5805.866mil,2474.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.924mil < 10mil) Between Pad U3-1(3770mil,1861.93mil) on Top Layer And Track (3788.504mil,1825.118mil)(3800.906mil,1825.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.924mil < 10mil) Between Pad U3-4(3620mil,1861.93mil) on Top Layer And Track (3589.094mil,1825.118mil)(3601.496mil,1825.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.924mil < 10mil) Between Pad U3-5(3620mil,1578.07mil) on Top Layer And Track (3589.094mil,1614.882mil)(3601.496mil,1614.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.924mil < 10mil) Between Pad U3-8(3770mil,1578.07mil) on Top Layer And Track (3788.504mil,1614.882mil)(3800.906mil,1614.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-16(3493.7mil,2400mil) on Multi-Layer And Text "D6" (3479mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-1(4945mil,4210mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-2(4945mil,4110mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-3(4945mil,4010mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-4(4945mil,3910mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(5245mil,3910mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-6(5245mil,4010mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-7(5245mil,4110mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-8(5245mil,4210mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :503

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.221mil < 10mil) Between Arc (1805mil,3975mil) on Top Overlay And Text "1" (1754mil,4046.26mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (7.882mil < 10mil) Between Arc (1805mil,3975mil) on Top Overlay And Text "3" (1863mil,4050mil) on Top Overlay Silk Text to Silk Clearance [7.882mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3090mil,2220mil) on Top Overlay And Text "Q2" (3121mil,2072mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.22mil < 10mil) Between Arc (3145mil,3235mil) on Top Overlay And Text "1" (3073.74mil,3184mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (7.882mil < 10mil) Between Arc (3145mil,3235mil) on Top Overlay And Text "3" (3070mil,3293mil) on Top Overlay Silk Text to Silk Clearance [7.882mil]
   Violation between Silk To Silk Clearance Constraint: (9.221mil < 10mil) Between Arc (3230mil,1940mil) on Top Overlay And Text "1" (3158.74mil,1889mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (7.882mil < 10mil) Between Arc (3230mil,1940mil) on Top Overlay And Text "3" (3155mil,1998mil) on Top Overlay Silk Text to Silk Clearance [7.882mil]
   Violation between Silk To Silk Clearance Constraint: (9.221mil < 10mil) Between Arc (3460mil,1940mil) on Top Overlay And Text "1" (3388.74mil,1889mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (7.882mil < 10mil) Between Arc (3460mil,1940mil) on Top Overlay And Text "3" (3385mil,1998mil) on Top Overlay Silk Text to Silk Clearance [7.882mil]
   Violation between Silk To Silk Clearance Constraint: (6.05mil < 10mil) Between Arc (6411.102mil,2660mil) on Top Overlay And Text "d1" (6432mil,2455mil) on Top Overlay Silk Text to Silk Clearance [6.05mil]
   Violation between Silk To Silk Clearance Constraint: (7.943mil < 10mil) Between Text "1" (1845mil,4931.206mil) on Top Overlay And Track (1835mil,4904.938mil)(1895.048mil,4904.938mil) on Top Overlay Silk Text to Silk Clearance [7.944mil]
   Violation between Silk To Silk Clearance Constraint: (7.943mil < 10mil) Between Text "2" (1745mil,4948.075mil) on Top Overlay And Track (1735mil,4904.938mil)(1795.048mil,4904.938mil) on Top Overlay Silk Text to Silk Clearance [7.944mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2959.964mil,1485.72mil)(2959.964mil,1700.288mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2959.964mil,1485.72mil)(2971.776mil,1473.91mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2971.776mil,1473.91mil)(3067.248mil,1473.91mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (3479mil,2347mil) on Top Overlay And Track (3525mil,2365.158mil)(3775mil,2365.158mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.436mil < 10mil) Between Text "R3" (3658mil,2632mil) on Bottom Overlay And Track (3600.394mil,2672.52mil)(3600.394mil,2737.48mil) on Bottom Overlay Silk Text to Silk Clearance [2.436mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (3658mil,2632mil) on Bottom Overlay And Track (3600.394mil,2672.52mil)(3631.398mil,2672.52mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3658.402mil,2761mil) on Bottom Overlay And Track (3600.394mil,2792.52mil)(3600.394mil,2857.48mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3658.402mil,2761mil) on Bottom Overlay And Track (3600.394mil,2792.52mil)(3631.398mil,2792.52mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.972mil < 10mil) Between Text "R4" (3658.402mil,2761mil) on Bottom Overlay And Track (3656.496mil,2803.346mil)(3668.308mil,2803.346mil) on Bottom Overlay Silk Text to Silk Clearance [1.972mil]
   Violation between Silk To Silk Clearance Constraint: (6.645mil < 10mil) Between Text "R7" (3861mil,2191mil) on Bottom Overlay And Track (3802.992mil,2237.52mil)(3802.992mil,2302.48mil) on Bottom Overlay Silk Text to Silk Clearance [6.645mil]
   Violation between Silk To Silk Clearance Constraint: (6.645mil < 10mil) Between Text "R7" (3861mil,2191mil) on Bottom Overlay And Track (3802.992mil,2237.52mil)(3833.996mil,2237.52mil) on Bottom Overlay Silk Text to Silk Clearance [6.645mil]
   Violation between Silk To Silk Clearance Constraint: (6.815mil < 10mil) Between Text "R8" (3331mil,2192mil) on Bottom Overlay And Track (3272.992mil,2237.52mil)(3272.992mil,2302.48mil) on Bottom Overlay Silk Text to Silk Clearance [6.815mil]
   Violation between Silk To Silk Clearance Constraint: (4.979mil < 10mil) Between Text "R8" (3331mil,2192mil) on Bottom Overlay And Track (3272.992mil,2237.52mil)(3303.996mil,2237.52mil) on Bottom Overlay Silk Text to Silk Clearance [4.979mil]
Rule Violations :25

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 557
Waived Violations : 0
Time Elapsed        : 00:00:03