/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [28:0] _00_;
  reg [16:0] _01_;
  wire [6:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [26:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _03_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_3z[8:6], celloutsig_1_2z[3:1] };
  assign _02_[6:1] = _03_;
  assign celloutsig_1_10z = celloutsig_1_3z[12] | in_data[113];
  assign celloutsig_1_13z = celloutsig_1_4z | celloutsig_1_3z[7];
  assign celloutsig_1_0z = in_data[174] | in_data[133];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 17'h00000;
    else _01_ <= in_data[116:100];
  reg [14:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 15'h0000;
    else _08_ <= { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z };
  assign _00_[27:13] = _08_;
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _09_ <= 3'h0;
    else _09_ <= _00_[19:17];
  assign _00_[9:7] = _09_;
  assign celloutsig_1_3z = _01_[16:1] / { 1'h1, in_data[171:157] };
  assign celloutsig_0_3z = celloutsig_0_0z[5:0] > { in_data[18:17], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z } > { celloutsig_0_5z[5:3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2:0], _01_, celloutsig_1_5z } || { celloutsig_1_3z[11:7], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[44:20] || in_data[79:55];
  assign celloutsig_0_6z = in_data[35:28] || celloutsig_0_0z[9:2];
  assign celloutsig_0_10z = celloutsig_0_9z & ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z[2] & ~(in_data[27]);
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_13z } % { 1'h1, celloutsig_0_5z[5:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z[3:1], 1'h0, celloutsig_1_2z[3:1], 1'h0 } != celloutsig_1_3z[13:5];
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z } != { celloutsig_0_5z[5:3], celloutsig_0_4z };
  assign celloutsig_0_7z = { in_data[58:50], celloutsig_0_4z } !== in_data[15:6];
  assign celloutsig_0_2z = in_data[50:46] !== celloutsig_0_0z[7:3];
  assign celloutsig_0_9z = | in_data[34:28];
  assign celloutsig_0_29z = | celloutsig_0_25z[14:12];
  assign celloutsig_1_5z = ^ { in_data[148:146], celloutsig_1_3z };
  assign celloutsig_1_12z = ^ celloutsig_1_8z[5:2];
  assign celloutsig_0_11z = ^ { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[10:4] >> in_data[62:56];
  assign celloutsig_0_18z = { celloutsig_0_5z[5:0], celloutsig_0_15z } >> celloutsig_0_5z;
  assign celloutsig_0_30z = { celloutsig_0_0z[5], celloutsig_0_4z, celloutsig_0_8z } >> celloutsig_0_20z[4:2];
  assign celloutsig_1_9z = { in_data[190:186], celloutsig_1_4z, celloutsig_1_7z } <<< { _01_[14:9], celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_9z[4:0] <<< celloutsig_1_11z[4:0];
  assign celloutsig_1_19z = { in_data[113:110], celloutsig_1_12z, celloutsig_1_13z } <<< { celloutsig_1_4z, celloutsig_1_18z };
  assign celloutsig_0_13z = { celloutsig_0_0z[8:7], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z } <<< { in_data[19:16], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_11z = celloutsig_1_9z[5:0] ~^ { celloutsig_1_9z[4:2], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[35:24] ^ in_data[11:0];
  assign celloutsig_0_25z = { celloutsig_0_18z, _00_[9:7], _00_[27:13], celloutsig_0_12z, celloutsig_0_2z } ^ in_data[63:37];
  assign celloutsig_0_8z = ~((in_data[28] & in_data[27]) | celloutsig_0_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_13z[0]) | celloutsig_0_8z);
  assign celloutsig_1_2z[3:1] = in_data[161:159] ^ _01_[12:10];
  assign { celloutsig_1_8z[3:1], celloutsig_1_8z[4], celloutsig_1_8z[8:5] } = { celloutsig_1_2z[3:1], celloutsig_1_7z, _02_[5:2] } & { _02_[3:1], _02_[4], celloutsig_1_3z[13], celloutsig_1_0z, _02_[6:5] };
  assign { _00_[28], _00_[6:0] } = { celloutsig_0_15z, celloutsig_0_5z };
  assign _02_[0] = 1'h0;
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_8z[0] = 1'h0;
  assign { out_data[132:128], out_data[101:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
