Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 13 14:07:43 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pingpong_music_Top_control_sets_placed.rpt
| Design       : pingpong_music_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      6 |            1 |
|      9 |            1 |
|     13 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------------+------------------+----------------+
|  M1/C2/clk           | M1/address[16]_i_2_n_0 |                        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                        | M1/C2/count[5]_i_1_n_0 |                2 |              6 |
|  M1/C2/clk           |                        |                        |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG |                        |                        |                5 |             13 |
|  M1/C2/clk           | M1/address[16]_i_2_n_0 | M1/address[16]_i_1_n_0 |                4 |             16 |
+----------------------+------------------------+------------------------+------------------+----------------+


