// Seed: 3309433724
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2
);
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  assign id_7 = id_15;
  always id_13 = id_4;
  assign id_8 = -1'b0;
  wire id_25 = id_19;
  logic [1 : -1] id_26;
  ;
  wire [1 : -1] id_27;
endmodule
module module_1 #(
    parameter id_2 = 32'd0
) (
    input tri1 id_0,
    output supply1 id_1,
    output uwire _id_2,
    output supply1 id_3,
    input wand id_4
);
  logic [1 'b0 : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_18 = 0;
endmodule
