module sram_16x8(clk,d,a,wen,q);
input clk,wen;
input[7:0]d;
input[3:0]a;
output reg[7:0]q;
reg[7:0]mem[15:0];
always@(posedge clk)
begin
if(wen==1)
mem[a]<=d;
else
q<=mem[a];
end
endmodule
