# Processor Arquitecture Project

Project done for the subject Processor Architecture of the MsC MIRI in High Performance Computing for Universitat Polit√®cnica de Catalunya.

# Objectives of the project

To implement a fully functional pipelined processor using RISC-V ISA.
