<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\rosar\Documents\M1_ExtRam\synthesis\synlog\M1Proc_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>M1Proc|SYSCLK</data>
<data>100.0 MHz</data>
<data>38.7 MHz</data>
<data>-15.869</data>
</row>
<row>
<data>M1Proc|TCK</data>
<data>100.0 MHz</data>
<data>146.4 MHz</data>
<data>3.172</data>
</row>
<row>
<data>ResetSyNC|UDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>39.6 MHz</data>
<data>-7.623</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>43.0 MHz</data>
<data>-13.236</data>
</row>
</report_table>
