// Seed: 1186751601
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  tri0 id_5;
  assign module_2.id_7 = 0;
  tri1 id_6 = id_5 !== id_5;
endmodule
module module_1 (
    input wire  id_0,
    input tri   id_1,
    input uwire id_2,
    input wand  id_3,
    input wand  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
  wire id_7, id_8;
  wire id_9, id_10;
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output wire id_7,
    output tri1 id_8,
    output tri id_9,
    output wire id_10,
    output wor id_11
    , id_55,
    output wire id_12,
    output supply0 id_13,
    input tri1 id_14,
    output wire id_15,
    input supply0 id_16,
    output supply0 id_17,
    output wire id_18,
    input wand id_19,
    output wand id_20
    , id_56,
    input wand id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wand id_24,
    input wand id_25,
    output tri id_26,
    input tri id_27,
    input supply0 id_28,
    output wor id_29,
    output tri id_30,
    input wor id_31,
    output uwire id_32,
    input uwire id_33,
    output wand id_34,
    input tri0 id_35,
    input wor id_36,
    output supply1 id_37,
    input tri0 id_38,
    input wand id_39
    , id_57,
    input wire id_40,
    output supply1 id_41,
    input uwire id_42,
    input supply1 id_43,
    output wand id_44,
    output tri1 id_45,
    input uwire id_46,
    output wire id_47,
    input uwire id_48,
    input wand id_49,
    input wor id_50,
    input uwire id_51,
    output tri id_52
    , id_58,
    input wand id_53
);
  wire id_59;
  module_0 modCall_1 (
      id_58,
      id_59,
      id_55
  );
endmodule
