<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\charbuf\charbuf.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\charbuf_80x60\charbuf_mono_80x60.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\demo.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\display480p.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\dvi_tx\dvi_tx.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\gowin_prom\gowin_prom.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\rom_font_1bit\rom_font_1bit.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\top.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\uart_rx.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\uart_tx.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\shift_register.v<br>
C:\Users\Petr\Documents\FPGA\projectSOC\alfaCopy(2)CopyCopy\BitmapFramebuffer\src\charbuf_uart\charbuf_uart.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 26 04:48:17 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.298s, Peak memory usage = 474.828MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.09s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 474.828MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 474.828MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.509s, Peak memory usage = 474.828MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 474.828MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 474.828MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 474.828MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>212</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>315</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>200</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>137</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>462(325 LUT, 137 ALU) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>212 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>212 / 15750</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 46</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>display_inst/vsync_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>display_inst/vsync_s0/Q </td>
</tr>
<tr>
<td>text_to_VGA/counter[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter_1_s0/Q </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>dvi_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.3</td>
<td>0.000</td>
<td>6.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvi_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>25.0(MHz)</td>
<td>128.9(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>display_inst/vsync_Z</td>
<td>100.0(MHz)</td>
<td>794.9(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>text_to_VGA/counter[1]</td>
<td>100.0(MHz)</td>
<td>293.1(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/n41_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_inst/vsync_Z[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n41_s3/I1</td>
</tr>
<tr>
<td>5.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n41_s3/F</td>
</tr>
<tr>
<td>6.029</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/counter_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>display_inst/vsync_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text_to_VGA/counter_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 53.936%; route: 0.237, 23.032%; tC2Q: 0.237, 23.032%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_inst/vsync_Z[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>display_inst/vsync_Z</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>display_inst/vsync_s0/Q</td>
</tr>
<tr>
<td>35.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>180</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.862</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>40.827</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td>40.792</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.237, 100.000%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/init_idx_2_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>text_to_VGA/init_idx_2_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n439_s8/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>1.812</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>2.049</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>2.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n404_s6/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n404_s6/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/col_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/col_1_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text_to_VGA/col_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.960, 58.040%; route: 1.185, 35.090%; tC2Q: 0.232, 6.870%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/init_idx_2_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>text_to_VGA/init_idx_2_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n439_s8/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>1.812</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>2.049</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>2.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n402_s6/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n402_s6/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/col_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/col_3_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text_to_VGA/col_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.960, 58.040%; route: 1.185, 35.090%; tC2Q: 0.232, 6.870%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>text_to_VGA/init_idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text_to_VGA/col_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>text_to_VGA/counter[1][R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/init_idx_2_s0/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>text_to_VGA/init_idx_2_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n439_s8/I1</td>
</tr>
<tr>
<td>1.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>text_to_VGA/n439_s8/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s10/I3</td>
</tr>
<tr>
<td>1.812</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>text_to_VGA/n399_s10/F</td>
</tr>
<tr>
<td>2.049</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n399_s9/I0</td>
</tr>
<tr>
<td>2.566</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>text_to_VGA/n399_s9/F</td>
</tr>
<tr>
<td>2.803</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n401_s6/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/n401_s6/F</td>
</tr>
<tr>
<td>3.557</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>text_to_VGA/col_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>text_to_VGA/counter[1]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>text_to_VGA/counter_1_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text_to_VGA/col_4_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text_to_VGA/col_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.960, 58.040%; route: 1.185, 35.090%; tC2Q: 0.232, 6.870%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
