;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, -802
	ADD @127, 800
	CMP @71, 220
	JMP -7, @-420
	ADD @127, 800
	DJN -1, @-20
	DJN -1, @-20
	SUB @820, 6
	ADD @71, 220
	JMP -7, @-420
	SUB @127, 106
	SUB -7, <-420
	SPL 0, <-2
	MOV -7, <-20
	ADD 100, 9
	SUB @127, 106
	MOV 200, <20
	ADD 700, 209
	SUB @70, 220
	SUB @70, 220
	ADD @0, @20
	ADD 100, 9
	ADD 100, 9
	SUB 1, 0
	SUB @127, 100
	SUB @0, @20
	SUB @127, 106
	SUB 230, -108
	CMP 230, -108
	SUB @127, 106
	SUB @127, 106
	ADD 700, 209
	ADD 700, 209
	SUB @70, 220
	SUB 1, 0
	SUB @70, 220
	SPL 0, 90
	SUB @0, @20
	SPL 0, <-2
	SUB @129, 103
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
