# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/ec67/hdl" --include "../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/02c8/hdl/verilog" --include "../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/b193/hdl" --include "../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/4903" --include "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../hdmi_test.ip_user_files/bd/BD/ip/BD_processing_system7_0_0/sim/BD_processing_system7_0_0.v" \
"../../../../hdmi_test.ip_user_files/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0_clk_wiz.v" \
"../../../../hdmi_test.ip_user_files/bd/BD/ip/BD_clk_wiz_0_0/BD_clk_wiz_0_0.v" \
"../../../../hdmi_test.ip_user_files/bd/BD/sim/BD.v" \
"../../../../../../Users/WzyNoEmo/Desktop/my_ip/breath_led/breath_led.srcs/sources_1/new/breath_led.v" \
"../../../../hdmi_test.ip_user_files/bd/BD/ip/BD_breath_led_0_0/sim/BD_breath_led_0_0.v" \
"../../../../../../Users/WzyNoEmo/Desktop/my_ip/timing_gen/timing_gen.srcs/sources_1/new/timing_gen.v" \
"../../../../hdmi_test.ip_user_files/bd/BD/ip/BD_timing_gen_0_0/sim/BD_timing_gen_0_0.v" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/hdl/BD_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
