Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 18 13:00:50 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    45 |
| Unused register locations in slices containing registers |   250 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             320 |          141 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]_repN_7              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]                   | reset_cond/Q[0]_repN                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/E[0]                                    | reset_cond/Q[0]_repN_7              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/E[0]                                    | reset_cond/Q[0]_repN_2              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_11[0]                  | reset_cond/Q[0]_repN_7              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN_8              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_1_n_0  | reset_cond/Q[0]_repN_1              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN_2              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN_7              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN                |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]_repN_2              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]                   | reset_cond/Q[0]_repN_1              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_12[0]                  | reset_cond/Q[0]_repN                |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_12[0]                  | reset_cond/Q[0]_repN_7              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]_repN_1              |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]_repN_7              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_8[0]                   | reset_cond/Q[0]_repN_7              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]                   | reset_cond/Q[0]_repN                |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]_repN_1              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_11[0]                  | reset_cond/Q[0]_repN_1              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_12[0]                  | reset_cond/Q[0]_repN_1              |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]                   | reset_cond/Q[0]_repN_7              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]                   | reset_cond/Q[0]_repN_7              |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/E[0]                                    | reset_cond/Q[0]_repN_1              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN_1              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_beta/game_circle_clock/edge_rise/E[0]                         | reset_cond/Q[0]_repN_5              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_1_n_0  | reset_cond/Q[0]_repN                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]                   | reset_cond/Q[0]_repN_1              |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_12[0]                  | reset_cond/Q[0]_repN_9              |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]_repN_9              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]                   | reset_cond/Q[0]_repN_9              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]_repN_9              |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/E[0]                                    | reset_cond/Q[0]_repN_9              |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG |                                                                    |                                     |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]_repN_4              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]_repN_7              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]_repN_3              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/M_reset_cond_in          |               13 |             14 |         1.08 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]                   | reset_cond/Q[0]_repN_9              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]_repN                |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_8[0]                   | reset_cond/Q[0]_repN_1              |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_11[0]                  | reset_cond/Q[0]_repN                |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | p1_btn_cond/sel                                                    | p1_btn_cond/sync/clear              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | rst_btn_cond/M_ctr_q[0]_i_2__3_n_0                                 | rst_btn_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]_repN_9              |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | p2_btn_cond/M_ctr_q[0]_i_2__2_n_0                                  | p2_btn_cond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]_repN_6              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_11[0]                  | reset_cond/Q[0]_repN_9              |               11 |             26 |         2.36 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_8[0]                   | reset_cond/Q[0]_repN_9              |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]_repN_8              |                7 |             27 |         3.86 |
+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


