// Seed: 2567168204
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input tri1 id_0,
    input wire id_1,
    input supply0 _id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    output tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input supply0 id_15
);
  initial begin : LABEL_0
    disable id_17;
  end
  logic [-1 : id_2] id_18 = id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
  wire id_19;
endmodule
