
---------- Begin Simulation Statistics ----------
final_tick                               560742233520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878512                       # Number of bytes of host memory used
host_op_rate                                    74592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   301.34                       # Real time elapsed on the host
host_tick_rate                               27232322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008206                       # Number of seconds simulated
sim_ticks                                  8206070500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        99914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        202276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35094                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40180                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28161                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35094                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6933                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45664                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329258                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1553532                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468847                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16315736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.377647                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.618705                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11637176     71.32%     71.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       680365      4.17%     75.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       827848      5.07%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       263685      1.62%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563600      3.45%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       263133      1.61%     87.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332885      2.04%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       193512      1.19%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1553532      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16315736                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.641212                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.641212                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12516568                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108103                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           751351                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2488042                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6061                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        614954                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786249                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367971                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45664                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083992                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15260719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472914                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12122                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002782                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1110538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33272                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638121                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16377318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.422947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.916533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12900451     78.77%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103690      0.63%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213854      1.31%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           172019      1.05%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176202      1.08%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141024      0.86%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220407      1.35%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73144      0.45%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376527     14.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16377318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989679                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173462                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36998                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.408409                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10297532                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367971                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          338102                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789860                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418821                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042217                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7929561                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4648                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23114984                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3950525                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6061                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3959485                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        25586                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       563203                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138707                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167214                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28892974                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921090                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606325                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17518540                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.396595                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964131                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21268045                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345018                       # number of integer regfile writes
system.switch_cpus.ipc                       0.609306                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.609306                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237305     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2689      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476946     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002402     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759116      3.28%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94648      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7172058     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273463      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23119638                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22499047                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44060385                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445123                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671282                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038320                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044911                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             395      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123079     11.85%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261664     25.20%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88188      8.49%     45.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11688      1.13%     46.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495385     47.71%     94.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57921      5.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1617760                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19594962                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936010                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23119638                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          439                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16377318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.411686                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.371027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10997986     67.15%     67.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       685825      4.19%     71.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       701202      4.28%     75.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       644637      3.94%     79.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       890301      5.44%     85.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       697948      4.26%     89.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775219      4.73%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478360      2.92%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       505840      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16377318                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.408693                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083992                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22404                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95202                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10605261                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16412120                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4351608                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         268944                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1032238                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3095973                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11770                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937025                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064303                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905861                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2813086                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4853010                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6061                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8173983                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514883                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040565                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167411                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3815301                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37641822                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954002                       # The number of ROB writes
system.switch_cpus.timesIdled                     350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              72642                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69983                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29720                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         72642                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       304638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       304638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 304638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8466752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102362                       # Request fanout histogram
system.membus.reqLayer2.occupancy           339406000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          565811250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8206070500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           398                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9213056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9245952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106925                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1915584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           218948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131474                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190162     86.85%     86.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28786     13.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143812500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167433000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            594000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9633                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9661                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9633                       # number of overall hits
system.l2.overall_hits::total                    9661                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          368                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       101989                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          368                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       101989                       # number of overall misses
system.l2.overall_misses::total                102362                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     29338000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10302697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10332035000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     29338000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10302697000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10332035000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111622                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111622                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.929293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.913700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.929293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.913700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79722.826087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101017.727402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100936.236103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79722.826087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101017.727402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100936.236103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29931                       # number of writebacks
system.l2.writebacks::total                     29931                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       101989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       101989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9282807000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9308465000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9282807000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9308465000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.929293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.913700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.929293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.913700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69722.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91017.727402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90941.166701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69722.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91017.727402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90941.166701                       # average overall mshr miss latency
system.l2.replacements                         106925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32329                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32329                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        21775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1183                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29720                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2896172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2896172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.961716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97455.161855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97448.603634                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2598992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2598992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.961716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87455.161855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87455.161855                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     29338000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29338000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.929293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79722.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79291.891892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25658000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25658000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.929293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69722.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69722.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7406524500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7406524500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.895318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102482.662479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102481.244465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6683814500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6683814500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.895318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.895307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92482.662479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92482.662479                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2025.034110                       # Cycle average of tags in use
system.l2.tags.total_refs                      197600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106925                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.848024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.267971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.462745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1899.179661                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.927334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988786                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1890893                       # Number of tag accesses
system.l2.tags.data_accesses                  1890893                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6527296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6551168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1915584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1915584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       101989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2870070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    795422852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798331918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2870070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2885669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233434992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233434992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233434992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2870070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    795422852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031766910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    101979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1784                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1784                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              204982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28141                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29931                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2016                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3149394000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  511735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5068400250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30771.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49521.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        95209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.890420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.808742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.260083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81615     85.72%     85.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7869      8.26%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3899      4.10%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1033      1.08%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      0.47%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          181      0.19%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      0.09%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        95209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.353139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.989252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.181524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1195     66.98%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          566     31.73%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      1.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.765135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.729097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.123998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1174     65.81%     65.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.63%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              439     24.61%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      6.45%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      1.23%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1784                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6550208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1914176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6550848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1915584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       798.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8205809500                       # Total gap between requests
system.mem_ctrls.avgGap                      62029.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6526656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1914176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2870070.394837577362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 795344860.856362342834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233263411.519557356834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       101989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10521500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5057878750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 197060925500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28591.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49592.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6583840.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            347646600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            184748190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           382525500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           82037520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     647215920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3683872380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48895680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5376941790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.239532                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     98022250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    273780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7834257750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            332259900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            176569965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           348232080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           74087460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     647215920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3683443170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49255680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5311064175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.211619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     98745750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    273780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7833534250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8206060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083588                       # number of overall hits
system.cpu.icache.overall_hits::total         1083599                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     31032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     31032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31032000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083992                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083992                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76811.881188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76433.497537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76811.881188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76433.497537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     30238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     30238500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30238500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76359.848485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76359.848485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76359.848485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76359.848485                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083599                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     31032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76811.881188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76433.497537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     30238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76359.848485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76359.848485                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004109                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44766                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.913793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168408                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9294617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9294620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9309339                       # number of overall hits
system.cpu.dcache.overall_hits::total         9309342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       165256                       # number of overall misses
system.cpu.dcache.overall_misses::total        165259                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14807885703                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14807885703                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14807885703                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14807885703                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9457219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9457225                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9474595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9474601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017193                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017194                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91068.287616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91066.607441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89605.737177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89604.110536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1851876                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26072                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.029303                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32329                       # number of writebacks
system.cpu.dcache.writebacks::total             32329                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10463864703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10463864703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10576338703                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10576338703                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94830.344499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94830.344499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94751.381475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94751.381475                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110601                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7073965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7073966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11819950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11819950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7205639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7205641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89766.772484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89766.090754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7507550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7507550500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94503.543466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94503.543466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2987935703                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2987935703                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96609.405814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96603.158843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2956314203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2956314203                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95670.502670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95670.502670                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14722                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14722                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2654                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152739                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152739                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    112474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    112474000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87939.014855                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87939.014855                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742233520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7756130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.127124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19060827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19060827                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560767475422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43167                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897852                       # Number of bytes of host memory used
host_op_rate                                    96918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   926.63                       # Real time elapsed on the host
host_tick_rate                               27240643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025242                       # Number of seconds simulated
sim_ticks                                 25241902000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       316081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        632370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       197791                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7139                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       224707                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126587                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       197791                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        71204                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          266117                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27772                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3652                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1110352                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1269727                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7343                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4647663                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1704637                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50154902                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.342427                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.591919                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     36084055     71.95%     71.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2079753      4.15%     76.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2498284      4.98%     81.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       808595      1.61%     82.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1683355      3.36%     86.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782651      1.56%     87.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994611      1.98%     89.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       575935      1.15%     90.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4647663      9.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50154902                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.682793                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.682793                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38696863                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69615522                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2303504                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7504418                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24469                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1851522                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23263417                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4739                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113424                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1850                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              266117                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3287740                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46971059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31669298                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1363                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           48938                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005271                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3383584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.627316                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50380776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.395078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.893782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39888491     79.17%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           316390      0.63%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638409      1.27%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           521545      1.04%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           538118      1.07%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428975      0.85%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           664300      1.32%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232241      0.46%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7152307     14.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50380776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677126                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837198                       # number of floating regfile writes
system.switch_cpus.idleCycles                  103028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9312                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211652                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.376027                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30794778                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113424                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1029340                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23283865                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281120                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69340913                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23681354                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25166                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69467068                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12376092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24469                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12404331                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77426                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1672148                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          769                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       474832                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550010                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          769                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86693928                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68882598                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606385                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52569934                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.364449                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69023590                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64468653                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4724515                       # number of integer regfile writes
system.switch_cpus.ipc                       0.594250                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.594250                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137072      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10267444     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8713      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          784      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152273      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4980      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5110      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216502     23.34%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860245     17.07%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2412022      3.47%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320126      0.46%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21276403     30.62%     90.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794529      9.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69492231                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66748516                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130714684                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630589                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64363635                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3094765                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044534                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13825      0.45%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            699      0.02%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       364185     11.77%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       769232     24.86%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         259665      8.39%     45.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37881      1.22%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1473236     47.60%     94.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175677      5.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5701408                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61749264                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5252009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6989668                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69328401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69492231                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2011632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3942                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1090943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50380776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.379340                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.350792                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34174512     67.83%     67.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2073774      4.12%     71.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2129737      4.23%     76.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1958390      3.89%     80.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2671513      5.30%     85.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2091110      4.15%     89.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2336424      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1438861      2.86%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1506455      2.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50380776                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.376525                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3287969                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   297                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        64892                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       302633                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23283865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31916348                       # number of misc regfile reads
system.switch_cpus.numCycles                 50483804                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13603651                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         766999                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3145429                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9286349                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         38619                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204227813                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69452427                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63133909                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8485869                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       15162350                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24469                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      25121248                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1908883                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106840827                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64409163                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          110                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11437838                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            114324852                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138293986                       # The number of ROB writes
system.switch_cpus.timesIdled                    1203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        97786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          97786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94973                       # Transaction distribution
system.membus.trans_dist::CleanEvict           221108                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93915                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       948659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       948659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 948659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26320768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26320768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26320768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            316289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  316289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              316289                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1066768000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1749872000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25241902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       195719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1981                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          488699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2210                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28028992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28297216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          347211                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6078272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           686628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.142416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349477                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 588841     85.76%     85.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97787     14.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             686628                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          442029500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505810500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3315000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          932                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22196                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23128                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          932                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22196                       # number of overall hits
system.l2.overall_hits::total                   23128                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1278                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       315011                       # number of demand (read+write) misses
system.l2.demand_misses::total                 316289                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1278                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       315011                       # number of overall misses
system.l2.overall_misses::total                316289                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    104509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31988563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32093072500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    104509000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31988563500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32093072500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.578281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.934177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.931860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.578281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.934177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.931860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81775.430360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101547.449137                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101467.558151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81775.430360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101547.449137                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101467.558151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94973                       # number of writebacks
system.l2.writebacks::total                     94973                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       315011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            316289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       315011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           316289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     91729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28838453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28930182500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     91729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28838453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28930182500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.578281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.934177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.578281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.934177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.931860                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71775.430360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91547.449137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91467.558151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71775.430360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91547.449137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91467.558151                       # average overall mshr miss latency
system.l2.replacements                         347211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       100746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           100746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       100746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       100746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1980                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1980                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        66656                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         66656                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2920                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        93915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93915                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9235193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9235193000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.969846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98335.654581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98335.654581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        93915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8296043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8296043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.969846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88335.654581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88335.654581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    104509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.578281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.578281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81775.430360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81775.430360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     91729000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91729000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.578281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71775.430360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71775.430360                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       221096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22753370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22753370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.919808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102911.723867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102911.723867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       221096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20542410500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20542410500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.919808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.919808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92911.723867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92911.723867                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      615313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    349259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.761767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     160.387784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.336862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1879.275354                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.917615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1081                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5776043                       # Number of tag accesses
system.l2.tags.data_accesses                  5776043                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25241902000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        81792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20160704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20242496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6078272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6078272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       315011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              316289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3240326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    798699876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             801940202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3240326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3240326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240800872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240800872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240800872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3240326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    798699876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042741074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    314965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000281331750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              637307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      316289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94973                       # Number of write requests accepted
system.mem_ctrls.readBursts                    316289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9892509500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1581215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15822065750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31281.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50031.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                316289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       293817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.570855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.256462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.414859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       250092     85.12%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25449      8.66%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12490      4.25%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3337      1.14%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1417      0.48%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          576      0.20%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          224      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          119      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          113      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       293817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.679401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.616212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.266494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             12      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           663     11.67%     11.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2108     37.11%     49.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1136     20.00%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           774     13.63%     82.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           529      9.31%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          251      4.42%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          152      2.68%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           26      0.46%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           15      0.26%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.720599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3830     67.43%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      2.06%     69.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1308     23.03%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              352      6.20%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      1.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20239552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6078272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20242496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6078272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       801.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    801.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25241792000                       # Total gap between requests
system.mem_ctrls.avgGap                      61376.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20157760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6078272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3240326.343078267295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 798583244.638221025467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240800871.503264695406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       315011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     39097750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15782968000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 613893267250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30592.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50102.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6463871.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1079218140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            573618045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1180034940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          258061140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1992662880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11334449430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        148090560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16566135135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.295042                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    293680750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    842920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24105301250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1018635240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            541417470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1077940080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          237697920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1992662880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11308894620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        169610400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16346858610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.608037                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    350564250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    842920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24048417750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33447962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4368855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4368866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4368855                       # number of overall hits
system.cpu.icache.overall_hits::total         4368866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2876                       # number of overall misses
system.cpu.icache.overall_misses::total          2878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162954000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162954000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162954000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162954000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4371731                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4371744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4371731                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4371744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56659.944367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56620.569840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56659.944367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56620.569840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          399                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2097                       # number of writebacks
system.cpu.icache.writebacks::total              2097                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          270                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2606                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2606                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2606                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    147933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    147933500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147933500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56766.500384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56766.500384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56766.500384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56766.500384                       # average overall mshr miss latency
system.cpu.icache.replacements                   2097                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4368855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4368866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4371731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4371744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56659.944367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56620.569840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    147933500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147933500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56766.500384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56766.500384                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371474                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1676.178681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746096                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37071794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37071797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37134132                       # number of overall hits
system.cpu.dcache.overall_hits::total        37134135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       651415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       662603                       # number of overall misses
system.cpu.dcache.overall_misses::total        662606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60660902519                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60660902519                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60660902519                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60660902519                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37723209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37723215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37796735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37796741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93121.746535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93121.317678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91549.393104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91548.978607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7514176                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            105136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.471009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       133075                       # number of writebacks
system.cpu.dcache.writebacks::total            133075                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       208025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       208025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       208025                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       208025                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448829                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42823312519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42823312519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43318706019                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43318706019                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96581.592997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96581.592997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96514.944487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96514.944487                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28216925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28216926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       523567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        523568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48158785000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48158785000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28740492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28740494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91982.086342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91981.910659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       207913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       207913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30452235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30452235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96473.464616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96473.464616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12502117519                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12502117519                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97788.917457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97787.387712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12371077519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12371077519                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96848.793754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96848.793754                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        62338                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         62338                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11188                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11188                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152164                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    495393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    495393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91081.724582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91081.724582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560767475422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.060959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37582967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.735043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.060957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000060                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76042314                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76042314                       # Number of data accesses

---------- End Simulation Statistics   ----------
