// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/19/2017 15:46:11"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PC~23_combout ;
wire \Add0~49_sumout ;
wire \always1~0_combout ;
wire \pcpred_FL[31]~1_combout ;
wire \pcpred_DL~5_combout ;
wire \regBusy_D~0_combout ;
wire \regval1_DL[29]~DUPLICATE_q ;
wire \regval1_DL[29]_NEW349_RTM0351~combout ;
wire \inst_FL~3_combout ;
wire \imem~42_combout ;
wire \PC[8]_NEW526_RTM0530~combout ;
wire \PC[8]_OTERM586 ;
wire \stall_F~1_combout ;
wire \PC[8]_OTERM584_OTERM973 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \PC[8]_OTERM584_OTERM967 ;
wire \PC[8]_OTERM584_OTERM965 ;
wire \PC[8]_OTERM584_OTERM975 ;
wire \pcplus_DL~15_combout ;
wire \Add0~54 ;
wire \Add0~5_sumout ;
wire \PC~2_combout ;
wire \pcpred_DL~6_combout ;
wire \imem~0_combout ;
wire \imem~30_combout ;
wire \imem~29_combout ;
wire \inst_FL~17_combout ;
wire \sxtimm_DL[3]_OTERM749 ;
wire \pcplus_DL~11_combout ;
wire \sxtimm_DL[2]~DUPLICATE_q ;
wire \sxtimm_DL[2]_OTERM751 ;
wire \imem~19_combout ;
wire \imem~21_combout ;
wire \imem~20_combout ;
wire \inst_FL~10_combout ;
wire \imem~63_combout ;
wire \inst_FL~11_combout ;
wire \sxtimm_DL[1]_OTERM747 ;
wire \sxtimm_DL[1]~DUPLICATE_q ;
wire \pcplus_DL~0_combout ;
wire \imem~6_combout ;
wire \imem~8_combout ;
wire \imem~7_combout ;
wire \inst_FL~44_combout ;
wire \sxtimm_DL[0]_OTERM719 ;
wire \Add3~66 ;
wire \Add3~2 ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \imem~2_combout ;
wire \imem~3_combout ;
wire \imem~4_combout ;
wire \imem~5_combout ;
wire \inst_FL~2_combout ;
wire \inst_FL[31]~DUPLICATE_q ;
wire \inst_FL~4_combout ;
wire \inst_FL~5_combout ;
wire \Decoder0~0_combout ;
wire \imem~59_combout ;
wire \inst_FL~37_combout ;
wire \inst_FL~34_combout ;
wire \~GND~combout ;
wire \alufunc_DL~5_combout ;
wire \alufunc_DL[4]~DUPLICATE_q ;
wire \inst_FL~28_combout ;
wire \inst_FL~39_combout ;
wire \alufunc_DL~1_combout ;
wire \alufunc_DL~2_combout ;
wire \alufunc_DL[0]~DUPLICATE_q ;
wire \inst_FL~38_combout ;
wire \alufunc_DL~3_combout ;
wire \alufunc_DL[1]~DUPLICATE_q ;
wire \Selector46~10_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \inst_FL~25_combout ;
wire \inst_FL~26_combout ;
wire \alufunc_DL~0_combout ;
wire \alufunc_DL[5]~DUPLICATE_q ;
wire \imem~61_combout ;
wire \inst_FL~35_combout ;
wire \alufunc_DL~4_combout ;
wire \regval1_DL[0]_NEW487_RTM0489~combout ;
wire \regs_rtl_0_bypass[10]~feeder_combout ;
wire \always6~0_combout ;
wire \isnop_AL~q ;
wire \always13~0_combout ;
wire \isnop_ML~q ;
wire \wrreg_DL~0_combout ;
wire \wrreg_DL~q ;
wire \wrreg_AL~q ;
wire \wrreg_ML~0_combout ;
wire \wrreg_ML~q ;
wire \always14~0_combout ;
wire \imem~60_combout ;
wire \inst_FL~36_combout ;
wire \alufunc_DL~6_combout ;
wire \alufunc_DL[2]~DUPLICATE_q ;
wire \Selector46~2_combout ;
wire \regval2_DL[2]_NEW505_RTM0507~combout ;
wire \isbranch_DL~DUPLICATE_q ;
wire \Decoder0~2_combout ;
wire \isjump_DL~0_combout ;
wire \isjump_DL~q ;
wire \always3~5_combout ;
wire \regval2_DL~0_combout ;
wire \regs_rtl_1_bypass[14]~feeder_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \imem~1_combout ;
wire \imem~31_combout ;
wire \imem~32_combout ;
wire \imem~33_combout ;
wire \inst_FL~18_combout ;
wire \inst_FL~19_combout ;
wire \inst_FL[3]~DUPLICATE_q ;
wire \Selector11~0_combout ;
wire \wregno_DL~3_combout ;
wire \wregno_ML~3_combout ;
wire \wregno_ML[3]~DUPLICATE_q ;
wire \imem~28_combout ;
wire \inst_FL~14_combout ;
wire \inst_FL~16_combout ;
wire \wregno_DL~0_combout ;
wire \wregno_ML~0_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \inst_FL~12_combout ;
wire \inst_FL~13_combout ;
wire \inst_FL[1]~DUPLICATE_q ;
wire \Selector13~0_RESYN1044_BDD1045 ;
wire \Selector13~0_combout ;
wire \wregno_DL~1_combout ;
wire \wregno_ML~1_combout ;
wire \imem~16_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \inst_FL~8_combout ;
wire \inst_FL~9_combout ;
wire \Selector14~0_RESYN1042_BDD1043 ;
wire \Selector14~0_combout ;
wire \wregno_DL~2_combout ;
wire \wregno_ML~2_combout ;
wire \regs~0_combout ;
wire \regs~1_combout ;
wire \alufunc_DL[3]~DUPLICATE_q ;
wire \Selector44~0_combout ;
wire \regval2_DL[8]~DUPLICATE_q ;
wire \regval2_DL[8]_NEW439_RTM0441~combout ;
wire \regs_rtl_1_bypass[26]~feeder_combout ;
wire \WideOr12~0_combout ;
wire \selaluout_DL~q ;
wire \selaluout_AL~feeder_combout ;
wire \selaluout_AL~DUPLICATE_q ;
wire \wrmem_DL~0_combout ;
wire \selmemout_DL~0_combout ;
wire \selmemout_DL~q ;
wire \selmemout_AL~q ;
wire \wregval_ML~33_combout ;
wire \Selector46~1_combout ;
wire \Selector43~0_combout ;
wire \regs_rtl_1_bypass[18]~feeder_combout ;
wire \wregval_ML~2_combout ;
wire \WideOr1~0_combout ;
wire aluimm_DL_OTERM721;
wire \aluimm_DL~q ;
wire \sxtimm_DL[15]_OTERM723 ;
wire \regs_rtl_0_bypass[40]~feeder_combout ;
wire \Selector37~6_combout ;
wire \regval2_DL[15]_NEW424_RTM0426~combout ;
wire \regs_rtl_1_bypass[40]~feeder_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \aluimm_DL~_Duplicate_18DUPLICATE_q ;
wire \sxtimm_DL[2]~_Duplicate_25DUPLICATE_q ;
wire \sxtimm_DL[3]~_Duplicate_24DUPLICATE_q ;
wire \regval2_DL[3]_NEW502_RTM0504~combout ;
wire \regval2_DL[3]~DUPLICATE_q ;
wire \wregval_ML[25]_OTERM99~DUPLICATE_q ;
wire \aluin2_A[1]~1_combout ;
wire \regval1_DL[1]_NEW511_RTM0513~combout ;
wire \regs_rtl_0_bypass[12]~feeder_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~38_combout ;
wire \imem~39_combout ;
wire \imem~40_combout ;
wire \inst_FL~20_combout ;
wire \imem~14_combout ;
wire \imem~41_combout ;
wire \inst_FL~21_combout ;
wire \imem~46_combout ;
wire \inst_FL~23_combout ;
wire \inst_FL~24_combout ;
wire \wregval_ML[25]_OTERM97~DUPLICATE_q ;
wire \regval1_DL[5]_NEW490_RTM0492~combout ;
wire \regs_rtl_0_bypass[20]~feeder_combout ;
wire \regval1_DL[6]_NEW493_RTM0495~combout ;
wire \regval1_DL[31]_NEW355_RTM0357~combout ;
wire \regs_rtl_0_bypass[72]~feeder_combout ;
wire \regval1_DL[16]_NEW379_RTM0381~combout ;
wire \regs_rtl_0_bypass[42]~feeder_combout ;
wire \Equal10~0_combout ;
wire \regval2_DL[27]_NEW478_RTM0480~combout ;
wire \regval2_DL[27]~DUPLICATE_q ;
wire \PC~44_combout ;
wire \regval1_DL[23]_NEW358_RTM0360~combout ;
wire \regval2_DL[10]_NEW445_RTM0447~combout ;
wire \regs_rtl_1_bypass[30]~feeder_combout ;
wire \imem~53_combout ;
wire \imem~52_combout ;
wire \inst_FL~29_combout ;
wire \sxtimm_DL[9]_OTERM729 ;
wire \PC~11_combout ;
wire \imem~55_combout ;
wire \imem~54_combout ;
wire \inst_FL~30_combout ;
wire \sxtimm_DL~8_combout ;
wire \sxtimm_DL[8]_OTERM741 ;
wire \sxtimm_DL[8]~DUPLICATE_q ;
wire \regs_rtl_0_bypass[30]~feeder_combout ;
wire \PC~15_combout ;
wire \regval1_DL[12]_NEW391_RTM0393~combout ;
wire \regs_rtl_0_bypass[34]~feeder_combout ;
wire \Add0~22 ;
wire \Add0~10 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \pcpred_DL~12_combout ;
wire \sxtimm_DL[0]~DUPLICATE_q ;
wire \regval1_DL[30]_NEW346_RTM0348~combout ;
wire \regs_rtl_0_bypass[70]~feeder_combout ;
wire \wregval_ML~1_combout ;
wire \Equal3~0_combout ;
wire \comb~1_combout ;
wire \Equal2~7_combout ;
wire \Selector43~1_combout ;
wire \Selector28~0_combout ;
wire \regval1_DL[1]~DUPLICATE_q ;
wire \Selector45~4_combout ;
wire \regval2_DL[0]_NEW523_RTM0525~combout ;
wire \regs_rtl_1_bypass[10]~feeder_combout ;
wire \wrmem_DL~1_combout ;
wire \wrmem_DL~q ;
wire \wrmem_AL~q ;
wire \wrmem_M~combout ;
wire \MemWE~combout ;
wire \regval2_DL[17]_NEW403_RTM0405~combout ;
wire \regs_rtl_1_bypass[44]~feeder_combout ;
wire \regval1_DL[18]_NEW373_RTM0375~combout ;
wire \regs_rtl_0_bypass[46]~feeder_combout ;
wire \regval2_DL[19]_NEW409_RTM0411~combout ;
wire \regs_rtl_1_bypass[48]~feeder_combout ;
wire \selaluout_AL~q ;
wire \regval1_DL[28]_NEW352_RTM0354~combout ;
wire \regs_rtl_0_bypass[66]~feeder_combout ;
wire \regval1_DL[27]_NEW334_RTM0336~combout ;
wire \regs_rtl_0_bypass[64]~feeder_combout ;
wire \PC~38_combout ;
wire \PC~34_combout ;
wire \PC~30_combout ;
wire \sxtimm_DL[14]~DUPLICATE_q ;
wire \sxtimm_DL~13_combout ;
wire \sxtimm_DL[14]_OTERM731 ;
wire \sxtimm_DL~14_combout ;
wire \sxtimm_DL[13]_OTERM725 ;
wire \sxtimm_DL[13]~DUPLICATE_q ;
wire \PC~19_combout ;
wire \sxtimm_DL~15_combout ;
wire \sxtimm_DL[12]_OTERM727 ;
wire \sxtimm_DL[12]~DUPLICATE_q ;
wire \regval1_DL[14]_NEW385_RTM0387~combout ;
wire \regs_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \Selector39~0_combout ;
wire \regval2_DL[23]_NEW469_RTM0471~combout ;
wire \regs_rtl_1_bypass[56]~feeder_combout ;
wire \pcpred_DL[24]~DUPLICATE_q ;
wire \regval1_DL[21]_NEW364_RTM0366~combout ;
wire \regs_rtl_0_bypass[52]~feeder_combout ;
wire \regval2_DL[25]_NEW451_RTM0453~combout ;
wire \regs_rtl_1_bypass[60]~feeder_combout ;
wire \wregval_ML[25]_OTERM99 ;
wire \Add7~17_sumout ;
wire \clk_count~5_combout ;
wire \Add7~18 ;
wire \Add7~21_sumout ;
wire \clk_count~6_combout ;
wire \clk_count[1]~DUPLICATE_q ;
wire \Add7~22 ;
wire \Add7~1_sumout ;
wire \clk_count~1_combout ;
wire \clk_count[2]~DUPLICATE_q ;
wire \Add7~2 ;
wire \Add7~25_sumout ;
wire \clk_count~7_combout ;
wire \clk_count[3]~DUPLICATE_q ;
wire \Add7~26 ;
wire \Add7~29_sumout ;
wire \clk_count~8_combout ;
wire \Add7~30 ;
wire \Add7~5_sumout ;
wire \clk_count~0_combout ;
wire \clk_count~2_combout ;
wire \clk_count[5]~DUPLICATE_q ;
wire \Equal4~0_combout ;
wire \Add7~6 ;
wire \Add7~65_sumout ;
wire \clk_count~17_combout ;
wire \Add7~66 ;
wire \Add7~81_sumout ;
wire \clk_count~21_combout ;
wire \Add7~82 ;
wire \Add7~85_sumout ;
wire \clk_count~22_combout ;
wire \Add7~86 ;
wire \Add7~89_sumout ;
wire \clk_count~23_combout ;
wire \Add7~90 ;
wire \Add7~93_sumout ;
wire \clk_count~24_combout ;
wire \Add7~94 ;
wire \Add7~69_sumout ;
wire \clk_count~18_combout ;
wire \Add7~70 ;
wire \Add7~33_sumout ;
wire \clk_count~9_combout ;
wire \Add7~34 ;
wire \Add7~37_sumout ;
wire \clk_count~10_combout ;
wire \Add7~38 ;
wire \Add7~41_sumout ;
wire \clk_count~11_combout ;
wire \Add7~42 ;
wire \Add7~9_sumout ;
wire \clk_count~3_combout ;
wire \Add7~10 ;
wire \Add7~13_sumout ;
wire \clk_count~4_combout ;
wire \clk_count[16]~DUPLICATE_q ;
wire \clk_count[12]~DUPLICATE_q ;
wire \Add7~14 ;
wire \Add7~45_sumout ;
wire \clk_count~12_combout ;
wire \clk_count[14]~DUPLICATE_q ;
wire \clk_count[13]~DUPLICATE_q ;
wire \Equal4~1_combout ;
wire \Equal4~2_combout ;
wire \Add7~46 ;
wire \Add7~73_sumout ;
wire \clk_count~19_combout ;
wire \Add7~74 ;
wire \Add7~77_sumout ;
wire \clk_count~20_combout ;
wire \Add7~78 ;
wire \Add7~49_sumout ;
wire \clk_count~13_combout ;
wire \Add7~50 ;
wire \Add7~53_sumout ;
wire \clk_count~14_combout ;
wire \Add7~54 ;
wire \Add7~57_sumout ;
wire \clk_count~15_combout ;
wire \Add7~58 ;
wire \Add7~61_sumout ;
wire \clk_count~16_combout ;
wire \Add7~62 ;
wire \Add7~113_sumout ;
wire \clk_count~29_combout ;
wire \Add7~114 ;
wire \Add7~117_sumout ;
wire \clk_count~30_combout ;
wire \Add7~118 ;
wire \Add7~97_sumout ;
wire \clk_count~25_combout ;
wire \Add7~98 ;
wire \Add7~101_sumout ;
wire \clk_count~26_combout ;
wire \Add7~102 ;
wire \Add7~105_sumout ;
wire \clk_count~27_combout ;
wire \Add7~106 ;
wire \Add7~109_sumout ;
wire \clk_count~28_combout ;
wire \Equal4~6_combout ;
wire \Add7~110 ;
wire \Add7~121_sumout ;
wire \clk_count~31_combout ;
wire \Add7~122 ;
wire \Add7~125_sumout ;
wire \clk_count~32_combout ;
wire \clk_count[31]~DUPLICATE_q ;
wire \Equal4~7_combout ;
wire \clk_count[20]~DUPLICATE_q ;
wire \Equal4~3_combout ;
wire \Equal4~4_combout ;
wire \Equal4~5_combout ;
wire \Equal4~8_combout ;
wire \regs_rtl_1_bypass[62]~feeder_combout ;
wire \regval2_DL[29]_NEW454_RTM0456~combout ;
wire \regs_rtl_1_bypass[68]~feeder_combout ;
wire \PC~56_combout ;
wire \pcpred_DL[28]~DUPLICATE_q ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~53_sumout ;
wire \Add4~38 ;
wire \Add4~53_sumout ;
wire \pcgood_B[29]~11_combout ;
wire \pcgood_B[29]~48_combout ;
wire \PC~54_combout ;
wire \regval1_DL[2]_NEW514_RTM0516~combout ;
wire \regs_rtl_0_bypass[14]~feeder_combout ;
wire \Equal14~0_combout ;
wire \Equal14~1_combout ;
wire \tcnt~1_combout ;
wire \Add6~74 ;
wire \Add6~69_sumout ;
wire \tcnt~18_combout ;
wire \tcnt[30]~DUPLICATE_q ;
wire \regval2_DL[24]_NEW472_RTM0474~combout ;
wire \regs_rtl_1_bypass[58]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a24 ;
wire \regs~21_combout ;
wire \regval2_DL[24]_OTERM473 ;
wire \tlim~13_combout ;
wire \tlim~1_combout ;
wire \tlim~14_combout ;
wire \tlim~15_combout ;
wire \tlim[22]~DUPLICATE_q ;
wire \regval2_DL[21]_NEW448_RTM0450~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a21 ;
wire \regs_rtl_1_bypass[52]~feeder_combout ;
wire \regs~29_combout ;
wire \regval2_DL[21]_OTERM449 ;
wire \regval2_DL[21]~_Duplicate_34 ;
wire \tlim~21_combout ;
wire \regval2_DL[20]_NEW412_RTM0414~combout ;
wire \regs_rtl_1_bypass[50]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a20 ;
wire \regs~41_combout ;
wire \regval2_DL[20]_OTERM413 ;
wire \regval2_DL[20]~_Duplicate_35 ;
wire \tlim~29_combout ;
wire \tlim[20]~DUPLICATE_q ;
wire \tlim~30_combout ;
wire \regval2_DL[18]_NEW406_RTM0408~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a18 ;
wire \regs_rtl_1_bypass[46]~feeder_combout ;
wire \regs~43_combout ;
wire \regval2_DL[18]_OTERM407 ;
wire \regval2_AL[18]~feeder_combout ;
wire \tlim~31_combout ;
wire \tlim~32_combout ;
wire \tlim[17]~DUPLICATE_q ;
wire \regval2_DL[16]_NEW463_RTM0465~combout ;
wire \regs_rtl_1_bypass[42]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a16 ;
wire \regs~24_combout ;
wire \regval2_DL[16]_OTERM464 ;
wire \tlim~16_combout ;
wire \tlim~25_combout ;
wire \regval2_DL[14]~DUPLICATE_q ;
wire \regval2_DL[14]_NEW421_RTM0423~combout ;
wire \regs_rtl_1_bypass[38]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a14 ;
wire \regs~38_combout ;
wire \regval2_DL[14]_OTERM422 ;
wire \tlim~26_combout ;
wire \regval2_DL[13]_NEW418_RTM0420~combout ;
wire \regs_rtl_1_bypass[36]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a13 ;
wire \regs~39_combout ;
wire \regval2_DL[13]_OTERM419 ;
wire \tlim~27_combout ;
wire \regs_rtl_1_bypass[34]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a12 ;
wire \regs~40_combout ;
wire \regval2_DL[12]~DUPLICATE_q ;
wire \regval2_DL[12]_NEW415_RTM0417~combout ;
wire \regval2_DL[12]_OTERM416 ;
wire \tlim~28_combout ;
wire \regval2_DL[11]_NEW430_RTM0432~combout ;
wire \regs_rtl_1_bypass[32]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a11 ;
wire \regs~35_combout ;
wire \regval2_DL[11]_OTERM431 ;
wire \regval2_DL[11]~feeder_combout ;
wire \regval2_DL[11]~DUPLICATE_q ;
wire \tlim~24_combout ;
wire \tlim[11]~DUPLICATE_q ;
wire \regval2_DL[9]_NEW442_RTM0444~combout ;
wire \regs_rtl_1_bypass[28]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a9 ;
wire \regs~31_combout ;
wire \regval2_DL[9]_OTERM443 ;
wire \regval2_DL[9]~DUPLICATE_q ;
wire \tlim~23_combout ;
wire \tlim~6_combout ;
wire \tlim[8]~DUPLICATE_q ;
wire \regval2_DL[7]_NEW436_RTM0438~combout ;
wire \regs_rtl_1_bypass[24]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a7 ;
wire \regs~33_combout ;
wire \regval2_DL[7]_OTERM437 ;
wire \tlim~7_combout ;
wire \regval2_DL[6]_NEW427_RTM0429~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a6 ;
wire \regs_rtl_1_bypass[22]~feeder_combout ;
wire \regs~36_combout ;
wire \regval2_DL[6]_OTERM428 ;
wire \tlim~8_combout ;
wire \regval2_DL[5]~DUPLICATE_q ;
wire \regval2_DL[5]_NEW433_RTM0435~combout ;
wire \regs_rtl_1_bypass[19]~feeder_combout ;
wire \regs_rtl_1_bypass[20]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a5 ;
wire \regs~34_combout ;
wire \regval2_DL[5]_OTERM434 ;
wire \tlim~9_combout ;
wire \tlim[5]~DUPLICATE_q ;
wire \regval2_DL[4]~DUPLICATE_q ;
wire \tlim~2_combout ;
wire \tlim~3_combout ;
wire \tlim~4_combout ;
wire \tlim[2]~DUPLICATE_q ;
wire \tlim~5_combout ;
wire \tlim[1]~DUPLICATE_q ;
wire \tlim~0_combout ;
wire \tlim[0]~DUPLICATE_q ;
wire \Add5~118 ;
wire \Add5~122 ;
wire \Add5~126 ;
wire \Add5~26 ;
wire \Add5~30 ;
wire \Add5~34 ;
wire \Add5~94 ;
wire \Add5~98 ;
wire \Add5~102 ;
wire \Add5~38 ;
wire \Add5~42 ;
wire \Add5~106 ;
wire \Add5~110 ;
wire \Add5~18 ;
wire \Add5~22 ;
wire \Add5~14 ;
wire \Add5~70 ;
wire \Add5~74 ;
wire \Add5~90 ;
wire \Add5~114 ;
wire \Add5~2 ;
wire \Add5~82 ;
wire \Add5~78 ;
wire \Add5~86 ;
wire \Add5~5_sumout ;
wire \Add5~1_sumout ;
wire \Add6~122 ;
wire \Add6~117_sumout ;
wire \tcnt~30_combout ;
wire \Add6~118 ;
wire \Add6~113_sumout ;
wire \tcnt~29_combout ;
wire \Equal5~0_combout ;
wire \Add6~114 ;
wire \Add6~81_sumout ;
wire \tcnt~21_combout ;
wire \Add6~82 ;
wire \Add6~57_sumout ;
wire \tcnt~15_combout ;
wire \Add6~58 ;
wire \Add6~53_sumout ;
wire \tcnt~14_combout ;
wire \Add6~54 ;
wire \Add6~49_sumout ;
wire \tcnt~13_combout ;
wire \tcnt~0_combout ;
wire \Add6~2 ;
wire \Add6~17_sumout ;
wire \tcnt~5_combout ;
wire \Add6~18 ;
wire \Add6~13_sumout ;
wire \tcnt~4_combout ;
wire \Add6~14 ;
wire \Add6~9_sumout ;
wire \tcnt~3_combout ;
wire \Add6~10 ;
wire \Add6~5_sumout ;
wire \tcnt~2_combout ;
wire \Add5~29_sumout ;
wire \Add5~25_sumout ;
wire \always10~1_combout ;
wire \Add6~6 ;
wire \Add6~33_sumout ;
wire \tcnt~9_combout ;
wire \Add6~34 ;
wire \Add6~29_sumout ;
wire \tcnt~8_combout ;
wire \Add6~30 ;
wire \Add6~25_sumout ;
wire \tcnt~7_combout ;
wire \Add6~26 ;
wire \Add6~21_sumout ;
wire \tcnt~6_combout ;
wire \Add6~22 ;
wire \Add6~89_sumout ;
wire \tcnt~23_combout ;
wire \Add6~90 ;
wire \Add6~85_sumout ;
wire \tcnt~22_combout ;
wire \tcnt[10]~DUPLICATE_q ;
wire \Add6~86 ;
wire \Add6~93_sumout ;
wire \tcnt~24_combout ;
wire \Add6~94 ;
wire \Add6~109_sumout ;
wire \tcnt~28_combout ;
wire \Add6~110 ;
wire \Add6~105_sumout ;
wire \tcnt~27_combout ;
wire \Add6~106 ;
wire \Add6~101_sumout ;
wire \tcnt~26_combout ;
wire \Add6~102 ;
wire \Add6~97_sumout ;
wire \tcnt~25_combout ;
wire \Add5~41_sumout ;
wire \Add5~37_sumout ;
wire \always10~3_combout ;
wire \Add5~13_sumout ;
wire \LessThan2~4_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \regval2_DL[31]_NEW460_RTM0462~combout ;
wire \regs_rtl_1_bypass[72]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a31 ;
wire \regs~25_combout ;
wire \regval2_DL[31]_OTERM461 ;
wire \tlim~17_combout ;
wire \tlim~11_combout ;
wire \regval2_DL[30]_NEW457_RTM0459~combout ;
wire \regs_rtl_1_bypass[70]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a30 ;
wire \regs~26_combout ;
wire \regval2_DL[30]_OTERM458 ;
wire \regval2_DL[30]~DUPLICATE_q ;
wire \tlim~18_combout ;
wire \LessThan2~2_combout ;
wire \Add5~33_sumout ;
wire \regval2_DL[28]_NEW481_RTM0483~combout ;
wire \regs_rtl_1_bypass[66]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a28 ;
wire \regs~18_combout ;
wire \regval2_DL[28]_OTERM482 ;
wire \tlim~10_combout ;
wire \tlim~20_combout ;
wire \LessThan2~6_combout ;
wire \tlim~19_combout ;
wire \LessThan2~7_combout ;
wire \always10~2_combout ;
wire \Add5~21_sumout ;
wire \Add5~17_sumout ;
wire \always10~0_combout ;
wire \always10~4_combout ;
wire \Add5~6 ;
wire \Add5~46 ;
wire \Add5~50 ;
wire \Add5~66 ;
wire \Add5~58 ;
wire \Add5~62 ;
wire \Add5~9_sumout ;
wire \always10~5_combout ;
wire \Add6~98 ;
wire \Add6~61_sumout ;
wire \tcnt~16_combout ;
wire \Add6~62 ;
wire \Add6~125_sumout ;
wire \tcnt~32_combout ;
wire \Add6~126 ;
wire \Add6~121_sumout ;
wire \tcnt~31_combout ;
wire \Add5~101_sumout ;
wire \Add5~97_sumout ;
wire \Add5~93_sumout ;
wire \always10~10_combout ;
wire \Add5~89_sumout ;
wire \always10~11_combout ;
wire \Add6~50 ;
wire \Add6~77_sumout ;
wire \tcnt~20_combout ;
wire \Add6~78 ;
wire \Add6~46 ;
wire \Add6~41_sumout ;
wire \tcnt~11_combout ;
wire \Add5~121_sumout ;
wire \Add5~125_sumout ;
wire \always10~12_combout ;
wire \Add5~105_sumout ;
wire \Equal5~1_combout ;
wire \Add5~113_sumout ;
wire \Add5~109_sumout ;
wire \always10~13_combout ;
wire \Add5~81_sumout ;
wire \Add5~85_sumout ;
wire \always10~9_combout ;
wire \Add5~65_sumout ;
wire \Add5~73_sumout ;
wire \Add5~77_sumout ;
wire \Add5~69_sumout ;
wire \always10~8_combout ;
wire \always10~14_combout ;
wire \Add6~42 ;
wire \Add6~37_sumout ;
wire \tcnt~10_combout ;
wire \Add6~38 ;
wire \Add6~73_sumout ;
wire \tcnt~19_combout ;
wire \Add5~61_sumout ;
wire \Add5~57_sumout ;
wire \always10~7_combout ;
wire \Add6~70 ;
wire \Add6~65_sumout ;
wire \tcnt~17_combout ;
wire \comb~16_combout ;
wire \wregval_ML~85_combout ;
wire \Equal2~8_combout ;
wire \Equal2~9_combout ;
wire \wregval_ML~60_combout ;
wire \wregval_ML~86_combout ;
wire \wregval_ML[31]_OTERM133 ;
wire \pcpred_DL[31]~DUPLICATE_q ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \Add4~54 ;
wire \Add4~58 ;
wire \Add4~61_sumout ;
wire \pcgood_B[31]~13_combout ;
wire \pcgood_B[31]~50_combout ;
wire \PC~58_combout ;
wire \PC~59_combout ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~118 ;
wire \Add0~58 ;
wire \Add0~62 ;
wire \Add0~66 ;
wire \Add0~70 ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \PC~40_combout ;
wire \pcplus_DL~4_combout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \regs_rtl_0_bypass[54]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \regs~58_combout ;
wire \regval1_DL[22]_NEW361_RTM0363~combout ;
wire \regval1_DL[22]_OTERM362 ;
wire \regval1_DL[20]_NEW367_RTM0369~combout ;
wire \regs_rtl_0_bypass[50]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \regs~56_combout ;
wire \regval1_DL[20]_OTERM368 ;
wire \regval1_DL[19]_NEW370_RTM0372~combout ;
wire \regs_rtl_0_bypass[48]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \regs~55_combout ;
wire \regval1_DL[19]_OTERM371 ;
wire \regval1_DL[19]~DUPLICATE_q ;
wire \regval1_DL[17]_NEW376_RTM0378~combout ;
wire \regs_rtl_0_bypass[44]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \regs~53_combout ;
wire \regval1_DL[17]_OTERM377 ;
wire \regval1_DL[17]~DUPLICATE_q ;
wire \regval1_DL[15]~DUPLICATE_q ;
wire \regval1_DL[13]_NEW388_RTM0390~combout ;
wire \regs_rtl_0_bypass[36]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \regs~49_combout ;
wire \regval1_DL[13]_OTERM389 ;
wire \sxtimm_DL~11_combout ;
wire \sxtimm_DL[11]_OTERM735 ;
wire \sxtimm_DL[11]~DUPLICATE_q ;
wire \sxtimm_DL[10]_OTERM743 ;
wire \sxtimm_DL[10]~DUPLICATE_q ;
wire \regs_rtl_0_bypass[32]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \regs~47_combout ;
wire \regval1_DL[11]_NEW394_RTM0396~combout ;
wire \regval1_DL[11]_OTERM395 ;
wire \imem~57_combout ;
wire \imem~56_combout ;
wire \inst_FL~31_combout ;
wire \sxtimm_DL~9_combout ;
wire \sxtimm_DL[7]_OTERM739 ;
wire \sxtimm_DL[7]~DUPLICATE_q ;
wire \regval1_DL[9]_NEW400_RTM0402~combout ;
wire \regs_rtl_0_bypass[28]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \regs~45_combout ;
wire \regval1_DL[9]_OTERM401 ;
wire \regval1_DL[9]~DUPLICATE_q ;
wire \regval1_DL[8]_NEW499_RTM0501~combout ;
wire \regs_rtl_0_bypass[26]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \regs~12_combout ;
wire \regval1_DL[8]_OTERM500 ;
wire \regval1_DL[8]~DUPLICATE_q ;
wire \imem~62_combout ;
wire \inst_FL~32_combout ;
wire \sxtimm_DL~10_combout ;
wire \sxtimm_DL[5]_OTERM737 ;
wire \regs_rtl_0_bypass[24]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \regs~13_combout ;
wire \regval1_DL[7]_NEW496_RTM0498~combout ;
wire \regval1_DL[7]_OTERM497 ;
wire \regval1_DL[7]~DUPLICATE_q ;
wire \imem~51_combout ;
wire \inst_FL~27_combout ;
wire \sxtimm_DL[4]_OTERM745 ;
wire \regval1_DL[4]_NEW520_RTM0522~combout ;
wire \regs_rtl_0_bypass[18]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \regs~5_combout ;
wire \regval1_DL[4]_OTERM521 ;
wire \regval1_DL[4]~DUPLICATE_q ;
wire \regval1_DL[3]~DUPLICATE_q ;
wire \regval1_DL[3]_NEW517_RTM0519~combout ;
wire \regs_rtl_0_bypass[16]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \regs~6_combout ;
wire \regval1_DL[3]_OTERM518 ;
wire \Add4~66 ;
wire \Add4~2 ;
wire \Add4~70 ;
wire \Add4~74 ;
wire \Add4~78 ;
wire \Add4~82 ;
wire \Add4~86 ;
wire \Add4~90 ;
wire \Add4~94 ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~106 ;
wire \Add4~110 ;
wire \Add4~114 ;
wire \Add4~118 ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \pcgood_B[22]~7_combout ;
wire \pcgood_B[22]~44_combout ;
wire \PC~41_combout ;
wire \Add0~78 ;
wire \Add0~94 ;
wire \Add0~98 ;
wire \Add0~102 ;
wire \Add0~82 ;
wire \Add0~86 ;
wire \Add0~90 ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \pcplus_DL~10_combout ;
wire \regval2_DL[31]~DUPLICATE_q ;
wire \aluin2_A[31]~24_combout ;
wire \Selector15~2_combout ;
wire \Equal0~0_combout ;
wire \Selector15~4_combout ;
wire \Selector15~0_combout ;
wire \Selector15~5_combout ;
wire \Selector46~3_combout ;
wire \Selector15~1_combout ;
wire \aluin2_A[3]~3_combout ;
wire \ShiftLeft0~25_combout ;
wire \regval1_DL[14]~DUPLICATE_q ;
wire \ShiftLeft0~23_combout ;
wire \regval1_DL[9]~_Duplicate_45DUPLICATE_q ;
wire \regval1_DL[10]~_Duplicate_54 ;
wire \regval1_DL[11]~DUPLICATE_q ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~46_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~47_combout ;
wire \regs_rtl_0_bypass[60]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \regs~65_combout ;
wire \regval1_DL[25]_NEW340_RTM0342~combout ;
wire \regval1_DL[25]_OTERM341 ;
wire \regval1_DL[24]_NEW343_RTM0345~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \regs_rtl_0_bypass[58]~feeder_combout ;
wire \regs~64_combout ;
wire \regval1_DL[24]_OTERM344 ;
wire \regval1_DL[24]~DUPLICATE_q ;
wire \regval1_DL[26]_NEW337_RTM0339~combout ;
wire \regs_rtl_0_bypass[62]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \regs~66_combout ;
wire \regval1_DL[26]_OTERM338 ;
wire \ShiftLeft0~48_combout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftLeft0~50_combout ;
wire \Selector15~6_combout ;
wire \regval2_DL[25]~DUPLICATE_q ;
wire \sxtimm_DL[11]~_Duplicate_23 ;
wire \regval2_DL[11]~_Duplicate_39 ;
wire \regval2_DL[6]~DUPLICATE_q ;
wire \regval2_DL[4]~_Duplicate_43 ;
wire \Add1~106 ;
wire \Add1~6 ;
wire \Add1~118 ;
wire \Add1~110 ;
wire \Add1~126 ;
wire \Add1~114 ;
wire \Add1~10 ;
wire \Add1~122 ;
wire \Add1~2 ;
wire \Add1~62 ;
wire \Add1~66 ;
wire \Add1~86 ;
wire \Add1~90 ;
wire \Add1~70 ;
wire \Add1~74 ;
wire \Add1~102 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~78 ;
wire \Add1~82 ;
wire \Add1~54 ;
wire \Add1~58 ;
wire \Add1~94 ;
wire \Add1~98 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \regval1_DL[22]~DUPLICATE_q ;
wire \Add2~130_cout ;
wire \Add2~106 ;
wire \Add2~6 ;
wire \Add2~118 ;
wire \Add2~110 ;
wire \Add2~126 ;
wire \Add2~114 ;
wire \Add2~10 ;
wire \Add2~122 ;
wire \Add2~2 ;
wire \Add2~62 ;
wire \Add2~66 ;
wire \Add2~86 ;
wire \Add2~90 ;
wire \Add2~70 ;
wire \Add2~74 ;
wire \Add2~102 ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~78 ;
wire \Add2~82 ;
wire \Add2~54 ;
wire \Add2~58 ;
wire \Add2~94 ;
wire \Add2~98 ;
wire \Add2~38 ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Selector15~3_combout ;
wire \Selector15~7_combout ;
wire \wregval_ML~87_combout ;
wire \wregval_ML[31]_OTERM135 ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \Selector29~0_combout ;
wire \ShiftRight0~62_RTM0303_combout ;
wire \ShiftRight0~62_OTERM301 ;
wire \ShiftRight0~61_RTM0594_combout ;
wire \ShiftRight0~61_OTERM592 ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~60_RTM0299_combout ;
wire \ShiftRight0~60_OTERM297 ;
wire \ShiftRight0~59_RTM0590_combout ;
wire \ShiftRight0~59_OTERM588 ;
wire \ShiftRight0~2_combout ;
wire \Selector46~0_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector36~3_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~23_combout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~39_combout ;
wire \Selector36~2_combout ;
wire \regval2_DL[10]~_Duplicate_38 ;
wire \sxtimm_DL[10]~_Duplicate_22 ;
wire \aluimm_DL~_Duplicate_8 ;
wire \aluin2_A[10]~6_combout ;
wire \Selector36~4_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector36~5_combout ;
wire \Selector36~6_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~44_combout ;
wire \Selector35~4_combout ;
wire \ShiftLeft0~58_combout ;
wire \Selector35~0_combout ;
wire \Add1~85_sumout ;
wire \aluin2_A[11]~29_combout ;
wire \Selector35~1_combout ;
wire \Add2~85_sumout ;
wire \Selector35~2_combout ;
wire \Selector35~3_combout ;
wire \regval2_DL[14]~_Duplicate_41 ;
wire \aluin2_A[14]~12_combout ;
wire \Selector32~4_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~41_combout ;
wire \Selector32~0_combout ;
wire \sxtimm_DL[4]~_Duplicate_26 ;
wire \aluimm_DL~_Duplicate_20 ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \Selector32~3_combout ;
wire \Add1~73_sumout ;
wire \Selector32~5_combout ;
wire \Add2~73_sumout ;
wire \Selector32~6_combout ;
wire \Selector44~4_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~54_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector44~1_combout ;
wire \Selector44~2_combout ;
wire \Add2~117_sumout ;
wire \Add1~117_sumout ;
wire \Selector44~3_combout ;
wire \aluout_AL~1_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector43~5_combout ;
wire \Selector43~3_combout ;
wire \Add1~109_sumout ;
wire \Add2~109_sumout ;
wire \Selector43~4_combout ;
wire \aluout_AL~2_combout ;
wire \Add2~125_sumout ;
wire \Selector42~2_combout ;
wire \Add1~125_sumout ;
wire \Selector42~3_combout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector42~1_combout ;
wire \aluout_AL~3_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~30_combout ;
wire \Selector41~1_combout ;
wire \ShiftRight0~19_combout ;
wire \regval1_DL[18]~_Duplicate_35 ;
wire \aluin2_A[0]~0_Duplicate_35 ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~53_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector41~0_combout ;
wire \aluout_AL~4_combout ;
wire \ShiftLeft0~8_combout ;
wire \Selector40~3_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~30_combout ;
wire \Selector40~0_combout ;
wire \aluout_AL~5_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector39~3_combout ;
wire \Selector39~8_combout ;
wire \Selector46~11_combout ;
wire \aluimm_DL~_Duplicate_18 ;
wire \aluin2_A[7]~9_combout ;
wire \Selector39~4_combout ;
wire \Selector39~5_combout ;
wire \Add2~121_sumout ;
wire \Add1~121_sumout ;
wire \Selector39~6_combout ;
wire \aluout_AL~6_combout ;
wire \ShiftRight0~10_combout ;
wire \Selector38~3_combout ;
wire \Selector38~4_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~4_combout ;
wire \regval1_DL[16]~_Duplicate_51 ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~7_combout ;
wire \Selector38~0_combout ;
wire \aluout_AL~7_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector37~4_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \aluimm_DL~_Duplicate_14 ;
wire \aluin2_A[9]~7_combout ;
wire \Selector37~2_combout ;
wire \Add2~61_sumout ;
wire \Add1~61_sumout ;
wire \Selector37~3_combout ;
wire \aluout_AL~8_combout ;
wire \aluout_AL~9_combout ;
wire \aluout_AL~10_combout ;
wire \aluimm_DL~_Duplicate_10 ;
wire \aluin2_A[12]~14_combout ;
wire \regval1_DL[12]~_Duplicate_37 ;
wire \Selector34~1_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~33_combout ;
wire \Selector34~2_combout ;
wire \Add2~89_sumout ;
wire \Add1~89_sumout ;
wire \Selector34~4_combout ;
wire \aluout_AL~11_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftRight0~40_combout ;
wire \Selector33~0_combout ;
wire \Add1~69_sumout ;
wire \Add2~69_sumout ;
wire \Selector33~6_combout ;
wire \aluout_AL~12_combout ;
wire \Selector32~7_combout ;
wire \aluout_AL~13_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \wregval_ML~84_combout ;
wire \wregval_ML[31]_OTERM131 ;
wire \wregval_ML[25]_OTERM97 ;
wire \wregval_ML~88_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \regs~7_combout ;
wire \regval1_DL[2]_OTERM515 ;
wire \pcgood_B[2]~14_combout ;
wire \Equal1~15_combout ;
wire \Add4~1_sumout ;
wire \pcgood_B[3]~0_combout ;
wire \Add3~1_sumout ;
wire \Equal1~16_combout ;
wire \Add4~73_sumout ;
wire \pcgood_B[5]~16_combout ;
wire \Equal1~18_combout ;
wire \Add0~6 ;
wire \Add0~13_sumout ;
wire \pcpred_DL~7_combout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \Add4~77_sumout ;
wire \pcgood_B[6]~17_combout ;
wire \Equal1~19_combout ;
wire \Add3~69_sumout ;
wire \Add4~69_sumout ;
wire \pcgood_B[4]~15_combout ;
wire \Equal1~17_combout ;
wire \pcplus_DL~12_combout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \pcpred_DL[7]~DUPLICATE_q ;
wire \Add4~81_sumout ;
wire \pcgood_B[7]~18_combout ;
wire \Equal1~20_combout ;
wire \Equal1~21_combout ;
wire \Add4~5_sumout ;
wire \pcgood_B[17]~2_combout ;
wire \Equal1~0_combout ;
wire \Add4~21_sumout ;
wire \pcgood_B[21]~6_combout ;
wire \Equal1~4_combout ;
wire \Add4~9_sumout ;
wire \pcgood_B[18]~3_combout ;
wire \Equal1~1_combout ;
wire \Equal1~5_combout ;
wire \Add4~17_sumout ;
wire \pcgood_B[20]~5_combout ;
wire \Equal1~3_combout ;
wire \Add4~13_sumout ;
wire \pcgood_B[19]~4_combout ;
wire \Equal1~2_combout ;
wire \Equal1~6_combout ;
wire \Add3~98 ;
wire \Add3~102 ;
wire \Add3~106 ;
wire \Add3~109_sumout ;
wire \Equal1~30_combout ;
wire \Add3~101_sumout ;
wire \Equal1~28_combout ;
wire \Add4~117_sumout ;
wire \pcgood_B[16]~26_combout ;
wire \Equal1~32_Duplicate_36 ;
wire \Add3~105_sumout ;
wire \Add4~105_sumout ;
wire \pcgood_B[13]~23_combout ;
wire \Equal1~29_combout ;
wire \Add4~97_sumout ;
wire \pcgood_B[11]~21_combout ;
wire \Equal1~27_combout ;
wire \Add4~113_sumout ;
wire \pcgood_B[15]~25_combout ;
wire \Equal1~31_combout ;
wire \Equal1~33_combout ;
wire \Add0~9_sumout ;
wire \pcpred_DL~8_combout ;
wire \Add4~89_sumout ;
wire \pcgood_B[9]~20_combout ;
wire \Add3~82 ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \Equal1~25_combout ;
wire \Add4~85_sumout ;
wire \pcgood_B[8]~19_combout ;
wire \Equal1~24_combout ;
wire \Selector46~8_Duplicate_31 ;
wire \Selector46~7_RESYN1048_BDD1049 ;
wire \Selector46~7_combout ;
wire \Selector46~4_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~3_Duplicate_65 ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~31_Duplicate_64 ;
wire \Selector46~9_combout ;
wire \Add1~105_sumout ;
wire \Add2~105_sumout ;
wire \Selector46~5_combout ;
wire \Selector46~24_combout ;
wire \PC~29_combout ;
wire \PC[1]_OTERM578 ;
wire \PC~28_combout ;
wire \PC[1]_OTERM576 ;
wire \PC[1]_OTERM574 ;
wire \PC[1]_OTERM331 ;
wire \pcpred_FL~3_combout ;
wire \pcplus_DL~14_combout ;
wire \Equal1~23_combout ;
wire \PC[0]_OTERM580 ;
wire \PC~27_combout ;
wire \PC[0]_OTERM582 ;
wire \PC[0]_OTERM333 ;
wire \pcpred_FL~2_combout ;
wire \pcplus_DL~13_combout ;
wire \Equal1~22_combout ;
wire \Equal1~26_combout ;
wire \Add4~26 ;
wire \Add4~42 ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \pcgood_B[25]~10_combout ;
wire \Equal1~10_combout ;
wire \Add4~45_sumout ;
wire \pcgood_B[24]~9_combout ;
wire \Equal1~9_combout ;
wire \Add3~26 ;
wire \Add3~41_sumout ;
wire \Equal1~8_Duplicate_37 ;
wire \Equal1~13_combout ;
wire \Equal1~11_combout ;
wire \Add4~57_sumout ;
wire \pcgood_B[30]~12_combout ;
wire \Equal1~12_combout ;
wire \Equal1~14_combout ;
wire \Equal1~7_combout ;
wire \Equal1~34_combout ;
wire \PC~55_combout ;
wire \PC[29]~DUPLICATE_q ;
wire \Add0~105_sumout ;
wire \pcplus_DL~8_combout ;
wire \pcpred_DL[29]~DUPLICATE_q ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \pcgood_B[30]~49_combout ;
wire \PC~57_combout ;
wire \Add0~109_sumout ;
wire \pcplus_DL~9_combout ;
wire \aluin2_A[30]~23_combout ;
wire \Selector16~0_combout ;
wire \Selector16~4_combout ;
wire \Selector16~2_combout ;
wire \Selector16~3_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector16~1_combout ;
wire \Selector16~5_combout ;
wire \Selector25~0_combout ;
wire \Add1~45_sumout ;
wire \Add2~45_sumout ;
wire \Selector16~6_combout ;
wire \Selector16~7_combout ;
wire \wregval_ML~92_combout ;
wire \wregval_ML[30]_OTERM111 ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \wregval_ML~89_combout ;
wire \wregval_ML[30]_OTERM107 ;
wire \wregval_ML~90_combout ;
wire \wregval_ML~91_combout ;
wire \wregval_ML[30]_OTERM109 ;
wire \wregval_ML~93_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a29 ;
wire \regs~27_combout ;
wire \regval2_DL[29]_OTERM455 ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \wregval_M[29]~14_combout ;
wire \Add2~41_sumout ;
wire \aluimm_DL~_Duplicate_26DUPLICATE_q ;
wire \aluin2_A[29]~22_combout ;
wire \Selector17~3_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~40_combout ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \Selector17~2_combout ;
wire \Add1~41_sumout ;
wire \Selector17~4_combout ;
wire \wregval_ML~94_combout ;
wire \wregval_ML~34_combout ;
wire \wregval_ML~95_combout ;
wire \wregval_ML~96_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a26 ;
wire \regs~20_combout ;
wire \regval2_DL[26]_NEW475_RTM0477~combout ;
wire \regval2_DL[26]_OTERM476 ;
wire \tlim~12_combout ;
wire \Add5~49_sumout ;
wire \Add5~45_sumout ;
wire \Add5~10 ;
wire \Add5~53_sumout ;
wire \always10~6_combout ;
wire \Add6~45_sumout ;
wire \tcnt~12_combout ;
wire \wregval_ML~71_combout ;
wire \wregval_ML~72_combout ;
wire \wregval_ML[26]_OTERM115 ;
wire \pcplus_AL[26]~feeder_combout ;
wire \aluin2_A[26]~30_combout ;
wire \Selector20~3_combout ;
wire \Add2~93_sumout ;
wire \Selector20~1_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector20~0_combout ;
wire \Selector20~2_combout ;
wire \Add1~93_sumout ;
wire \Selector20~4_combout ;
wire \wregval_ML~73_combout ;
wire \wregval_ML[26]_OTERM117 ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \wregval_ML~70_combout ;
wire \wregval_ML[26]_OTERM113 ;
wire \wregval_ML~74_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a25 ;
wire \regs~28_combout ;
wire \regval2_DL[25]_OTERM452 ;
wire \regval2_AL[25]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \wregval_ML~97_combout ;
wire \wregval_ML[25]_OTERM101 ;
wire \wregval_ML~98_combout ;
wire \wregval_ML~99_combout ;
wire \wregval_ML[25]_OTERM103 ;
wire \aluin2_A[25]~26_combout ;
wire \Selector21~0_combout ;
wire \Add2~57_sumout ;
wire \Add1~57_sumout ;
wire \Selector21~1_combout ;
wire \Selector21~3_combout ;
wire \Selector21~4_combout ;
wire \Selector21~2_combout ;
wire \Selector21~5_combout ;
wire \ShiftLeft0~53_combout ;
wire \Selector21~6_combout ;
wire \Selector21~7_combout ;
wire \wregval_ML~100_combout ;
wire \wregval_ML[25]_OTERM105 ;
wire \wregval_ML~101_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \regs~57_combout ;
wire \regval1_DL[21]_OTERM365 ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~51_combout ;
wire \aluin2_A[24]~25_combout ;
wire \Selector22~2_combout ;
wire \Selector22~1_combout ;
wire \Selector22~0_combout ;
wire \Selector22~3_combout ;
wire \Selector22~4_combout ;
wire \Add1~53_sumout ;
wire \Add2~53_sumout ;
wire \Selector22~5_combout ;
wire \Selector22~6_combout ;
wire \wregval_ML~75_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \wregval_M[24]~13_combout ;
wire \wregval_M[24]~12_combout ;
wire \wregval_ML~76_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a23 ;
wire \regs~22_combout ;
wire \regval2_DL[23]_OTERM470 ;
wire \aluin2_A[23]~28_combout ;
wire \Selector23~1_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector23~0_combout ;
wire \Selector39~1_combout ;
wire \Selector23~4_combout ;
wire \Add1~81_sumout ;
wire \Add2~81_sumout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \wregval_ML~78_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \wregval_ML~77_combout ;
wire \HexOut[23]~17_combout ;
wire \always7~0_combout ;
wire \comb~17_combout ;
wire \comb~18_combout ;
wire \wregval_ML~79_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a22 ;
wire \regs_rtl_1_bypass[54]~feeder_combout ;
wire \regs~23_combout ;
wire \regval2_DL[22]_NEW466_RTM0468~combout ;
wire \regval2_DL[22]_OTERM467 ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \comb~19_combout ;
wire \aluimm_DL~_Duplicate_24DUPLICATE_q ;
wire \sxtimm_DL[15]~_Duplicate_31 ;
wire \Equal0~1_combout ;
wire \Selector24~0_combout ;
wire \aluin2_A[22]~27_combout ;
wire \Selector24~4_combout ;
wire \Selector28~5_combout ;
wire \Selector24~3_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector24~2_combout ;
wire \Add2~77_sumout ;
wire \Add1~77_sumout ;
wire \Selector24~1_combout ;
wire \Selector24~5_combout ;
wire \aluout_AL[22]~feeder_combout ;
wire \wregval_ML~80_combout ;
wire \HexOut[22]~16_combout ;
wire \comb~20_combout ;
wire \comb~21_combout ;
wire \wregval_ML~81_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \regs~50_combout ;
wire \regval1_DL[14]_OTERM386 ;
wire \Add4~109_sumout ;
wire \pcgood_B[14]~24_combout ;
wire \pcgood_B[14]~35_combout ;
wire \PC~20_combout ;
wire \Add0~41_sumout ;
wire \pcplus_DL~16_combout ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \pcgood_B[15]~36_combout ;
wire \PC~21_combout ;
wire \PC~22_combout ;
wire \Add0~45_sumout ;
wire \pcpred_DL~13_combout ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \pcgood_B[16]~51_combout ;
wire \PC~60_combout ;
wire \PC~61_combout ;
wire \Add0~117_sumout ;
wire \pcpred_DL~14_combout ;
wire \Add3~118 ;
wire \Add3~5_sumout ;
wire \pcgood_B[17]~39_combout ;
wire \PC~31_combout ;
wire \Add0~57_sumout ;
wire \pcplus_DL~1_combout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \pcgood_B[18]~40_combout ;
wire \PC~32_combout ;
wire \PC~33_combout ;
wire \PC[18]~DUPLICATE_q ;
wire \Add0~61_sumout ;
wire \pcplus_DL~2_combout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \pcgood_B[19]~41_combout ;
wire \PC~35_combout ;
wire \PC[19]~DUPLICATE_q ;
wire \Add0~65_sumout ;
wire \pcpred_DL~0_combout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \pcgood_B[20]~42_combout ;
wire \PC~36_combout ;
wire \PC~37_combout ;
wire \Add0~69_sumout ;
wire \pcplus_DL~3_combout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \pcgood_B[21]~43_combout ;
wire \PC~39_combout ;
wire \Add0~73_sumout ;
wire \pcpred_DL~1_combout ;
wire \aluin2_A[21]~21_combout ;
wire \Selector25~1_combout ;
wire \Selector25~4_combout ;
wire \ShiftLeft0~32_combout ;
wire \Selector25~3_combout ;
wire \Add1~33_sumout ;
wire \Add2~33_sumout ;
wire \Selector25~2_combout ;
wire \Selector25~5_combout ;
wire \Selector25~6_combout ;
wire \wregval_ML~105_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \wregval_ML~102_combout ;
wire \HexOut[21]~15_combout ;
wire \wregval_ML~103_combout ;
wire \wregval_ML~104_combout ;
wire \wregval_ML~106_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \regs~67_combout ;
wire \regval1_DL[27]_OTERM335 ;
wire \Add4~50 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \Add3~37_sumout ;
wire \pcgood_B[28]~56_combout ;
wire \PC~46_combout ;
wire \PC~47_combout ;
wire \PC[28]~DUPLICATE_q ;
wire \Add0~89_sumout ;
wire \pcpred_DL~2_combout ;
wire \aluimm_DL~_Duplicate_24 ;
wire \aluin2_A[28]~5_combout ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \Selector18~2_combout ;
wire \Selector18~3_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector18~4_combout ;
wire \Add2~37_sumout ;
wire \Add1~37_sumout ;
wire \Selector18~5_combout ;
wire \Selector18~6_combout ;
wire \wregval_ML~63_combout ;
wire \wregval_ML[28]_OTERM129 ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \wregval_ML~59_combout ;
wire \wregval_ML[28]_OTERM125 ;
wire \wregval_ML~61_combout ;
wire \wregval_ML~62_combout ;
wire \wregval_ML[28]_OTERM127 ;
wire \wregval_ML~64_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \regs~61_combout ;
wire \regval1_DL[28]_OTERM353 ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftLeft0~29_combout ;
wire \Selector26~0_combout ;
wire \aluin2_A[20]~20_combout ;
wire \Selector26~1_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \wregval_ML~130_combout ;
wire \comb~34_combout ;
wire \HexOut[20]~14_combout ;
wire \comb~35_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \comb~33_combout ;
wire \wregval_ML~131_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a19 ;
wire \regs~42_combout ;
wire \regval2_DL[19]_OTERM410 ;
wire \regval2_AL[19]~feeder_combout ;
wire \HexOut[19]~13_combout ;
wire \comb~36_combout ;
wire \comb~37_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \wregval_ML~139_combout ;
wire \ShiftLeft0~26_combout ;
wire \Selector27~0_combout ;
wire \aluin2_A[19]~19_combout ;
wire \Selector27~1_combout ;
wire \Add1~25_sumout ;
wire \Add2~25_sumout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \aluout_AL[19]~DUPLICATE_q ;
wire \wregval_ML~132_combout ;
wire \wregval_ML~133_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \regs~54_combout ;
wire \regval1_DL[18]_OTERM374 ;
wire \regval1_DL[18]~DUPLICATE_q ;
wire \aluin2_A[18]~18_combout ;
wire \Selector28~1_combout ;
wire \Selector28~6_combout ;
wire \Selector28~4_combout ;
wire \ShiftLeft0~20_combout ;
wire \Selector28~2_combout ;
wire \Add2~21_sumout ;
wire \Add1~21_sumout ;
wire \Selector28~3_combout ;
wire \Selector28~7_combout ;
wire \Selector28~8_combout ;
wire \wregval_ML~135_combout ;
wire \HexOut[18]~12_combout ;
wire \comb~38_combout ;
wire \comb~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \wregval_ML~134_combout ;
wire \wregval_ML~136_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a17 ;
wire \regs~44_combout ;
wire \regval2_DL[17]_OTERM404 ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \comb~40_combout ;
wire \ShiftLeft0~16_combout ;
wire \Selector29~1_combout ;
wire \regval2_DL[17]~_Duplicate_36 ;
wire \sxtimm_DL[15]~_Duplicate_21 ;
wire \aluin2_A[17]~17_combout ;
wire \Selector29~2_combout ;
wire \Add2~17_sumout ;
wire \ShiftRight0~16_combout ;
wire \Selector29~3_combout ;
wire \Add1~17_sumout ;
wire \Selector29~4_combout ;
wire \Selector29~5_combout ;
wire \wregval_ML~137_combout ;
wire \HexOut[17]~11_combout ;
wire \comb~41_combout ;
wire \comb~42_combout ;
wire \wregval_ML~138_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regs~2_combout ;
wire \regval2_DL[0]_OTERM524 ;
wire \aluin2_A[0]~0_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector45~5_combout ;
wire \Selector45~1_combout ;
wire \Add1~5_sumout ;
wire \Add2~5_sumout ;
wire \Selector45~2_combout ;
wire \Selector45~3_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~21_combout ;
wire \Selector45~0_combout ;
wire \Selector45~6_combout ;
wire \aluout_AL[25]~DUPLICATE_q ;
wire \Selector19~1_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector19~2_combout ;
wire \aluin2_A[27]~31_combout ;
wire \Selector19~3_combout ;
wire \Add1~97_sumout ;
wire \Add2~97_sumout ;
wire \Selector19~0_combout ;
wire \Selector19~4_combout ;
wire \Equal2~4_combout ;
wire \Equal2~4_OTERM307 ;
wire \Equal2~3_combout ;
wire \Equal2~3_OTERM309 ;
wire \Equal2~2_combout ;
wire \Equal2~2_OTERM305 ;
wire \Equal2~5_combout ;
wire \Equal2~1_combout ;
wire \Equal2~0_combout ;
wire \Equal2~6_combout ;
wire \wregval_M[24]~11_combout ;
wire \HexOut[14]~9_combout ;
wire \comb~26_combout ;
wire \comb~27_combout ;
wire \wregval_ML~123_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \wregval_ML~122_combout ;
wire \wregval_ML~124_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \regs~63_combout ;
wire \regval1_DL[30]_OTERM347 ;
wire \regval1_DL[30]~DUPLICATE_q ;
wire \ShiftRight0~14_combout ;
wire \Selector33~2_combout ;
wire \aluimm_DL~_Duplicate_2 ;
wire \regval2_DL[13]~_Duplicate_37 ;
wire \aluin2_A[13]~13_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector33~1_combout ;
wire \Selector33~5_combout ;
wire \wregval_ML~125_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \comb~28_combout ;
wire \comb~29_combout ;
wire \comb~30_combout ;
wire \wregval_ML~126_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \regs~48_combout ;
wire \regval1_DL[12]_OTERM392 ;
wire \Add4~101_sumout ;
wire \pcgood_B[12]~22_combout ;
wire \pcgood_B[12]~33_combout ;
wire \PC~16_combout ;
wire \Add0~33_sumout ;
wire \pcpred_DL~11_combout ;
wire \wregval_ML~128_combout ;
wire \HexOut[12]~8_combout ;
wire \comb~31_combout ;
wire \comb~32_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \wregval_ML~127_combout ;
wire \wregval_ML~129_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \regs~46_combout ;
wire \regval1_DL[10]_NEW397_RTM0399~combout ;
wire \regval1_DL[10]_OTERM398 ;
wire \regval1_DL[10]~DUPLICATE_q ;
wire \Add4~93_sumout ;
wire \Add3~90 ;
wire \Add3~93_sumout ;
wire \pcgood_B[10]~52_combout ;
wire \PC~12_combout ;
wire \Add0~25_sumout ;
wire \pcpred_DL~9_combout ;
wire \Add3~94 ;
wire \Add3~97_sumout ;
wire \pcgood_B[11]~32_combout ;
wire \PC~13_combout ;
wire \PC~14_combout ;
wire \Add0~29_sumout ;
wire \pcpred_DL~10_combout ;
wire \wregval_ML~117_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \wregval_ML~114_combout ;
wire \HexOut[11]~7_combout ;
wire \wregval_ML~115_combout ;
wire \wregval_ML~116_combout ;
wire \wregval_ML~118_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a10 ;
wire \regs~30_combout ;
wire \regval2_DL[10]_OTERM446 ;
wire \regval2_DL[10]~DUPLICATE_q ;
wire \tlim~22_combout ;
wire \tlim[10]~DUPLICATE_q ;
wire \HexOut[10]~6_combout ;
wire \wregval_ML~108_combout ;
wire \wregval_ML~109_combout ;
wire \wregval_ML~110_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \wregval_ML~107_combout ;
wire \wregval_ML~111_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \regs_rtl_0_bypass[56]~feeder_combout ;
wire \regs~59_combout ;
wire \regval1_DL[23]_OTERM359 ;
wire \regval1_DL[23]~DUPLICATE_q ;
wire \Add4~41_sumout ;
wire \pcgood_B[23]~8_combout ;
wire \pcgood_B[23]~45_combout ;
wire \PC~48_combout ;
wire \PC~49_combout ;
wire \Add0~93_sumout ;
wire \pcpred_DL~3_combout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \pcgood_B[24]~46_combout ;
wire \PC~50_combout ;
wire \PC~51_combout ;
wire \Add0~97_sumout ;
wire \pcpred_DL~4_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \pcgood_B[25]~47_combout ;
wire \PC~52_combout ;
wire \PC~53_combout ;
wire \Add0~101_sumout ;
wire \pcplus_DL~7_combout ;
wire \Add3~50 ;
wire \Add3~29_sumout ;
wire \Add4~29_sumout ;
wire \pcgood_B[26]~64_combout ;
wire \PC~42_combout ;
wire \PC~43_combout ;
wire \Add0~81_sumout ;
wire \pcplus_DL~5_combout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \Add4~33_sumout ;
wire \pcgood_B[27]~60_combout ;
wire \PC~45_combout ;
wire \PC[27]~DUPLICATE_q ;
wire \Add0~85_sumout ;
wire \pcplus_DL~6_combout ;
wire \wregval_ML~68_combout ;
wire \wregval_ML[27]_OTERM123 ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \wregval_ML~65_combout ;
wire \wregval_ML[27]_OTERM119 ;
wire \wregval_ML~66_combout ;
wire \wregval_ML~67_combout ;
wire \wregval_ML[27]_OTERM121 ;
wire \wregval_ML~69_combout ;
wire \regs_rtl_1_bypass[64]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a27 ;
wire \regs~19_combout ;
wire \regval2_DL[27]_OTERM479 ;
wire \regval2_DL[27]~_Duplicate_53 ;
wire \aluimm_DL~_Duplicate_6 ;
wire \sxtimm_DL[15]~_Duplicate_19 ;
wire \ShiftRight0~58_RTM0602_combout ;
wire \ShiftRight0~58_OTERM600 ;
wire \ShiftRight0~57_RTM0598_combout ;
wire \ShiftRight0~57_OTERM596_Duplicate ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~8_combout ;
wire \Selector44~5_combout ;
wire \wregval_ML~12_combout ;
wire \Equal10~1_combout ;
wire \Equal10~2_combout ;
wire \wregval_M[9]~0_combout ;
wire \wregval_ML~13_combout ;
wire \comb~22_combout ;
wire \comb~23_combout ;
wire \wregval_ML~82_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \wregval_ML~143_combout ;
wire \wregval_ML~83_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \regs~52_combout ;
wire \regval1_DL[16]_OTERM380 ;
wire \ShiftRight0~20_combout ;
wire \Selector37~7_combout ;
wire \Selector37~5_combout ;
wire \wregval_ML~112_combout ;
wire \HexOut[9]~5_combout ;
wire \wregval_M[9]~17_combout ;
wire \wregval_M[9]~18_combout ;
wire \SW[9]~input_o ;
wire \sdata[9]~9_combout ;
wire \LedrOut[9]~4_combout ;
wire \always8~0_combout ;
wire \wregval_M[9]~16_combout ;
wire \wregval_M[9]~19_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \wregval_M[9]~15_combout ;
wire \wregval_ML~113_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \regs~60_combout ;
wire \regval1_DL[31]_OTERM356 ;
wire \Selector39~2_combout ;
wire \Selector39~7_combout ;
wire \SW[7]~input_o ;
wire \sdata[7]~6_combout ;
wire \wregval_M[7]~3_combout ;
wire \wregval_M[7]~8_combout ;
wire \wregval_M[7]~9_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \wregval_M[7]~2_combout ;
wire \wregval_M[7]~5_combout ;
wire \HexOut[7]~4_combout ;
wire \wregval_M[7]~4_combout ;
wire \LedrOut[7]~3_combout ;
wire \wregval_M[7]~6_combout ;
wire \wregval_M[7]~7_combout ;
wire \wregval_ML~44_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \regs_rtl_0_bypass[22]~feeder_combout ;
wire \regs~14_combout ;
wire \regval1_DL[6]_OTERM494 ;
wire \Add2~9_sumout ;
wire \aluimm_DL~_Duplicate_16 ;
wire \aluin2_A[6]~15_combout ;
wire \Selector40~1_combout ;
wire \Add1~9_sumout ;
wire \Selector40~2_combout ;
wire \Selector40~4_combout ;
wire \wregval_ML~50_combout ;
wire \wregval_ML~47_combout ;
wire \wregval_ML~48_combout ;
wire \SW[6]~input_o ;
wire \sdata[6]~7_combout ;
wire \LedrOut[6]~feeder_combout ;
wire \wregval_ML~46_combout ;
wire \wregval_ML~49_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \wregval_ML~45_combout ;
wire \wregval_ML~51_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \regs~15_combout ;
wire \regval1_DL[5]_OTERM491 ;
wire \regval1_DL[5]~DUPLICATE_q ;
wire \aluimm_DL~_Duplicate_6DUPLICATE_q ;
wire \sxtimm_DL[5]~_Duplicate_27 ;
wire \aluin2_A[5]~10_combout ;
wire \Selector41~2_combout ;
wire \Add2~113_sumout ;
wire \Add1~113_sumout ;
wire \Selector41~3_combout ;
wire \Selector41~4_combout ;
wire \wregval_ML~52_combout ;
wire \wregval_ML[5]_OTERM139 ;
wire \LedrOut[5]~2_combout ;
wire \LedrOut[5]~feeder_combout ;
wire \SW[5]~input_o ;
wire \sdata[5]~8_combout ;
wire \wregval_ML~56_combout ;
wire \HexOut[5]~3_combout ;
wire \wregval_ML~53_combout ;
wire \wregval_ML~54_combout ;
wire \wregval_ML~55_combout ;
wire \wregval_ML~57_combout ;
wire \wregval_ML[5]_OTERM141 ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \wregval_M[5]~10_combout ;
wire \wregval_ML[5]_OTERM137 ;
wire \always13~0_RTM0144_combout ;
wire \wregval_ML[5]_OTERM143 ;
wire \wregval_ML~58_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \regs~8_combout ;
wire \regval1_DL[1]_OTERM512 ;
wire \ShiftLeft0~21_combout ;
wire \Selector43~2_combout ;
wire \Selector43~6_combout ;
wire \wregval_ML~14_combout ;
wire \wregval_ML[3]_OTERM151 ;
wire \KEY[3]~input_o ;
wire \kdata[3]~1_combout ;
wire \SW[3]~input_o ;
wire \sdata[3]~2_combout ;
wire \LedrOut[3]~1_combout ;
wire \comb~12_combout ;
wire \comb~13_combout ;
wire \comb~11_combout ;
wire \HexOut[3]~2_combout ;
wire \comb~10_combout ;
wire \comb~14_combout ;
wire \wregval_ML[3]_OTERM149 ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \comb~9_combout ;
wire \wregval_ML[3]_OTERM147 ;
wire \wregval_ML~15_combout ;
wire \regs_rtl_1_bypass[16]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a3 ;
wire \regs~11_combout ;
wire \regval2_DL[3]_OTERM503 ;
wire \regval2_DL[3]~_Duplicate_42 ;
wire \ShiftLeft0~4_combout ;
wire \ShiftRight0~45_combout ;
wire \Selector34~5_combout ;
wire \Selector34~0_combout ;
wire \Selector34~3_combout ;
wire \dmem~4_combout ;
wire \dmem~5_combout ;
wire \dmem_rtl_0_bypass[0]~feeder_combout ;
wire \dmem~6_combout ;
wire \dmem~7_combout ;
wire \dmem~0_combout ;
wire \dmem~1_combout ;
wire \dmem~2_combout ;
wire \dmem~3_combout ;
wire \dmem~8_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \wregval_M[1]~1_combout ;
wire \wregval_ML~31_combout ;
wire \KEY[1]~input_o ;
wire \kdata[1]~3_combout ;
wire \SW[1]~input_o ;
wire \sdata[1]~4_combout ;
wire \wregval_ML~23_combout ;
wire \tctl~0_combout ;
wire \tctl~1_combout ;
wire \tctl~2_combout ;
wire \always10~15_combout ;
wire \always10~16_combout ;
wire \always10~17_combout ;
wire \always10~18_combout ;
wire \Equal5~2_combout ;
wire \always10~19_combout ;
wire \tctl~3_combout ;
wire \wregval_ML~28_combout ;
wire \LedrOut[1]~0_combout ;
wire \wregval_ML~25_combout ;
wire \wregval_ML~27_combout ;
wire \sctrl~2_combout ;
wire \sctrl[1]_OTERM85 ;
wire \SW[0]~input_o ;
wire \sdata[0]~0_combout ;
wire \SW[2]~input_o ;
wire \sdata[2]~3_combout ;
wire \Equal7~3_combout ;
wire \sctrl[1]_OTERM83_OTERM608 ;
wire \SW[8]~input_o ;
wire \sdata[8]~5_combout ;
wire \Equal7~4_combout ;
wire \sctrl[1]_OTERM83_OTERM610 ;
wire \Equal7~4_Duplicate_9 ;
wire \Equal7~0_Duplicate_18 ;
wire \sdata[2]~DUPLICATE_q ;
wire \Equal7~3_Duplicate_12 ;
wire \stime[28]_OTERM9_OTERM871 ;
wire \stime[28]_NEW_REG8_NEW622_RTM0624~combout ;
wire \stime[28]_OTERM9_OTERM873 ;
wire \stime[28]_OTERM7_OTERM1065_OTERM1112 ;
wire \stime[28]_OTERM7_OTERM1065_OTERM1110 ;
wire \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096~combout ;
wire \stime[28]_OTERM7_OTERM1065_OTERM1114 ;
wire \stime[28]_OTERM7_NEW_REG1064_OTERM1095 ;
wire \SW[4]~input_o ;
wire \sdata[4]~1_combout ;
wire \Equal7~2_Duplicate_8 ;
wire \stime[28]_OTERM7_OTERM1067_OTERM1106 ;
wire \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093~combout ;
wire \stime[28]_OTERM7_OTERM1067_OTERM1108 ;
wire \stime[28]_OTERM7_OTERM1067_OTERM1104 ;
wire \stime[28]_OTERM7_NEW_REG1066_OTERM1092 ;
wire \sprev[9]_OTERM540 ;
wire \stime[28]_OTERM7_OTERM1063_OTERM1116 ;
wire \stime[28]_OTERM7_OTERM1063_OTERM1118 ;
wire \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099~combout ;
wire \stime[28]_OTERM7_OTERM1063_OTERM1120 ;
wire \stime[28]_OTERM7_NEW_REG1062_OTERM1098 ;
wire \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087~combout ;
wire \stime[28]_OTERM7_OTERM1071_OTERM1132 ;
wire \stime[28]_OTERM7_OTERM1071_OTERM1128 ;
wire \Equal7~4_Duplicate_11 ;
wire \stime[28]_OTERM7_OTERM1071_OTERM1130 ;
wire \stime[28]_OTERM7_NEW_REG1070_OTERM1086 ;
wire \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102~combout ;
wire \stime[28]_OTERM7_OTERM1061_OTERM1138 ;
wire \sprev[5]_OTERM536 ;
wire \stime[28]_OTERM7_OTERM1061_OTERM1136 ;
wire \stime[28]_OTERM7_OTERM1061_OTERM1134 ;
wire \stime[28]_OTERM7_NEW_REG1060_OTERM1101 ;
wire \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090~combout ;
wire \stime[28]_OTERM7_OTERM1069_OTERM1126 ;
wire \stime[28]_OTERM7_OTERM1069_OTERM1122 ;
wire \Equal7~3_Duplicate_14 ;
wire \stime[28]_OTERM7_OTERM1069_OTERM1124 ;
wire \stime[28]_OTERM7_NEW_REG1068_OTERM1089 ;
wire \always12~9_combout ;
wire \stime[28]_NEW_REG10_NEW1076_RTM01078~combout ;
wire \stime[28]_OTERM11_OTERM1084 ;
wire \Equal7~1_Duplicate_15 ;
wire \Equal7~2_Duplicate_6 ;
wire \stime[9]_NEW_REG56_NEW691_RTM0693~combout ;
wire \stime[9]_OTERM57_OTERM909 ;
wire \stime[0]_OTERM33_OTERM753 ;
wire \stime[8]_NEW_REG52_NEW685_RTM0687~combout ;
wire \stime[8]_OTERM53_OTERM885 ;
wire \stime[8]_OTERM53_OTERM883 ;
wire \stime[4]_NEW_REG70_NEW712_RTM0714~combout ;
wire \stime[4]_OTERM71_OTERM939 ;
wire \stime[4]_OTERM71_OTERM937 ;
wire \stime[1]_NEW_REG58_NEW694_RTM0696~combout ;
wire \stime[1]_OTERM59_OTERM897 ;
wire \stime[0]_OTERM33_OTERM757 ;
wire \stime[0]_NEW_REG32_NEW655_RTM0657~combout ;
wire \stime[0]_OTERM33_OTERM759 ;
wire \stime[0]_OTERM33_OTERM755 ;
wire \stime[0]_NEW_REG32_OTERM656 ;
wire \stime~22_combout ;
wire \Add8~58 ;
wire \Add8~101_sumout ;
wire \stime[1]_OTERM59_OTERM893 ;
wire \stime[1]_OTERM59_OTERM895 ;
wire \stime[1]_NEW_REG58_OTERM695 ;
wire \stime~33_combout ;
wire \Add8~102 ;
wire \Add8~97_sumout ;
wire \stime[2]_OTERM63_OTERM875 ;
wire \stime[2]_OTERM63_OTERM877 ;
wire \stime[2]_NEW_REG62_NEW700_RTM0702~combout ;
wire \stime[2]_OTERM63_OTERM879 ;
wire \stime[2]_NEW_REG62_OTERM701 ;
wire \stime~32_combout ;
wire \Add8~98 ;
wire \Add8~93_sumout ;
wire \stime[3]_OTERM67_OTERM923 ;
wire \stime[3]_OTERM67_OTERM925 ;
wire \stime[3]_NEW_REG66_NEW706_RTM0708~combout ;
wire \stime[3]_OTERM67_OTERM927 ;
wire \stime[3]_NEW_REG66_OTERM707 ;
wire \stime~31_combout ;
wire \Add8~94 ;
wire \Add8~89_sumout ;
wire \stime[4]_OTERM71_OTERM935 ;
wire \stime[4]_NEW_REG70_OTERM713 ;
wire \stime~30_combout ;
wire \Add8~90 ;
wire \Add8~53_sumout ;
wire \stime[5]_OTERM47_OTERM803 ;
wire \stime[5]_OTERM47_OTERM805 ;
wire \stime[5]_NEW_REG46_NEW676_RTM0678~combout ;
wire \stime[5]_OTERM47_OTERM807 ;
wire \stime[5]_NEW_REG46_OTERM677 ;
wire \stime~21_combout ;
wire \Add8~54 ;
wire \Add8~86 ;
wire \Add8~81_sumout ;
wire \stime[7]_OTERM43_OTERM851 ;
wire \stime[7]_OTERM43_OTERM853 ;
wire \stime[7]_NEW_REG42_NEW670_RTM0672~combout ;
wire \stime[7]_OTERM43_OTERM855 ;
wire \stime[7]_NEW_REG42_OTERM671 ;
wire \stime~28_combout ;
wire \Add8~82 ;
wire \Add8~77_sumout ;
wire \stime[8]_OTERM53_OTERM881 ;
wire \stime[8]_NEW_REG52_OTERM686 ;
wire \stime~27_combout ;
wire \Add8~78 ;
wire \Add8~49_sumout ;
wire \stime[9]_OTERM57_OTERM905 ;
wire \stime[9]_OTERM57_OTERM907 ;
wire \stime[9]_NEW_REG56_OTERM692 ;
wire \stime~20_combout ;
wire \stime[11]_NEW_REG64_NEW703_RTM0705~combout ;
wire \stime[11]_OTERM65_OTERM891 ;
wire \stime[11]_OTERM65_OTERM889 ;
wire \Add8~50 ;
wire \Add8~73_sumout ;
wire \stime[10]_OTERM61_OTERM911 ;
wire \stime[10]_NEW_REG60_NEW697_RTM0699~combout ;
wire \stime[10]_OTERM61_OTERM915 ;
wire \stime[10]_OTERM61_OTERM913 ;
wire \stime[10]_NEW_REG60_OTERM698 ;
wire \stime~26_combout ;
wire \Add8~74 ;
wire \Add8~69_sumout ;
wire \stime[11]_OTERM65_OTERM887 ;
wire \stime[11]_NEW_REG64_OTERM704 ;
wire \stime~25_combout ;
wire \stime[12]_NEW_REG68_NEW709_RTM0711~combout ;
wire \stime[12]_OTERM69_OTERM945 ;
wire \stime[12]_OTERM69_OTERM943 ;
wire \Add8~70 ;
wire \Add8~65_sumout ;
wire \stime[12]_OTERM69_OTERM941 ;
wire \stime[12]_NEW_REG68_OTERM710 ;
wire \stime~24_combout ;
wire \stime[13]_NEW_REG72_NEW715_RTM0717~combout ;
wire \stime[13]_OTERM73_OTERM951 ;
wire \stime[13]_OTERM73_OTERM949 ;
wire \Add8~66 ;
wire \Add8~61_sumout ;
wire \stime[13]_OTERM73_OTERM947 ;
wire \stime[13]_NEW_REG72_OTERM716 ;
wire \stime~23_combout ;
wire \LessThan3~0_combout ;
wire \always12~3_combout ;
wire \sprev[9]~0_RESYN1058_BDD1059 ;
wire \sprev[9]~0_combout ;
wire \sprev[5]_OTERM534 ;
wire \sprev[8]_OTERM550 ;
wire \sprev[8]_OTERM552 ;
wire \sprev[8]_OTERM313 ;
wire \sprev[9]_OTERM538 ;
wire \sprev[9]_OTERM311 ;
wire \stime~5_combout ;
wire \sprev[5]_OTERM532 ;
wire \sprev[5]_OTERM319 ;
wire \sprev[7]_OTERM556 ;
wire \sprev[7]_OTERM554 ;
wire \sprev[7]_OTERM315 ;
wire \sprev[6]_OTERM564 ;
wire \sprev[6]_OTERM562 ;
wire \sprev[6]_OTERM317 ;
wire \stime~4_combout ;
wire \sprev[1]_OTERM566 ;
wire \sprev[1]_OTERM568 ;
wire \sprev[1]_OTERM327 ;
wire \sprev[0]_OTERM544 ;
wire \sprev[0]_OTERM542 ;
wire \sprev[0]_OTERM329 ;
wire \sprev[2]_OTERM572 ;
wire \sprev[2]_OTERM570 ;
wire \sprev[2]_OTERM325 ;
wire \stime~2_combout ;
wire \sprev[4]_OTERM548~feeder_combout ;
wire \sprev[4]_OTERM548 ;
wire \sprev[4]_OTERM546 ;
wire \sprev[4]_OTERM321 ;
wire \sprev[3]_OTERM560 ;
wire \sprev[3]_OTERM558 ;
wire \sprev[3]_OTERM323 ;
wire \stime~3_combout ;
wire \stime~6_combout ;
wire \stime[28]_OTERM11_OTERM1080 ;
wire \stime[28]_OTERM11_OTERM1082 ;
wire \stime[28]_NEW_REG10_OTERM1077 ;
wire \stime[25]_NEW_REG50_NEW682_RTM0684~combout ;
wire \stime[25]_OTERM51_OTERM843 ;
wire \stime[24]_NEW_REG38_NEW664_RTM0666~combout ;
wire \stime[24]_OTERM39_OTERM837 ;
wire \stime[24]_OTERM39_OTERM835 ;
wire \stime[22]_NEW_REG24_NEW643_RTM0645~combout ;
wire \stime[22]_OTERM25_OTERM813 ;
wire \stime[22]_OTERM25_OTERM811 ;
wire \stime[20]_NEW_REG40_NEW667_RTM0669~combout ;
wire \stime[20]_OTERM41_OTERM783 ;
wire \stime[20]_OTERM41_OTERM781 ;
wire \stime[19]_OTERM55_OTERM931 ;
wire \Add8~62 ;
wire \Add8~21_sumout ;
wire \stime[14]_OTERM23_OTERM767 ;
wire \stime[14]_OTERM23_OTERM769 ;
wire \stime[14]_NEW_REG22_NEW640_RTM0642~combout ;
wire \stime[14]_OTERM23_OTERM771 ;
wire \stime[14]_NEW_REG22_OTERM641 ;
wire \stime~13_combout ;
wire \Add8~22 ;
wire \Add8~18 ;
wire \Add8~13_sumout ;
wire \stime[16]_OTERM35_OTERM899 ;
wire \stime[16]_OTERM35_OTERM901 ;
wire \stime[16]_NEW_REG34_NEW658_RTM0660~combout ;
wire \stime[16]_OTERM35_OTERM903 ;
wire \stime[16]_NEW_REG34_OTERM659 ;
wire \stime~11_combout ;
wire \Add8~14 ;
wire \Add8~9_sumout ;
wire \stime[17]_OTERM49_OTERM863 ;
wire \stime[17]_NEW_REG48_NEW679_RTM0681~combout ;
wire \stime[17]_OTERM49_OTERM867 ;
wire \stime[17]_OTERM49_OTERM865 ;
wire \stime[17]_NEW_REG48_OTERM680 ;
wire \stime~10_combout ;
wire \Add8~10 ;
wire \Add8~5_sumout ;
wire \stime[18]_OTERM45_OTERM917 ;
wire \stime[18]_OTERM45_OTERM919 ;
wire \stime[18]_NEW_REG44_NEW673_RTM0675~combout ;
wire \stime[18]_OTERM45_OTERM921 ;
wire \stime[18]_NEW_REG44_OTERM674 ;
wire \stime~9_combout ;
wire \Add8~6 ;
wire \Add8~1_sumout ;
wire \stime[19]_OTERM55_OTERM929 ;
wire \stime[19]_NEW_REG54_NEW688_RTM0690~combout ;
wire \stime[19]_OTERM55_OTERM933 ;
wire \stime[19]_NEW_REG54_OTERM689 ;
wire \stime~7_combout ;
wire \Add8~2 ;
wire \Add8~45_sumout ;
wire \stime[20]_OTERM41_OTERM779 ;
wire \stime[20]_NEW_REG40_OTERM668 ;
wire \stime~19_combout ;
wire \Add8~46 ;
wire \Add8~41_sumout ;
wire \stime[21]_OTERM37_OTERM821 ;
wire \stime[21]_NEW_REG36_NEW661_RTM0663~combout ;
wire \stime[21]_OTERM37_OTERM825 ;
wire \stime[21]_OTERM37_OTERM823 ;
wire \stime[21]_NEW_REG36_OTERM662 ;
wire \stime~18_combout ;
wire \Add8~42 ;
wire \Add8~37_sumout ;
wire \stime[22]_OTERM25_OTERM809 ;
wire \stime[22]_NEW_REG24_OTERM644 ;
wire \stime~17_combout ;
wire \Add8~38 ;
wire \Add8~33_sumout ;
wire \stime[23]_OTERM29_OTERM785 ;
wire \stime[23]_NEW_REG28_NEW649_RTM0651~combout ;
wire \stime[23]_OTERM29_OTERM789 ;
wire \stime[23]_OTERM29_OTERM787 ;
wire \stime[23]_NEW_REG28_OTERM650 ;
wire \stime~16_combout ;
wire \Add8~34 ;
wire \Add8~29_sumout ;
wire \stime[24]_OTERM39_OTERM833 ;
wire \stime[24]_NEW_REG38_OTERM665 ;
wire \stime~15_combout ;
wire \Add8~30 ;
wire \Add8~25_sumout ;
wire \stime[25]_OTERM51_OTERM839 ;
wire \stime[25]_OTERM51_OTERM841 ;
wire \stime[25]_NEW_REG50_OTERM683 ;
wire \stime~14_combout ;
wire \always12~1_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \stime~0_combout ;
wire \stime~1_combout ;
wire \stime[28]_OTERM9_OTERM869 ;
wire \stime[28]_NEW_REG8_OTERM623 ;
wire \stime[6]_NEW_REG30_NEW652_RTM0654~combout ;
wire \stime[6]_OTERM31_OTERM861 ;
wire \stime[6]_OTERM31_OTERM859 ;
wire \Add8~85_sumout ;
wire \stime[6]_OTERM31_OTERM857 ;
wire \stime[6]_NEW_REG30_OTERM653 ;
wire \stime~29_combout ;
wire \always12~4_combout ;
wire \always12~5_combout ;
wire \always12~6_combout ;
wire \stime[28]_OTERM5_OTERM953 ;
wire \stime[28]_OTERM5_OTERM955 ;
wire \stime[28]_NEW_REG4_NEW619_RTM0621~combout ;
wire \stime[28]_OTERM5_OTERM957 ;
wire \stime[28]_NEW_REG4_OTERM620 ;
wire \Add8~26 ;
wire \Add8~125_sumout ;
wire \stime[26]_OTERM21_OTERM761 ;
wire \stime[26]_OTERM21_OTERM763 ;
wire \stime[26]_NEW_REG20_NEW637_RTM0639~combout ;
wire \stime[26]_OTERM21_OTERM765 ;
wire \stime[26]_NEW_REG20_OTERM638 ;
wire \stime~39_combout ;
wire \Add8~126 ;
wire \Add8~121_sumout ;
wire \stime[27]_OTERM15_OTERM815 ;
wire \stime[27]_OTERM15_OTERM817 ;
wire \stime[27]_NEW_REG14_NEW628_RTM0630~combout ;
wire \stime[27]_OTERM15_OTERM819 ;
wire \stime[27]_NEW_REG14_OTERM629 ;
wire \stime~38_combout ;
wire \stime[28]_OTERM1_OTERM799 ;
wire \Add8~122 ;
wire \Add8~117_sumout ;
wire \stime[28]_OTERM1_OTERM797 ;
wire \stime[28]_NEW_REG0_NEW613_RTM0615~combout ;
wire \stime[28]_OTERM1_OTERM801 ;
wire \stime[28]_NEW_REG0_OTERM614 ;
wire \stime~37_combout ;
wire \stime[30]_NEW_REG18_NEW634_RTM0636~combout ;
wire \stime[30]_OTERM19_OTERM849 ;
wire \stime[30]_OTERM19_OTERM847 ;
wire \stime[30]_OTERM19_OTERM845 ;
wire \stime[30]_NEW_REG18_OTERM635 ;
wire \stime[29]_NEW_REG12_NEW625_RTM0627~combout ;
wire \stime[29]_OTERM13_OTERM777 ;
wire \Add8~118 ;
wire \Add8~113_sumout ;
wire \stime[29]_OTERM13_OTERM773 ;
wire \stime[29]_OTERM13_OTERM775 ;
wire \stime[29]_NEW_REG12_OTERM626 ;
wire \stime~36_combout ;
wire \Add8~114 ;
wire \Add8~109_sumout ;
wire \stime[30]_OTERM17_OTERM827 ;
wire \stime[30]_OTERM17_OTERM829 ;
wire \stime[30]_NEW_REG16_NEW631_RTM0633~combout ;
wire \stime[30]_OTERM17_OTERM831 ;
wire \stime[30]_NEW_REG16_OTERM632 ;
wire \stime~35_combout ;
wire \Add8~110 ;
wire \Add8~105_sumout ;
wire \stime[31]~34_RESYN1030_BDD1031 ;
wire \stime[31]~34_combout ;
wire \always12~8_combout ;
wire \stime~8_RESYN1056_BDD1057 ;
wire \stime~8_combout ;
wire \stime[0]_OTERM33_OTERM753~DUPLICATE_q ;
wire \stime[28]_NEW_REG2_NEW616_RTM0618~combout ;
wire \stime[28]_OTERM3_OTERM963 ;
wire \stime[28]_OTERM3_OTERM961 ;
wire \stime[28]_OTERM3_OTERM959 ;
wire \stime[28]_NEW_REG2_OTERM617 ;
wire \Add8~17_sumout ;
wire \stime[15]_OTERM27_OTERM791 ;
wire \stime[15]_OTERM27_OTERM793 ;
wire \stime[15]_NEW_REG26_NEW646_RTM0648~combout ;
wire \stime[15]_OTERM27_OTERM795 ;
wire \stime[15]_NEW_REG26_OTERM647 ;
wire \stime~12_combout ;
wire \always12~0_combout ;
wire \always12~2_combout ;
wire \always12~7_combout ;
wire \sctrl[0]_OTERM87 ;
wire \always12~10_combout ;
wire \sctrl[1]_OTERM83_OTERM612 ;
wire \sctrl[1]_OTERM83_OTERM604 ;
wire \Equal7~2_combout ;
wire \sctrl[1]_OTERM83_OTERM606 ;
wire \always12~11_combout ;
wire \sctrl~0_combout ;
wire \sctrl[0]_OTERM91 ;
wire \stime~1_RTM094_combout ;
wire \sctrl[0]_OTERM93 ;
wire \Equal7~0_Duplicate_20 ;
wire \sctrl[0]_OTERM89_OTERM1073 ;
wire \Equal7~1_Duplicate_17 ;
wire \sctrl[0]_OTERM89_OTERM1075 ;
wire \always12~9_Duplicate_15 ;
wire \sctrl~1_combout ;
wire \sctrl[1]_OTERM75 ;
wire \sctrl[1]_OTERM81 ;
wire \sctrl[1]_OTERM77 ;
wire \sctrl[1]_OTERM79 ;
wire \sctrl~3_combout ;
wire \wregval_ML~24_combout ;
wire \KEY[2]~input_o ;
wire \kdata[2]~2_combout ;
wire \Equal6~1_combout ;
wire \kctrl[1]_OTERM171 ;
wire \kctrl~2_combout ;
wire \kctrl[1]_OTERM175 ;
wire \kctrl~1_combout ;
wire \kctrl[1]_OTERM173 ;
wire \KEY[0]~input_o ;
wire \kdata[0]~0_combout ;
wire \kdata[0]~DUPLICATE_q ;
wire \Equal6~0_combout ;
wire \kctrl[1]_OTERM169 ;
wire \kctrl[1]_OTERM167 ;
wire \kctrl[0]_OTERM157 ;
wire \Equal6~0_RTM0160_combout ;
wire \kctrl[0]_OTERM159 ;
wire \Equal6~1_RTM0164_combout ;
wire \kctrl[0]_OTERM163 ;
wire \kctrl[0]_OTERM155 ;
wire \kctrl~0_combout ;
wire \kctrl[0]_OTERM153 ;
wire \kctrl~3_combout ;
wire \wregval_ML~26_combout ;
wire \wregval_ML~29_combout ;
wire \wregval_ML~30_combout ;
wire \wregval_ML~32_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a15 ;
wire \regs~37_combout ;
wire \regval2_DL[15]_OTERM425 ;
wire \regval2_DL[15]~DUPLICATE_q ;
wire \Add2~101_sumout ;
wire \aluin2_A[15]~11_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \ShiftRight0~46_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~4_combout ;
wire \wregval_ML~120_combout ;
wire \HexOut[15]~10_combout ;
wire \comb~24_combout ;
wire \comb~25_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \wregval_ML~119_combout ;
wire \wregval_ML~121_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \regs~51_combout ;
wire \regval1_DL[15]_NEW382_RTM0384~combout ;
wire \regval1_DL[15]_OTERM383 ;
wire \Add1~101_sumout ;
wire \Selector31~5_combout ;
wire \aluout_AL~0_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \wregval_ML~5_combout ;
wire \LedrOut[4]~feeder_combout ;
wire \wregval_ML~8_combout ;
wire \wregval_ML~6_combout ;
wire \wregval_ML~7_combout ;
wire \wregval_ML~9_combout ;
wire \wregval_ML~10_combout ;
wire \wregval_ML~11_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a4 ;
wire \regs~17_combout ;
wire \regval2_DL[4]_NEW484_RTM0486~combout ;
wire \regval2_DL[4]_OTERM485 ;
wire \aluin2_A[4]~4_combout ;
wire \ShiftRight0~56_combout ;
wire \Selector42~0_combout ;
wire \Selector42~4_combout ;
wire \aluout_AL[4]~DUPLICATE_q ;
wire \Equal11~0_combout ;
wire \wregval_ML~40_combout ;
wire \wregval_ML~41_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \wregval_ML~39_combout ;
wire \wregval_ML~42_combout ;
wire \LedrOut[8]~feeder_combout ;
wire \wregval_ML~35_combout ;
wire \wregval_ML~37_combout ;
wire \wregval_ML~36_combout ;
wire \wregval_ML~38_combout ;
wire \wregval_ML~43_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a8 ;
wire \regs~32_combout ;
wire \regval2_DL[8]_OTERM440 ;
wire \aluin2_A[8]~8_combout ;
wire \Selector38~1_combout ;
wire \Add1~1_sumout ;
wire \Add2~1_sumout ;
wire \Selector38~2_combout ;
wire \Selector38~5_combout ;
wire \wregval_ML~0_combout ;
wire \HexOut[2]~1_combout ;
wire \wregval_ML~17_combout ;
wire \wregval_ML~18_combout ;
wire \wregval_ML~19_combout ;
wire \wregval_ML~16_combout ;
wire \kdata[2]~DUPLICATE_q ;
wire \wregval_ML~20_combout ;
wire \wregval_ML~21_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \comb~15_combout ;
wire \wregval_ML~22_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a2 ;
wire \regs~10_combout ;
wire \regval2_DL[2]_OTERM506 ;
wire \regval2_DL[2]~_Duplicate_44 ;
wire \aluin2_A[2]~2_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftLeft0~11_combout ;
wire \Selector30~0_combout ;
wire \regval2_DL[16]~DUPLICATE_q ;
wire \aluin2_A[16]~16_combout ;
wire \Selector30~1_combout ;
wire \Add2~13_sumout ;
wire \Add1~13_sumout ;
wire \Selector30~2_combout ;
wire \Selector30~3_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~0_combout ;
wire \aluout_AL[22]~DUPLICATE_q ;
wire \WideNor0~3_combout ;
wire \WideNor0~combout ;
wire \comb~7_combout ;
wire \LedrOut[0]~feeder_combout ;
wire \comb~2_combout ;
wire \comb~3_combout ;
wire \HexOut[0]~0_combout ;
wire \comb~4_combout ;
wire \comb~5_combout ;
wire \comb~6_combout ;
wire \comb~8_combout ;
wire \wregval_ML~3_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \comb~0_combout ;
wire \wregval_ML~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regs~16_combout ;
wire \regval1_DL[0]_OTERM488 ;
wire \regval1_DL[0]~DUPLICATE_q ;
wire \Selector46~26_combout ;
wire \Selector46~25_combout ;
wire \pcgood_B[5]~27_combout ;
wire \PC~3_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \imem~58_combout ;
wire \inst_FL~33_combout ;
wire \sxtimm_DL~12_combout ;
wire \sxtimm_DL[6]_OTERM733 ;
wire \Add3~85_sumout ;
wire \pcgood_B[8]~31_combout ;
wire \PC[8]_OTERM584_OTERM971 ;
wire \PC[8]_OTERM584_OTERM969 ;
wire \PC~10_combout ;
wire \PC[8]_OTERM527 ;
wire \imem~12_combout ;
wire \imem~44_combout ;
wire \imem~43_combout ;
wire \imem~45_combout ;
wire \inst_FL~22_combout ;
wire \regs~3_combout ;
wire \regs~4_combout ;
wire \regs_rtl_0_bypass[68]~feeder_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \regs~62_combout ;
wire \regval1_DL[29]_OTERM350 ;
wire \LessThan1~5_combout ;
wire \Selector46~12_combout ;
wire \Selector46~22_combout ;
wire \regval1_DL[29]~_Duplicate_52 ;
wire \regval2_DL[29]~_Duplicate_52 ;
wire \Selector46~13_combout ;
wire \Selector46~14_combout ;
wire \aluout_A~0_combout ;
wire \Equal0~2_RESYN1050_BDD1051 ;
wire \Equal0~2_combout ;
wire \regval1_DL[13]~_Duplicate_38 ;
wire \aluout_A~1_combout ;
wire \Equal0~3_RESYN1052_BDD1053 ;
wire \Equal0~3_combout ;
wire \regval1_DL[16]~_Duplicate_36 ;
wire \sxtimm_DL[15]~_Duplicate_17 ;
wire \aluimm_DL~_Duplicate_4 ;
wire \LessThan1~1_combout ;
wire \regval1_DL[20]~_Duplicate_33 ;
wire \regval1_DL[21]~_Duplicate_34 ;
wire \LessThan1~0_combout ;
wire \aluin2_A[16]~16_Duplicate_33 ;
wire \LessThan1~2_combout ;
wire \Equal0~4_combout ;
wire \regval1_DL[9]~_Duplicate_45 ;
wire \aluout_A~3_combout ;
wire \aluout_A~2_combout ;
wire \Equal0~7_combout ;
wire \regval2_DL[23]~_Duplicate_46 ;
wire \regval2_DL[24]~_Duplicate_45 ;
wire \sxtimm_DL[15]~_Duplicate_29 ;
wire \aluimm_DL~_Duplicate_22 ;
wire \LessThan1~4_combout ;
wire \regval2_DL[26]~_Duplicate_47 ;
wire \regval1_DL[26]~_Duplicate_49 ;
wire \Equal0~5_combout ;
wire \regval1_DL[27]~_Duplicate_47 ;
wire \regval1_DL[28]~_Duplicate_48 ;
wire \LessThan1~3_combout ;
wire \Equal0~6_combout ;
wire \sxtimm_DL[2]~_Duplicate_25 ;
wire \aluout_A~4_combout ;
wire \regval1_DL[3]~_Duplicate_46 ;
wire \sxtimm_DL[3]~_Duplicate_24 ;
wire \aluout_A~5_combout ;
wire \Equal0~11_Duplicate_14 ;
wire \regval1_DL[31]~_Duplicate_53 ;
wire \regval1_DL[29]~_Duplicate_52DUPLICATE_q ;
wire \Equal0~10_RESYN1040_BDD1041 ;
wire \Equal0~10_combout ;
wire \sxtimm_DL[5]~_Duplicate_27DUPLICATE_q ;
wire \Equal0~8_RESYN1054_BDD1055 ;
wire \Equal0~8_Duplicate_15 ;
wire \Equal0~12_combout ;
wire \Selector46~15_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~14_RESYN1038_BDD1039 ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \aluimm_DL~_Duplicate_26 ;
wire \aluin2_A[27]~31_Duplicate_34 ;
wire \LessThan0~16_combout ;
wire \Equal0~9_combout ;
wire \LessThan0~17_combout ;
wire \regval2_DL[16]~_Duplicate_40 ;
wire \regval1_DL[17]~_Duplicate_41 ;
wire \regval1_DL[16]~_Duplicate_40 ;
wire \aluimm_DL~_Duplicate_12 ;
wire \LessThan0~10_combout ;
wire \regval1_DL[18]~_Duplicate_43 ;
wire \regval1_DL[19]~_Duplicate_44 ;
wire \LessThan0~9_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~13_combout ;
wire \Equal0~8_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~18_combout ;
wire \LessThan1~7_combout ;
wire \regval2_DL[16]~_Duplicate_51 ;
wire \LessThan1~17_combout ;
wire \sxtimm_DL[15]~_Duplicate_33 ;
wire \aluimm_DL~_Duplicate_28 ;
wire \regval2_DL[21]~_Duplicate_49 ;
wire \LessThan1~18_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~12_combout ;
wire \Selector46~21_combout ;
wire \LessThan1~6_combout ;
wire \Selector46~16_combout ;
wire \Selector46~19_combout ;
wire \Selector46~17_combout ;
wire \Selector46~18_combout ;
wire \Selector46~20_combout ;
wire \Selector46~23_combout ;
wire \pcgood_B[6]~29_combout ;
wire \PC~6_combout ;
wire \PC~7_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \PC~8_combout ;
wire \pcgood_B[7]~30_combout ;
wire \PC~9_combout ;
wire \imem~13_combout ;
wire \inst_FL~6_combout ;
wire \inst_FL[28]~DUPLICATE_q ;
wire \Decoder0~1_combout ;
wire \isbranch_DL~0_combout ;
wire \isbranch_DL~q ;
wire \pcgood_B[2]~37_combout ;
wire \PC~24_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~1_sumout ;
wire \PC~0_combout ;
wire \pcgood_B[3]~1_combout ;
wire \PC~1_combout ;
wire \Add0~2 ;
wire \Add0~53_sumout ;
wire \PC~25_combout ;
wire \pcgood_B[4]~38_combout ;
wire \PC~26_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \inst_FL~15_combout ;
wire \Selector12~0_combout ;
wire \Decoder2~1_combout ;
wire \Decoder2~4_combout ;
wire \regBusy_D~11_combout ;
wire \regBusy_D~10_combout ;
wire \regBusy_D~3_combout ;
wire \regBusy_D~12_combout ;
wire \Decoder2~2_combout ;
wire \regBusy_D~4_combout ;
wire \regBusy_D~5_combout ;
wire \regBusy_D~6_combout ;
wire \regBusy_D~1_combout ;
wire \Decoder2~0_combout ;
wire \regBusy_D~2_combout ;
wire \regBusy_D~7_combout ;
wire \Decoder2~3_combout ;
wire \regBusy_D~8_combout ;
wire \regBusy_D~9_combout ;
wire \Mux2~0_combout ;
wire \Decoder2~13_combout ;
wire \regBusy_D~46_combout ;
wire \regBusy_D~47_combout ;
wire \regBusy_D~48_combout ;
wire \regBusy_D~25_combout ;
wire \regBusy_D~38_combout ;
wire \Decoder2~11_combout ;
wire \regBusy_D~39_combout ;
wire \regBusy_D~40_combout ;
wire \regBusy_D[12]~DUPLICATE_q ;
wire \regBusy_D~44_combout ;
wire \regBusy_D~43_combout ;
wire \Decoder2~12_combout ;
wire \regBusy_D~45_combout ;
wire \regBusy_D~41_combout ;
wire \regBusy_D~42_combout ;
wire \Mux2~3_combout ;
wire \regBusy_D~19_combout ;
wire \regBusy_D~20_combout ;
wire \regBusy_D~21_combout ;
wire \regBusy_D~15_combout ;
wire \regBusy_D~17_combout ;
wire \regBusy_D~16_combout ;
wire \regBusy_D~18_combout ;
wire \regBusy_D~22_combout ;
wire \Decoder2~6_combout ;
wire \regBusy_D~24_combout ;
wire \Decoder2~5_combout ;
wire \regBusy_D~13_combout ;
wire \regBusy_D~14_combout ;
wire \Mux2~1_combout ;
wire \regBusy_D~36_combout ;
wire \regBusy_D~35_combout ;
wire \Decoder2~10_combout ;
wire \regBusy_D~37_combout ;
wire \regBusy_D~26_combout ;
wire \Decoder2~7_combout ;
wire \regBusy_D~27_combout ;
wire \regBusy_D~28_combout ;
wire \regBusy_D~32_combout ;
wire \regBusy_D~33_combout ;
wire \Decoder2~9_combout ;
wire \regBusy_D~34_combout ;
wire \regBusy_D~29_combout ;
wire \Decoder2~8_combout ;
wire \regBusy_D~30_combout ;
wire \regBusy_D~31_combout ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \pcpred_FL~0_combout ;
wire \inst_FL[27]~DUPLICATE_q ;
wire \always3~0_combout ;
wire \Mux1~3_combout ;
wire \Mux1~2_combout ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~4_combout ;
wire \Mux0~1_combout ;
wire \Mux0~3_combout ;
wire \regBusy_D[2]~DUPLICATE_q ;
wire \Mux0~0_combout ;
wire \regBusy_D[9]~DUPLICATE_q ;
wire \regBusy_D[8]~DUPLICATE_q ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \always3~3_combout ;
wire \PC~17_combout ;
wire \pcgood_B[13]~34_combout ;
wire \PC~18_combout ;
wire \inst_FL~0_combout ;
wire \inst_FL~1_combout ;
wire \imem~64_combout ;
wire \imem~15_combout ;
wire \inst_FL~7_combout ;
wire \WideOr15~0_combout ;
wire \always3~1_combout ;
wire \always3~2_combout ;
wire \isnop_DL~0_combout ;
wire \isnop_DL~q ;
wire \pcgood_B[9]~28_combout ;
wire \PC~4_combout ;
wire \PC~5_combout ;
wire \imem~10_combout ;
wire \imem~9_combout ;
wire \imem~11_combout ;
wire \inst_FL~40_combout ;
wire \inst_FL[29]~DUPLICATE_q ;
wire \always3~4_combout ;
wire \stall_F~0_combout ;
wire \isnop_FL~0_combout ;
wire \isnop_FL~q ;
wire \isnop_D~0_combout ;
wire \regval2_DL[1]_NEW508_RTM0510~combout ;
wire \regs_rtl_1|auto_generated|ram_block1a1 ;
wire \regs_rtl_1_bypass[12]~feeder_combout ;
wire \regs~9_combout ;
wire \regval2_DL[1]_OTERM509 ;
wire \ss0|OUT~0_RTM0279_combout ;
wire \ss0|OUT~0_OTERM277feeder_combout ;
wire \ss0|OUT~0_OTERM277 ;
wire \ss0|OUT~0_NEW_REG276_RTM0278_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM281feeder_combout ;
wire \ss0|OUT~1_OTERM281 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM283 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM285 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM287 ;
wire \ss0|OUT~5_RTM0291_combout ;
wire \ss0|OUT~5_OTERM289feeder_combout ;
wire \ss0|OUT~5_OTERM289 ;
wire \ss0|OUT~5_NEW_REG288_RTM0290_combout ;
wire \ss0|OUT~6_RTM0295_combout ;
wire \ss0|OUT~6_OTERM293feeder_combout ;
wire \ss0|OUT~6_OTERM293 ;
wire \ss0|OUT~6_NEW_REG292_RTM0294_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM259 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM261 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM263 ;
wire \ss1|OUT~3_RTM0267_combout ;
wire \ss1|OUT~3_OTERM265 ;
wire \ss1|OUT~3_NEW_REG264_RTM0266_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM269 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM271 ;
wire \ss1|OUT~6_RTM0275_combout ;
wire \ss1|OUT~6_OTERM273feeder_combout ;
wire \ss1|OUT~6_OTERM273 ;
wire \ss1|OUT~6_NEW_REG272_RTM0274_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM239feeder_combout ;
wire \ss2|OUT~0_OTERM239 ;
wire \ss2|OUT~1_RTM0243_combout ;
wire \ss2|OUT~1_OTERM241feeder_combout ;
wire \ss2|OUT~1_OTERM241 ;
wire \ss2|OUT~1_NEW_REG240_RTM0242_combout ;
wire \ss2|OUT~2_RTM0247_combout ;
wire \ss2|OUT~2_OTERM245feeder_combout ;
wire \ss2|OUT~2_OTERM245 ;
wire \ss2|OUT~2_NEW_REG244_RTM0246_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM249 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM251feeder_combout ;
wire \ss2|OUT~4_OTERM251 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM253 ;
wire \ss2|OUT~6_RTM0257_combout ;
wire \ss2|OUT~6_OTERM255feeder_combout ;
wire \ss2|OUT~6_OTERM255 ;
wire \ss2|OUT~6_NEW_REG254_RTM0256_combout ;
wire \ss3|OUT~0_RTM0221_combout ;
wire \ss3|OUT~0_OTERM219 ;
wire \ss3|OUT~0_NEW_REG218_RTM0220_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM223 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM225 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM227 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM229 ;
wire \ss3|OUT~5_RTM0233_combout ;
wire \ss3|OUT~5_OTERM231 ;
wire \ss3|OUT~5_NEW_REG230_RTM0232_combout ;
wire \ss3|OUT~6_RTM0237_combout ;
wire \ss3|OUT~6_OTERM235 ;
wire \ss3|OUT~6_NEW_REG234_RTM0236_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM199 ;
wire \ss4|OUT~1_RTM0203_combout ;
wire \ss4|OUT~1_OTERM201feeder_combout ;
wire \ss4|OUT~1_OTERM201 ;
wire \ss4|OUT~1_NEW_REG200_RTM0202_combout ;
wire \ss4|OUT~2_RTM0207_combout ;
wire \ss4|OUT~2_OTERM205 ;
wire \ss4|OUT~2_NEW_REG204_RTM0206_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM209 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM211 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM213 ;
wire \ss4|OUT~6_RTM0217_combout ;
wire \ss4|OUT~6_OTERM215 ;
wire \ss4|OUT~6_NEW_REG214_RTM0216_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM177 ;
wire \ss5|OUT~1_RTM0181_combout ;
wire \ss5|OUT~1_OTERM179 ;
wire \ss5|OUT~1_NEW_REG178_RTM0180_combout ;
wire \ss5|OUT~2_RTM0185_combout ;
wire \ss5|OUT~2_OTERM183feeder_combout ;
wire \ss5|OUT~2_OTERM183 ;
wire \ss5|OUT~2_NEW_REG182_RTM0184_combout ;
wire \ss5|OUT~3_RTM0189_combout ;
wire \ss5|OUT~3_OTERM187 ;
wire \ss5|OUT~3_NEW_REG186_RTM0188_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM191 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM193 ;
wire \ss5|OUT~6_RTM0197_combout ;
wire \ss5|OUT~6_OTERM195 ;
wire \ss5|OUT~6_NEW_REG194_RTM0196_combout ;
wire \LedrOut[0]~DUPLICATE_q ;
wire \LedrOut[1]~DUPLICATE_q ;
wire \LedrOut[4]~DUPLICATE_q ;
wire \LedrOut[5]~DUPLICATE_q ;
wire \LedrOut[8]~DUPLICATE_q ;
wire \LedrOut[9]~DUPLICATE_q ;
wire [31:0] wregval_ML;
wire [3:0] wregno_ML;
wire [3:0] wregno_DL;
wire [3:0] wregno_AL;
wire [31:0] tlim;
wire [4:0] tctl;
wire [31:0] tcnt;
wire [31:0] sxtimm_DL;
wire [31:0] stime;
wire [9:0] sdata;
wire [31:0] regval2_DL;
wire [31:0] regval2_AL;
wire [31:0] regval1_DL;
wire [15:0] regBusy_D;
wire [31:0] pcpred_FL;
wire [31:0] pcpred_DL;
wire [31:0] pcplus_DL;
wire [31:0] pcplus_AL;
wire [3:0] kdata;
wire [31:0] inst_FL;
wire [31:0] clk_count;
wire [31:0] aluout_AL;
wire [7:0] alufunc_DL;
wire [31:0] PC;
wire [9:0] LedrOut;
wire [23:0] HexOut;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:72] regs_rtl_1_bypass;
wire [0:72] regs_rtl_0_bypass;
wire [0:0] \myPll|pll100_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll100_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll100_inst|altera_pll_i|locked_wire ;

wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_1|auto_generated|ram_block1a1  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_1|auto_generated|ram_block1a2  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_1|auto_generated|ram_block1a3  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_1|auto_generated|ram_block1a4  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_1|auto_generated|ram_block1a5  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_1|auto_generated|ram_block1a6  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_1|auto_generated|ram_block1a7  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_1|auto_generated|ram_block1a8  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_1|auto_generated|ram_block1a9  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_1|auto_generated|ram_block1a10  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_1|auto_generated|ram_block1a11  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_1|auto_generated|ram_block1a12  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_1|auto_generated|ram_block1a13  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_1|auto_generated|ram_block1a14  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_1|auto_generated|ram_block1a15  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_1|auto_generated|ram_block1a16  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_1|auto_generated|ram_block1a17  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_1|auto_generated|ram_block1a18  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_1|auto_generated|ram_block1a19  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_1|auto_generated|ram_block1a20  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_1|auto_generated|ram_block1a21  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_1|auto_generated|ram_block1a22  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_1|auto_generated|ram_block1a23  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_1|auto_generated|ram_block1a24  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_1|auto_generated|ram_block1a25  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_1|auto_generated|ram_block1a26  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_1|auto_generated|ram_block1a27  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_1|auto_generated|ram_block1a28  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_1|auto_generated|ram_block1a29  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_1|auto_generated|ram_block1a30  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_1|auto_generated|ram_block1a31  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG276_RTM0278_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM281 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM283 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM285 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM287 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG288_RTM0290_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG292_RTM0294_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM259 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM261 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM263 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG264_RTM0266_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM269 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM271 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG272_RTM0274_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM239 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG240_RTM0242_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG244_RTM0246_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM249 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM251 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM253 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG254_RTM0256_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG218_RTM0220_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM223 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM225 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM227 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM229 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG230_RTM0232_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG234_RTM0236_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM199 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG200_RTM0202_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG204_RTM0206_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM209 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM211 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM213 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG214_RTM0216_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM177 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG178_RTM0180_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG182_RTM0184_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG186_RTM0188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM191 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM193 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG194_RTM0196_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LedrOut[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\LedrOut[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LedrOut[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(!LedrOut[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\LedrOut[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(!\LedrOut[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LedrOut[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(!LedrOut[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LedrOut[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\LedrOut[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll100_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll100_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll100_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll100_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll100_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll100_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \PC[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( PC[2] & ( \always3~3_combout  & ( (!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout )) ) ) ) # ( !PC[2] & ( \always3~3_combout  & ( (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout ))) ) ) ) # ( PC[2] 
// & ( !\always3~3_combout  ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!\always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h0000FFFF5454ABAB;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~50  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N15
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \isnop_FL~0_combout  & ( \pcpred_FL~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcpred_FL~0_combout ),
	.datae(gnd),
	.dataf(!\isnop_FL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \pcpred_FL[31]~1 (
// Equation(s):
// \pcpred_FL[31]~1_combout  = ( \always3~2_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) # ( !\always3~2_combout  )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL[31]~1 .extended_lut = "off";
defparam \pcpred_FL[31]~1 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \pcpred_FL[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \pcpred_FL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[2] .is_wysiwyg = "true";
defparam \pcpred_FL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N15
cyclonev_lcell_comb \pcpred_DL~5 (
// Equation(s):
// \pcpred_DL~5_combout  = ( \always3~2_combout  & ( pcpred_DL[2] ) ) # ( !\always3~2_combout  & ( pcpred_FL[2] ) )

	.dataa(!pcpred_DL[2]),
	.datab(gnd),
	.datac(!pcpred_FL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~5 .extended_lut = "off";
defparam \pcpred_DL~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \pcpred_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \regBusy_D~0 (
// Equation(s):
// \regBusy_D~0_combout  = ( \Mux2~4_combout  & ( ((!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # ((!\always3~3_combout ) # (\WideOr15~0_combout ))) # (\isnop_FL~q ) ) ) # ( !\Mux2~4_combout  & ( ((!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # 
// (!\always3~3_combout )) # (\isnop_FL~q ) ) )

	.dataa(!\isnop_FL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr15~0_combout ),
	.datad(!\always3~3_combout ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~0 .extended_lut = "off";
defparam \regBusy_D~0 .lut_mask = 64'hFFDDFFDDFFDFFFDF;
defparam \regBusy_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N56
dffeas \pcpred_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[2] .is_wysiwyg = "true";
defparam \pcpred_DL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N35
dffeas \regval1_DL[29]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[29]_OTERM350 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \regval1_DL[29]_NEW349_RTM0351 (
// Equation(s):
// \regval1_DL[29]_NEW349_RTM0351~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[29]_NEW349_RTM0351~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[29]_NEW349_RTM0351 .extended_lut = "off";
defparam \regval1_DL[29]_NEW349_RTM0351 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[29]_NEW349_RTM0351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \inst_FL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[6] .is_wysiwyg = "true";
defparam \inst_FL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N57
cyclonev_lcell_comb \inst_FL~3 (
// Equation(s):
// \inst_FL~3_combout  = ( \inst_FL~0_combout  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stall_F~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~3 .extended_lut = "off";
defparam \inst_FL~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst_FL~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[3] & (PC[4] & PC[9])) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[3] & (!PC[4] & PC[9])) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h00500050000A000A;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N53
dffeas \PC[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \PC[8]_NEW526_RTM0530 (
// Equation(s):
// \PC[8]_NEW526_RTM0530~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]_NEW526_RTM0530~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]_NEW526_RTM0530 .extended_lut = "off";
defparam \PC[8]_NEW526_RTM0530 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]_NEW526_RTM0530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N26
dffeas \PC[8]_NEW_REG585 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]_NEW526_RTM0530~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM586 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_NEW_REG585 .is_wysiwyg = "true";
defparam \PC[8]_NEW_REG585 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \stall_F~1 (
// Equation(s):
// \stall_F~1_combout  = ( \always3~3_combout  & ( \stall_F~0_combout  & ( (!\WideOr15~0_combout ) # (!\Mux2~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WideOr15~0_combout ),
	.datac(gnd),
	.datad(!\Mux2~4_combout ),
	.datae(!\always3~3_combout ),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_F~1 .extended_lut = "off";
defparam \stall_F~1 .lut_mask = 64'h000000000000FFCC;
defparam \stall_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N50
dffeas \PC[8]_OTERM584_NEW_REG972 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stall_F~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM973 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG972 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG972 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N15
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC[8]_OTERM527  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \PC[8]_OTERM527  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[8]_OTERM527 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N47
dffeas \PC[8]_OTERM584_NEW_REG966 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM967 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG966 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG966 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \PC[8]_OTERM584_NEW_REG964 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM965 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG964 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG964 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N59
dffeas \PC[8]_OTERM584_NEW_REG974 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[8]_OTERM527 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM975 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG974 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG974 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \pcpred_FL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[8] .is_wysiwyg = "true";
defparam \pcpred_FL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \pcplus_DL~15 (
// Equation(s):
// \pcplus_DL~15_combout  = ( \always3~2_combout  & ( pcpred_DL[8] ) ) # ( !\always3~2_combout  & ( pcpred_FL[8] ) )

	.dataa(gnd),
	.datab(!pcpred_FL[8]),
	.datac(gnd),
	.datad(!pcpred_DL[8]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~15 .extended_lut = "off";
defparam \pcplus_DL~15 .lut_mask = 64'h3333333300FF00FF;
defparam \pcplus_DL~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \pcpred_DL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[8] .is_wysiwyg = "true";
defparam \pcpred_DL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N59
dffeas \PC[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~2  ))
// \Add0~54  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N9
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~6  = CARRY(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N9
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( PC[5] & ( \Add0~5_sumout  ) ) # ( !PC[5] & ( \Add0~5_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[5] & ( !\Add0~5_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\WideOr15~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[5]),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0000FCFD0302FFFF;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N10
dffeas \pcpred_FL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[5] .is_wysiwyg = "true";
defparam \pcpred_FL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \pcpred_DL~6 (
// Equation(s):
// \pcpred_DL~6_combout  = ( pcpred_DL[5] & ( (pcpred_FL[5]) # (\always3~2_combout ) ) ) # ( !pcpred_DL[5] & ( (!\always3~2_combout  & pcpred_FL[5]) ) )

	.dataa(!\always3~2_combout ),
	.datab(gnd),
	.datac(!pcpred_FL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_DL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~6 .extended_lut = "off";
defparam \pcpred_DL~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcpred_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \pcpred_DL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[5] .is_wysiwyg = "true";
defparam \pcpred_DL[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !PC[7] & ( (!PC[6] & PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h00CC00CC00000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[7] & ( (PC[6] & ((!PC[4] & (!PC[3])) # (PC[4] & (PC[3] & !\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[7] & ( (PC[6] & (!PC[3] & ((\PC[5]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !PC[7] & ( (!PC[6] & (PC[4] & (!PC[3] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[7] & ( (!PC[6] & ((!PC[3] & (PC[4] & \PC[5]~DUPLICATE_q )) # (PC[3] & ((!\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0A20200010504140;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (!PC[4]))) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h5A005A0000000000;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \inst_FL~17 (
// Equation(s):
// \inst_FL~17_combout  = ( \inst_FL~1_combout  & ( (!\imem~0_combout  & (!PC[9] & (\imem~30_combout ))) # (\imem~0_combout  & (((!PC[9] & \imem~30_combout )) # (\imem~29_combout ))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!PC[9]),
	.datac(!\imem~30_combout ),
	.datad(!\imem~29_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~17 .extended_lut = "off";
defparam \inst_FL~17 .lut_mask = 64'h000000000C5D0C5D;
defparam \inst_FL~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N28
dffeas \inst_FL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[11] .is_wysiwyg = "true";
defparam \inst_FL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N15
cyclonev_lcell_comb \sxtimm_DL[3]_NEW748 (
// Equation(s):
// \sxtimm_DL[3]_OTERM749  = ( !\regBusy_D~0_combout  & ( (!\always3~2_combout  & ((inst_FL[11]))) # (\always3~2_combout  & (sxtimm_DL[3])) ) )

	.dataa(gnd),
	.datab(!sxtimm_DL[3]),
	.datac(!\always3~2_combout ),
	.datad(!inst_FL[11]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[3]_OTERM749 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[3]_NEW748 .extended_lut = "off";
defparam \sxtimm_DL[3]_NEW748 .lut_mask = 64'h03F303F300000000;
defparam \sxtimm_DL[3]_NEW748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N8
dffeas \sxtimm_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[3]_OTERM749 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[3] .is_wysiwyg = "true";
defparam \sxtimm_DL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \pcpred_FL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[4] .is_wysiwyg = "true";
defparam \pcpred_FL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \pcplus_DL~11 (
// Equation(s):
// \pcplus_DL~11_combout  = ( pcplus_DL[4] & ( \always3~2_combout  ) ) # ( pcplus_DL[4] & ( !\always3~2_combout  & ( pcpred_FL[4] ) ) ) # ( !pcplus_DL[4] & ( !\always3~2_combout  & ( pcpred_FL[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[4]),
	.datad(gnd),
	.datae(!pcplus_DL[4]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~11 .extended_lut = "off";
defparam \pcplus_DL~11 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N14
dffeas \pcplus_DL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_DL~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_DL[4] .is_wysiwyg = "true";
defparam \pcplus_DL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \sxtimm_DL[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[2]_OTERM751 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \sxtimm_DL[2]_NEW750 (
// Equation(s):
// \sxtimm_DL[2]_OTERM751  = ( !\regBusy_D~0_combout  & ( (!\always3~2_combout  & ((inst_FL[10]))) # (\always3~2_combout  & (\sxtimm_DL[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datad(!inst_FL[10]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[2]_OTERM751 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[2]_NEW750 .extended_lut = "off";
defparam \sxtimm_DL[2]_NEW750 .lut_mask = 64'h03CF03CF00000000;
defparam \sxtimm_DL[2]_NEW750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N22
dffeas \sxtimm_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[2]_OTERM751 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2] .is_wysiwyg = "true";
defparam \sxtimm_DL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N21
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = (!PC[3] & (!\PC[5]~DUPLICATE_q  & (!PC[4] $ (!\PC[2]~DUPLICATE_q ))))

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0880088008800880;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[7] & ( (!\PC[5]~DUPLICATE_q  & (!PC[3] & PC[6])) ) )

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0000000000C000C0;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N9
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( PC[6] & ( (PC[7] & ((\PC[5]~DUPLICATE_q ) # (PC[3]))) ) ) # ( !PC[6] & ( !PC[7] ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'hF0F0F0F0050F050F;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \inst_FL~10 (
// Equation(s):
// \inst_FL~10_combout  = ( \imem~20_combout  & ( (!\PC[2]~DUPLICATE_q  & (PC[4] & (!\imem~21_combout  & !PC[9]))) ) ) # ( !\imem~20_combout  & ( (!\PC[2]~DUPLICATE_q  & (!PC[9] & ((!PC[4]) # (!\imem~21_combout )))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\imem~21_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~10 .extended_lut = "off";
defparam \inst_FL~10 .lut_mask = 64'hA800A80020002000;
defparam \inst_FL~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( !\PC[5]~DUPLICATE_q  & ( PC[4] & ( (\PC[2]~DUPLICATE_q  & ((!PC[6] & (!PC[3] & !PC[7])) # (PC[6] & ((PC[7]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[4] & ( (!PC[3] & (PC[6] & (\PC[2]~DUPLICATE_q  & PC[7]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h0002000008030000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \inst_FL~11 (
// Equation(s):
// \inst_FL~11_combout  = ( \imem~0_combout  & ( \inst_FL~1_combout  & ( ((!PC[9] & ((\imem~63_combout ) # (\inst_FL~10_combout )))) # (\imem~19_combout ) ) ) ) # ( !\imem~0_combout  & ( \inst_FL~1_combout  & ( (!PC[9] & ((\imem~63_combout ) # 
// (\inst_FL~10_combout ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~19_combout ),
	.datac(!\inst_FL~10_combout ),
	.datad(!\imem~63_combout ),
	.datae(!\imem~0_combout ),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~11 .extended_lut = "off";
defparam \inst_FL~11 .lut_mask = 64'h000000000AAA3BBB;
defparam \inst_FL~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N16
dffeas \inst_FL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[9] .is_wysiwyg = "true";
defparam \inst_FL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \sxtimm_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[1]_OTERM747 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[1] .is_wysiwyg = "true";
defparam \sxtimm_DL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \sxtimm_DL[1]_NEW746 (
// Equation(s):
// \sxtimm_DL[1]_OTERM747  = ( \always3~2_combout  & ( (!\regBusy_D~0_combout  & sxtimm_DL[1]) ) ) # ( !\always3~2_combout  & ( (inst_FL[9] & !\regBusy_D~0_combout ) ) )

	.dataa(gnd),
	.datab(!inst_FL[9]),
	.datac(!\regBusy_D~0_combout ),
	.datad(!sxtimm_DL[1]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[1]_OTERM747 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[1]_NEW746 .extended_lut = "off";
defparam \sxtimm_DL[1]_NEW746 .lut_mask = 64'h3030303000F000F0;
defparam \sxtimm_DL[1]_NEW746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N14
dffeas \sxtimm_DL[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[1]_OTERM747 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N4
dffeas \pcpred_FL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[3] .is_wysiwyg = "true";
defparam \pcpred_FL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \pcplus_DL~0 (
// Equation(s):
// \pcplus_DL~0_combout  = ( \always3~2_combout  & ( pcpred_DL[3] ) ) # ( !\always3~2_combout  & ( pcpred_FL[3] ) )

	.dataa(!pcpred_FL[3]),
	.datab(gnd),
	.datac(!pcpred_DL[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~0 .extended_lut = "off";
defparam \pcplus_DL~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \pcplus_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N47
dffeas \pcpred_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_DL~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[3] .is_wysiwyg = "true";
defparam \pcpred_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N21
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (PC[4]))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((PC[4]))) # (\PC[2]~DUPLICATE_q  & (!PC[3])) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0FAA0FAAA500A500;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = (PC[3] & (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !PC[4])))

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h4000400040004000;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & !PC[3]) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[4] & ( PC[3] ) ) )

	.dataa(gnd),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0F0F00000000C0C0;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \inst_FL~44 (
// Equation(s):
// \inst_FL~44_combout  = ( !PC[7] & ( (!PC[6] & (\inst_FL~1_combout  & ((!PC[9] & (\imem~7_combout )) # (PC[9] & ((\imem~8_combout )))))) ) ) # ( PC[7] & ( (PC[6] & (!PC[9] & (\imem~6_combout  & ((\inst_FL~1_combout ))))) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!\imem~6_combout ),
	.datad(!\imem~8_combout ),
	.datae(!PC[7]),
	.dataf(!\inst_FL~1_combout ),
	.datag(!\imem~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~44 .extended_lut = "on";
defparam \inst_FL~44 .lut_mask = 64'h00000000082A0404;
defparam \inst_FL~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N49
dffeas \inst_FL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[8] .is_wysiwyg = "true";
defparam \inst_FL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N21
cyclonev_lcell_comb \sxtimm_DL[0]_NEW718 (
// Equation(s):
// \sxtimm_DL[0]_OTERM719  = ( !\regBusy_D~0_combout  & ( (!\always3~2_combout  & (inst_FL[8])) # (\always3~2_combout  & ((sxtimm_DL[0]))) ) )

	.dataa(!inst_FL[8]),
	.datab(gnd),
	.datac(!\always3~2_combout ),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[0]_OTERM719 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[0]_NEW718 .extended_lut = "off";
defparam \sxtimm_DL[0]_NEW718 .lut_mask = 64'h505F505F00000000;
defparam \sxtimm_DL[0]_NEW718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N23
dffeas \sxtimm_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[0]_OTERM719 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[0] .is_wysiwyg = "true";
defparam \sxtimm_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~66  = CARRY(( sxtimm_DL[0] ) + ( pcpred_DL[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[2]),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N3
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( pcpred_DL[3] ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add3~66  ))
// \Add3~2  = CARRY(( pcpred_DL[3] ) + ( \sxtimm_DL[1]~DUPLICATE_q  ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!pcpred_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( sxtimm_DL[2] ) + ( pcplus_DL[4] ) + ( \Add3~2  ))
// \Add3~70  = CARRY(( sxtimm_DL[2] ) + ( pcplus_DL[4] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(!pcplus_DL[4]),
	.datac(gnd),
	.datad(!sxtimm_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N9
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( sxtimm_DL[3] ) + ( pcpred_DL[5] ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( sxtimm_DL[3] ) + ( pcpred_DL[5] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[5]),
	.datad(!sxtimm_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N39
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC[2]~DUPLICATE_q  & ( !PC[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & (PC[3] & !\PC[2]~DUPLICATE_q )) # (PC[4] & (!PC[3] $ (\PC[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h000000003C033C03;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N39
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!PC[3] & !\PC[5]~DUPLICATE_q )) # (PC[4] & ((\PC[5]~DUPLICATE_q ))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!PC[4]))) # (\PC[5]~DUPLICATE_q  & (PC[3])) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'hF055F055A00FA00F;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC[6] & ( (PC[7] & (\imem~3_combout  & !PC[9])) ) ) # ( !PC[6] & ( (!PC[7] & (!\imem~4_combout  & !PC[9])) ) )

	.dataa(!PC[7]),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'hA000A00011001100;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \inst_FL~2 (
// Equation(s):
// \inst_FL~2_combout  = ( \imem~5_combout  & ( \imem~0_combout  & ( \inst_FL~1_combout  ) ) ) # ( !\imem~5_combout  & ( \imem~0_combout  & ( (!\PC[5]~DUPLICATE_q  & (\inst_FL~1_combout  & (\imem~2_combout  & !PC[3]))) ) ) ) # ( \imem~5_combout  & ( 
// !\imem~0_combout  & ( \inst_FL~1_combout  ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\inst_FL~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[3]),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~2 .extended_lut = "off";
defparam \inst_FL~2 .lut_mask = 64'h0000333302003333;
defparam \inst_FL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N50
dffeas \inst_FL[31]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \inst_FL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[28] .is_wysiwyg = "true";
defparam \inst_FL[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N30
cyclonev_lcell_comb \inst_FL~4 (
// Equation(s):
// \inst_FL~4_combout  = ( !PC[4] & ( \PC[8]_OTERM527  & ( (\imem~12_combout  & (\PC[2]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) ) ) ) # ( PC[4] & ( !\PC[8]_OTERM527  & ( (\imem~0_combout  & (!\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) ) ) ) # ( !PC[4] & ( 
// !\PC[8]_OTERM527  & ( (\imem~12_combout  & (\PC[2]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~4 .extended_lut = "off";
defparam \inst_FL~4 .lut_mask = 64'h0005300000050000;
defparam \inst_FL~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \inst_FL~5 (
// Equation(s):
// \inst_FL~5_combout  = ( \inst_FL~4_combout  & ( (\inst_FL~3_combout  & !PC[3]) ) )

	.dataa(gnd),
	.datab(!\inst_FL~3_combout ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~5 .extended_lut = "off";
defparam \inst_FL~5 .lut_mask = 64'h0000000030303030;
defparam \inst_FL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N47
dffeas \inst_FL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[26] .is_wysiwyg = "true";
defparam \inst_FL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( !\inst_FL[27]~DUPLICATE_q  & ( (!\inst_FL[31]~DUPLICATE_q  & (!inst_FL[28] & (!\inst_FL[29]~DUPLICATE_q  & !inst_FL[26]))) ) )

	.dataa(!\inst_FL[31]~DUPLICATE_q ),
	.datab(!inst_FL[28]),
	.datac(!\inst_FL[29]~DUPLICATE_q ),
	.datad(!inst_FL[26]),
	.datae(gnd),
	.dataf(!\inst_FL[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h8000800000000000;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[3])) ) ) # ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & ((!PC[3]) # (\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'hC4C4C4C480808080;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \inst_FL~37 (
// Equation(s):
// \inst_FL~37_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[7] & ( (!PC[6]) # ((!\PC[5]~DUPLICATE_q  & (!PC[4])) # (\PC[5]~DUPLICATE_q  & ((PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[7] & ( (PC[6] & (!PC[4] & (PC[3] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !PC[7] & ( ((PC[4] & ((\PC[5]~DUPLICATE_q ) # (PC[3])))) # (PC[6]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[7] & ( (!PC[6] & (!PC[4] & (PC[3] & \PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~37 .extended_lut = "off";
defparam \inst_FL~37 .lut_mask = 64'h000857770400EEAF;
defparam \inst_FL~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \inst_FL~34 (
// Equation(s):
// \inst_FL~34_combout  = ( \imem~0_combout  & ( (\inst_FL~1_combout  & (((!PC[9] & \inst_FL~37_combout )) # (\imem~59_combout ))) ) ) # ( !\imem~0_combout  & ( (!PC[9] & (\inst_FL~1_combout  & \inst_FL~37_combout )) ) )

	.dataa(!\imem~59_combout ),
	.datab(!PC[9]),
	.datac(!\inst_FL~1_combout ),
	.datad(!\inst_FL~37_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~34 .extended_lut = "off";
defparam \inst_FL~34 .lut_mask = 64'h000C000C050D050D;
defparam \inst_FL~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \inst_FL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[22] .is_wysiwyg = "true";
defparam \inst_FL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \alufunc_DL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[4] .is_wysiwyg = "true";
defparam \alufunc_DL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \alufunc_DL~5 (
// Equation(s):
// \alufunc_DL~5_combout  = ( \always3~2_combout  & ( alufunc_DL[4] ) ) # ( !\always3~2_combout  & ( (\Decoder0~0_combout  & inst_FL[22]) ) )

	.dataa(gnd),
	.datab(!\Decoder0~0_combout ),
	.datac(!inst_FL[22]),
	.datad(!alufunc_DL[4]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~5 .extended_lut = "off";
defparam \alufunc_DL~5 .lut_mask = 64'h0303030300FF00FF;
defparam \alufunc_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N20
dffeas \alufunc_DL[4]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N38
dffeas \inst_FL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[29] .is_wysiwyg = "true";
defparam \inst_FL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \inst_FL~28 (
// Equation(s):
// \inst_FL~28_combout  = ( \inst_FL~3_combout  & ( (!\PC[5]~DUPLICATE_q  & (!PC[3] & (!PC[6] $ (PC[7])))) ) )

	.dataa(!PC[6]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\inst_FL~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~28 .extended_lut = "off";
defparam \inst_FL~28 .lut_mask = 64'h0000000080408040;
defparam \inst_FL~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \inst_FL~39 (
// Equation(s):
// \inst_FL~39_combout  = ( PC[7] & ( \inst_FL~28_combout  & ( (\PC[8]_OTERM527  & (!PC[4] & (\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !PC[7] & ( \inst_FL~28_combout  & ( (!\PC[8]_OTERM527  & (PC[9] & (!PC[4] $ (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]_OTERM527 ),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\inst_FL~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~39 .extended_lut = "off";
defparam \inst_FL~39 .lut_mask = 64'h0000000000280400;
defparam \inst_FL~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N43
dffeas \inst_FL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[18] .is_wysiwyg = "true";
defparam \inst_FL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \alufunc_DL~1 (
// Equation(s):
// \alufunc_DL~1_combout  = ( inst_FL[18] & ( (!\inst_FL[31]~DUPLICATE_q  & (!inst_FL[29] & !inst_FL[27])) ) )

	.dataa(!\inst_FL[31]~DUPLICATE_q ),
	.datab(!inst_FL[29]),
	.datac(!inst_FL[27]),
	.datad(gnd),
	.datae(!inst_FL[18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~1 .extended_lut = "off";
defparam \alufunc_DL~1 .lut_mask = 64'h0000808000008080;
defparam \alufunc_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \alufunc_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[0] .is_wysiwyg = "true";
defparam \alufunc_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N9
cyclonev_lcell_comb \alufunc_DL~2 (
// Equation(s):
// \alufunc_DL~2_combout  = ( \always3~2_combout  & ( alufunc_DL[0] ) ) # ( !\always3~2_combout  & ( (\alufunc_DL~1_combout ) # (inst_FL[26]) ) )

	.dataa(gnd),
	.datab(!inst_FL[26]),
	.datac(!\alufunc_DL~1_combout ),
	.datad(!alufunc_DL[0]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~2 .extended_lut = "off";
defparam \alufunc_DL~2 .lut_mask = 64'h3F3F3F3F00FF00FF;
defparam \alufunc_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N10
dffeas \alufunc_DL[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \inst_FL~38 (
// Equation(s):
// \inst_FL~38_combout  = ( PC[7] & ( \inst_FL~28_combout  & ( (\PC[8]_OTERM527  & (!PC[4] & (\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !PC[7] & ( \inst_FL~28_combout  & ( (!\PC[8]_OTERM527  & (PC[9] & (!PC[4] $ (!\PC[2]~DUPLICATE_q )))) # (\PC[8]_OTERM527  
// & (!PC[4] & (!\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!\PC[8]_OTERM527 ),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\inst_FL~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~38 .extended_lut = "off";
defparam \inst_FL~38 .lut_mask = 64'h0000000040280400;
defparam \inst_FL~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \inst_FL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[19] .is_wysiwyg = "true";
defparam \inst_FL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N32
dffeas \alufunc_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[1] .is_wysiwyg = "true";
defparam \alufunc_DL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \alufunc_DL~3 (
// Equation(s):
// \alufunc_DL~3_combout  = ( alufunc_DL[1] & ( \always3~2_combout  ) ) # ( alufunc_DL[1] & ( !\always3~2_combout  & ( (!\inst_FL[31]~DUPLICATE_q  & (!inst_FL[27] & (!inst_FL[29] & inst_FL[19]))) ) ) ) # ( !alufunc_DL[1] & ( !\always3~2_combout  & ( 
// (!\inst_FL[31]~DUPLICATE_q  & (!inst_FL[27] & (!inst_FL[29] & inst_FL[19]))) ) ) )

	.dataa(!\inst_FL[31]~DUPLICATE_q ),
	.datab(!inst_FL[27]),
	.datac(!inst_FL[29]),
	.datad(!inst_FL[19]),
	.datae(!alufunc_DL[1]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~3 .extended_lut = "off";
defparam \alufunc_DL~3 .lut_mask = 64'h008000800000FFFF;
defparam \alufunc_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \alufunc_DL[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Selector46~10 (
// Equation(s):
// \Selector46~10_combout  = ( !\alufunc_DL[1]~DUPLICATE_q  & ( (!\alufunc_DL[4]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~10 .extended_lut = "off";
defparam \Selector46~10 .lut_mask = 64'hCC00CC0000000000;
defparam \Selector46~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( !\PC[5]~DUPLICATE_q  & ( (!PC[4]) # ((!PC[3] & !\PC[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'hFCCCFCCC00000000;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N39
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[7] & ( (PC[6] & ((!PC[3]) # (!\PC[5]~DUPLICATE_q ))) ) ) # ( !PC[7] & ( (!\PC[5]~DUPLICATE_q  & !PC[6]) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'hF000F00000FA00FA;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = (!PC[7] & (!PC[6] & ((!\PC[5]~DUPLICATE_q ) # (PC[3])))) # (PC[7] & (PC[3] & (!\PC[5]~DUPLICATE_q  & PC[6])))

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'hD004D004D004D004;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( PC[6] & ( (PC[7] & (\PC[5]~DUPLICATE_q  & !PC[3])) ) ) # ( !PC[6] & ( (!PC[7] & ((PC[3]) # (\PC[5]~DUPLICATE_q ))) ) )

	.dataa(!PC[7]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(!PC[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h2A2A10102A2A1010;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \inst_FL~25 (
// Equation(s):
// \inst_FL~25_combout  = ( \imem~49_combout  & ( \imem~50_combout  & ( (!PC[9] & ((!\PC[2]~DUPLICATE_q  & ((!PC[4]))) # (\PC[2]~DUPLICATE_q  & (!\imem~48_combout  & PC[4])))) ) ) ) # ( !\imem~49_combout  & ( \imem~50_combout  & ( (!PC[9] & 
// (!\imem~48_combout  & (\PC[2]~DUPLICATE_q  & PC[4]))) ) ) ) # ( \imem~49_combout  & ( !\imem~50_combout  & ( (!PC[9] & ((!PC[4]) # ((!\imem~48_combout  & \PC[2]~DUPLICATE_q )))) ) ) ) # ( !\imem~49_combout  & ( !\imem~50_combout  & ( (!PC[9] & 
// (\PC[2]~DUPLICATE_q  & ((!\imem~48_combout ) # (!PC[4])))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~48_combout ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\imem~49_combout ),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~25 .extended_lut = "off";
defparam \inst_FL~25 .lut_mask = 64'h0A08AA080008A008;
defparam \inst_FL~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \inst_FL~26 (
// Equation(s):
// \inst_FL~26_combout  = ( \inst_FL~1_combout  & ( ((\imem~0_combout  & \imem~47_combout )) # (\inst_FL~25_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~0_combout ),
	.datac(!\imem~47_combout ),
	.datad(!\inst_FL~25_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~26 .extended_lut = "off";
defparam \inst_FL~26 .lut_mask = 64'h0000000003FF03FF;
defparam \inst_FL~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \inst_FL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[23] .is_wysiwyg = "true";
defparam \inst_FL[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N2
dffeas \alufunc_DL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[5] .is_wysiwyg = "true";
defparam \alufunc_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \alufunc_DL~0 (
// Equation(s):
// \alufunc_DL~0_combout  = ( \always3~2_combout  & ( alufunc_DL[5] ) ) # ( !\always3~2_combout  & ( (!\Decoder0~1_combout ) # ((inst_FL[23] & !inst_FL[29])) ) )

	.dataa(!inst_FL[23]),
	.datab(!inst_FL[29]),
	.datac(!\Decoder0~1_combout ),
	.datad(!alufunc_DL[5]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~0 .extended_lut = "off";
defparam \alufunc_DL~0 .lut_mask = 64'hF4F4F4F400FF00FF;
defparam \alufunc_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \alufunc_DL[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (((!PC[3]) # (PC[6])) # (PC[4]))) # (PC[7] & (((!PC[6]) # (PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (!PC[4] & (PC[3] & !PC[6]))) ) ) ) # 
// ( \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[7] & (((PC[4] & PC[3])) # (PC[6]))) # (PC[7] & ((!PC[4]) # ((!PC[6])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (PC[7] & (!PC[4] & (PC[3] & PC[6]))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h000457EE0800F7AF;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \inst_FL~35 (
// Equation(s):
// \inst_FL~35_combout  = ( \inst_FL~1_combout  & ( (!\imem~0_combout  & (!PC[9] & ((\imem~61_combout )))) # (\imem~0_combout  & (((!PC[9] & \imem~61_combout )) # (\imem~59_combout ))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!PC[9]),
	.datac(!\imem~59_combout ),
	.datad(!\imem~61_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~35 .extended_lut = "off";
defparam \inst_FL~35 .lut_mask = 64'h0000000005CD05CD;
defparam \inst_FL~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N26
dffeas \inst_FL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[21] .is_wysiwyg = "true";
defparam \inst_FL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \alufunc_DL~4 (
// Equation(s):
// \alufunc_DL~4_combout  = ( alufunc_DL[3] & ( \always3~2_combout  ) ) # ( alufunc_DL[3] & ( !\always3~2_combout  & ( (\Decoder0~1_combout  & ((inst_FL[29]) # (inst_FL[21]))) ) ) ) # ( !alufunc_DL[3] & ( !\always3~2_combout  & ( (\Decoder0~1_combout  & 
// ((inst_FL[29]) # (inst_FL[21]))) ) ) )

	.dataa(gnd),
	.datab(!inst_FL[21]),
	.datac(!inst_FL[29]),
	.datad(!\Decoder0~1_combout ),
	.datae(!alufunc_DL[3]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~4 .extended_lut = "off";
defparam \alufunc_DL~4 .lut_mask = 64'h003F003F0000FFFF;
defparam \alufunc_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N52
dffeas \alufunc_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[3] .is_wysiwyg = "true";
defparam \alufunc_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N45
cyclonev_lcell_comb \regval1_DL[0]_NEW487_RTM0489 (
// Equation(s):
// \regval1_DL[0]_NEW487_RTM0489~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[0]_NEW487_RTM0489~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[0]_NEW487_RTM0489 .extended_lut = "off";
defparam \regval1_DL[0]_NEW487_RTM0489 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[0]_NEW487_RTM0489 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \regs_rtl_0_bypass[10]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N53
dffeas \regs_rtl_0_bypass[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \isnop_DL~q  ) # ( !\isnop_DL~q  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N22
dffeas isnop_AL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_AL.is_wysiwyg = "true";
defparam isnop_AL.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \always13~0 (
// Equation(s):
// \always13~0_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( \isnop_AL~q  ) ) # ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(!\isnop_AL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always13~0 .extended_lut = "off";
defparam \always13~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \always13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N34
dffeas isnop_ML(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_ML~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_ML.is_wysiwyg = "true";
defparam isnop_ML.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \wrreg_DL~0 (
// Equation(s):
// \wrreg_DL~0_combout  = ( \always3~3_combout  & ( (\WideOr15~0_combout  & ((!\Mux2~4_combout ) # (\wrreg_DL~q ))) ) ) # ( !\always3~3_combout  & ( \wrreg_DL~q  ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(gnd),
	.datad(!\wrreg_DL~q ),
	.datae(gnd),
	.dataf(!\always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_DL~0 .extended_lut = "off";
defparam \wrreg_DL~0 .lut_mask = 64'h00FF00FF22332233;
defparam \wrreg_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas wrreg_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_DL.is_wysiwyg = "true";
defparam wrreg_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas wrreg_AL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_AL.is_wysiwyg = "true";
defparam wrreg_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \wrreg_ML~0 (
// Equation(s):
// \wrreg_ML~0_combout  = ( !\always13~0_combout  & ( \wrreg_AL~q  ) )

	.dataa(gnd),
	.datab(!\wrreg_AL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always13~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_ML~0 .extended_lut = "off";
defparam \wrreg_ML~0 .lut_mask = 64'h3333000033330000;
defparam \wrreg_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas wrreg_ML(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_ML~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_ML.is_wysiwyg = "true";
defparam wrreg_ML.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N33
cyclonev_lcell_comb \always14~0 (
// Equation(s):
// \always14~0_combout  = ( !\isnop_ML~q  & ( \wrreg_ML~q  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\isnop_ML~q ),
	.dataf(!\wrreg_ML~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always14~0 .extended_lut = "off";
defparam \always14~0 .lut_mask = 64'h000000000F0F0000;
defparam \always14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (((PC[6])) # (PC[4]))) # (PC[7] & (((!PC[6]) # (PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & ((!PC[7] & ((!PC[6]))) # (PC[7] & (PC[3] & 
// PC[6])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[7] & (((PC[4] & PC[3])) # (PC[6]))) # (PC[7] & ((!PC[4]) # ((!PC[6])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[4] & ((!PC[7] & (!PC[3] & !PC[6])) # (PC[7] 
// & (PC[3] & PC[6])))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h800457EE880477AF;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \inst_FL~36 (
// Equation(s):
// \inst_FL~36_combout  = ( \imem~60_combout  & ( (\inst_FL~1_combout  & ((!PC[9]) # ((\imem~59_combout  & \imem~0_combout )))) ) ) # ( !\imem~60_combout  & ( (\imem~59_combout  & (\imem~0_combout  & \inst_FL~1_combout )) ) )

	.dataa(!\imem~59_combout ),
	.datab(!PC[9]),
	.datac(!\imem~0_combout ),
	.datad(!\inst_FL~1_combout ),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~36 .extended_lut = "off";
defparam \inst_FL~36 .lut_mask = 64'h0005000500CD00CD;
defparam \inst_FL~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N37
dffeas \inst_FL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[20] .is_wysiwyg = "true";
defparam \inst_FL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \alufunc_DL~6 (
// Equation(s):
// \alufunc_DL~6_combout  = ( !\always3~2_combout  & ( (!inst_FL[29] & (!inst_FL[27] & ((!\inst_FL[28]~DUPLICATE_q  & (inst_FL[20] & !\inst_FL[31]~DUPLICATE_q )) # (\inst_FL[28]~DUPLICATE_q  & ((\inst_FL[31]~DUPLICATE_q )))))) ) ) # ( \always3~2_combout  & ( 
// (((\alufunc_DL[2]~DUPLICATE_q ))) ) )

	.dataa(!inst_FL[20]),
	.datab(!inst_FL[29]),
	.datac(!\alufunc_DL[2]~DUPLICATE_q ),
	.datad(!\inst_FL[28]~DUPLICATE_q ),
	.datae(!\always3~2_combout ),
	.dataf(!\inst_FL[31]~DUPLICATE_q ),
	.datag(!inst_FL[27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alufunc_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alufunc_DL~6 .extended_lut = "on";
defparam \alufunc_DL~6 .lut_mask = 64'h40000F0F00C00F0F;
defparam \alufunc_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \alufunc_DL[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( !alufunc_DL[1] & ( (\alufunc_DL[4]~DUPLICATE_q  & (!alufunc_DL[3] & !\alufunc_DL[2]~DUPLICATE_q )) ) )

	.dataa(!\alufunc_DL[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_DL[3]),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_DL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h5000500000000000;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N47
dffeas \regval2_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[2]_OTERM506 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[2] .is_wysiwyg = "true";
defparam \regval2_DL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \regval2_DL[2]_NEW505_RTM0507 (
// Equation(s):
// \regval2_DL[2]_NEW505_RTM0507~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[2]_NEW505_RTM0507~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[2]_NEW505_RTM0507 .extended_lut = "off";
defparam \regval2_DL[2]_NEW505_RTM0507 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[2]_NEW505_RTM0507 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \isbranch_DL~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_DL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isbranch_DL~DUPLICATE .is_wysiwyg = "true";
defparam \isbranch_DL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N49
dffeas \inst_FL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[31] .is_wysiwyg = "true";
defparam \inst_FL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( \inst_FL[29]~DUPLICATE_q  & ( (!inst_FL[31] & (!inst_FL[26] & (\inst_FL[28]~DUPLICATE_q  & !inst_FL[27]))) ) )

	.dataa(!inst_FL[31]),
	.datab(!inst_FL[26]),
	.datac(!\inst_FL[28]~DUPLICATE_q ),
	.datad(!inst_FL[27]),
	.datae(gnd),
	.dataf(!\inst_FL[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'h0000000008000800;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \isjump_DL~0 (
// Equation(s):
// \isjump_DL~0_combout  = ( \isjump_DL~q  & ( \Mux2~4_combout  & ( (!\always3~3_combout ) # (\WideOr15~0_combout ) ) ) ) # ( \isjump_DL~q  & ( !\Mux2~4_combout  & ( (!\always3~3_combout ) # (\Decoder0~2_combout ) ) ) ) # ( !\isjump_DL~q  & ( 
// !\Mux2~4_combout  & ( (\Decoder0~2_combout  & \always3~3_combout ) ) ) )

	.dataa(!\Decoder0~2_combout ),
	.datab(!\always3~3_combout ),
	.datac(gnd),
	.datad(!\WideOr15~0_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_DL~0 .extended_lut = "off";
defparam \isjump_DL~0 .lut_mask = 64'h1111DDDD0000CCFF;
defparam \isjump_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas isjump_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_DL.is_wysiwyg = "true";
defparam isjump_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \always3~5 (
// Equation(s):
// \always3~5_combout  = ( !\isjump_DL~q  & ( !\isbranch_DL~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isbranch_DL~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~5 .extended_lut = "off";
defparam \always3~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \always3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \regval2_DL~0 (
// Equation(s):
// \regval2_DL~0_combout  = ( \Mux2~4_combout  & ( \always3~3_combout  & ( (!\WideOr15~0_combout  & ((\always3~5_combout ) # (\always3~4_combout ))) ) ) ) # ( !\Mux2~4_combout  & ( \always3~3_combout  & ( (\always3~5_combout ) # (\always3~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~4_combout ),
	.datad(!\always3~5_combout ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL~0 .extended_lut = "off";
defparam \regval2_DL~0 .lut_mask = 64'h000000000FFF0CCC;
defparam \regval2_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \regs_rtl_1_bypass[14]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N2
dffeas \regs_rtl_1_bypass[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N40
dffeas \inst_FL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[3] .is_wysiwyg = "true";
defparam \inst_FL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( PC[3] & ( PC[4] & ( (!PC[9] & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !PC[3] & ( PC[4] & ( (PC[9] & !\PC[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!PC[3]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h000000003030C0C0;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N51
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (!PC[6] & \imem~34_combout )) ) )

	.dataa(!PC[7]),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(!\imem~34_combout ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h0000000000880088;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N57
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = !PC[9] $ (!\PC[8]_OTERM527 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\PC[8]_OTERM527 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N15
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( PC[7] & ( (PC[6] & ((\PC[5]~DUPLICATE_q ) # (PC[3]))) ) ) # ( !PC[7] & ( (!PC[6] & ((!\PC[5]~DUPLICATE_q ) # (PC[3]))) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'hF500F500005F005F;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = (!PC[3] & (\PC[5]~DUPLICATE_q  & (!PC[6] $ (PC[7])))) # (PC[3] & (!PC[6] & (!PC[7] & !\PC[5]~DUPLICATE_q )))

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!PC[7]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h4082408240824082;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N3
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~32_combout  & ( (!\PC[2]~DUPLICATE_q  & (!PC[4] & (!\imem~31_combout  & !PC[9]))) ) ) # ( !\imem~32_combout  & ( (!\PC[2]~DUPLICATE_q  & (!PC[9] & ((!\imem~31_combout ) # (PC[4])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\imem~31_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'hA200A20080008000;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \inst_FL~18 (
// Equation(s):
// \inst_FL~18_combout  = ( !\always3~4_combout  & ( \inst_FL~0_combout  & ( (\imem~1_combout  & (\always3~5_combout  & ((\imem~33_combout ) # (\imem~35_combout )))) ) ) )

	.dataa(!\imem~35_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\always3~5_combout ),
	.datae(!\always3~4_combout ),
	.dataf(!\inst_FL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~18 .extended_lut = "off";
defparam \inst_FL~18 .lut_mask = 64'h0000000000130000;
defparam \inst_FL~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N57
cyclonev_lcell_comb \inst_FL~19 (
// Equation(s):
// \inst_FL~19_combout  = ( inst_FL[3] & ( \inst_FL~18_combout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[3] & ( \inst_FL~18_combout  & ( (\always3~3_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & 
// ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( inst_FL[3] & ( !\inst_FL~18_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout )))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\WideOr15~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!inst_FL[3]),
	.dataf(!\inst_FL~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~19 .extended_lut = "off";
defparam \inst_FL~19 .lut_mask = 64'h0000222311103333;
defparam \inst_FL~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N41
dffeas \inst_FL[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N21
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( inst_FL[11] & ( (\inst_FL[3]~DUPLICATE_q ) # (\Decoder0~0_combout ) ) ) # ( !inst_FL[11] & ( (!\Decoder0~0_combout  & \inst_FL[3]~DUPLICATE_q ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\inst_FL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N21
cyclonev_lcell_comb \wregno_DL~3 (
// Equation(s):
// \wregno_DL~3_combout  = (!\always3~2_combout  & (\Selector11~0_combout )) # (\always3~2_combout  & ((wregno_DL[3])))

	.dataa(!\Selector11~0_combout ),
	.datab(gnd),
	.datac(!\always3~2_combout ),
	.datad(!wregno_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~3 .extended_lut = "off";
defparam \wregno_DL~3 .lut_mask = 64'h505F505F505F505F;
defparam \wregno_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N22
dffeas \wregno_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[3] .is_wysiwyg = "true";
defparam \wregno_DL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \wregno_AL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[3] .is_wysiwyg = "true";
defparam \wregno_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N3
cyclonev_lcell_comb \wregno_ML~3 (
// Equation(s):
// \wregno_ML~3_combout  = ( !\always13~0_combout  & ( wregno_AL[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wregno_AL[3]),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~3 .extended_lut = "off";
defparam \wregno_ML~3 .lut_mask = 64'h00FF00FF00000000;
defparam \wregno_ML~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N4
dffeas \wregno_ML[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_ML[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[3]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_ML[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \regs_rtl_1_bypass[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_ML[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \regs_rtl_1_bypass[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( PC[6] & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] & ((\PC[5]~DUPLICATE_q ) # (PC[3]))) # (PC[4] & ((!PC[3]) # (!\PC[5]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & ((!PC[4] $ (PC[3])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( 
// PC[7] & ( (\PC[2]~DUPLICATE_q  & (!PC[4] & (PC[3] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !PC[7] & ( (\PC[2]~DUPLICATE_q  & PC[3]) ) ) ) # ( !PC[6] & ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!PC[4] & PC[3])))) # 
// (\PC[2]~DUPLICATE_q  & (!PC[3] $ (((PC[4] & \PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'hFA49050504006BFD;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \inst_FL~14 (
// Equation(s):
// \inst_FL~14_combout  = ( \PC[8]_OTERM527  & ( !PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~14 .extended_lut = "off";
defparam \inst_FL~14 .lut_mask = 64'h00000000FF00FF00;
defparam \inst_FL~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \inst_FL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[2] .is_wysiwyg = "true";
defparam \inst_FL[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \inst_FL~16 (
// Equation(s):
// \inst_FL~16_combout  = ( \inst_FL~14_combout  & ( inst_FL[2] & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (((!\imem~28_combout  & \inst_FL~3_combout )) # (\always3~2_combout ))) ) ) ) # ( !\inst_FL~14_combout  & ( inst_FL[2] & ( 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \always3~2_combout ) ) ) ) # ( \inst_FL~14_combout  & ( !inst_FL[2] & ( (!\imem~28_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\inst_FL~3_combout  & !\always3~2_combout ))) ) ) )

	.dataa(!\imem~28_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\inst_FL~3_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\inst_FL~14_combout ),
	.dataf(!inst_FL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~16 .extended_lut = "off";
defparam \inst_FL~16 .lut_mask = 64'h0000020000330233;
defparam \inst_FL~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N8
dffeas \regs_rtl_1_bypass[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \wregno_DL~0 (
// Equation(s):
// \wregno_DL~0_combout  = (!\always3~2_combout  & (\Selector12~0_combout )) # (\always3~2_combout  & ((wregno_DL[2])))

	.dataa(!\Selector12~0_combout ),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!wregno_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~0 .extended_lut = "off";
defparam \wregno_DL~0 .lut_mask = 64'h4477447744774477;
defparam \wregno_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N4
dffeas \wregno_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[2] .is_wysiwyg = "true";
defparam \wregno_DL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N38
dffeas \wregno_AL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[2] .is_wysiwyg = "true";
defparam \wregno_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \wregno_ML~0 (
// Equation(s):
// \wregno_ML~0_combout  = ( !\always13~0_combout  & ( wregno_AL[2] ) )

	.dataa(!wregno_AL[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~0 .extended_lut = "off";
defparam \wregno_ML~0 .lut_mask = 64'h5555555500000000;
defparam \wregno_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N40
dffeas \wregno_ML[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[2] .is_wysiwyg = "true";
defparam \wregno_ML[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N38
dffeas \regs_rtl_1_bypass[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[4] & ( (\PC[2]~DUPLICATE_q  & (!PC[3] & !\PC[5]~DUPLICATE_q )) ) ) # ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (PC[3]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h9090909040404040;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[7] & ((!\PC[5]~DUPLICATE_q ) # ((PC[3])))) # (PC[7] & (!\PC[5]~DUPLICATE_q  $ (((!PC[3] & PC[4]))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (PC[7] & ((!\PC[5]~DUPLICATE_q  & ((PC[4]) # 
// (PC[3]))) # (\PC[5]~DUPLICATE_q  & (!PC[3])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[4] & (!PC[7] $ (!\PC[5]~DUPLICATE_q  $ (!PC[3])))) # (PC[4] & ((!PC[7]) # ((!PC[3])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[7] & 
// !\PC[5]~DUPLICATE_q ) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h888896FA1454CE9E;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~23_combout  & ( (\imem~0_combout  & \imem~22_combout ) ) ) # ( !\imem~23_combout  & ( (!PC[9]) # ((\imem~0_combout  & \imem~22_combout )) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~0_combout ),
	.datad(!\imem~22_combout ),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'hCCCFCCCF000F000F;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N27
cyclonev_lcell_comb \inst_FL~12 (
// Equation(s):
// \inst_FL~12_combout  = ( \imem~24_combout  & ( (\inst_FL~0_combout  & (\imem~1_combout  & (\always3~5_combout  & !\always3~4_combout ))) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\always3~5_combout ),
	.datad(!\always3~4_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~12 .extended_lut = "off";
defparam \inst_FL~12 .lut_mask = 64'h0000000001000100;
defparam \inst_FL~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \inst_FL~13 (
// Equation(s):
// \inst_FL~13_combout  = ( \Mux2~4_combout  & ( \inst_FL~12_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (((!\WideOr15~0_combout  & \always3~3_combout )) # (\inst_FL[1]~DUPLICATE_q ))) ) ) ) # ( !\Mux2~4_combout  & ( \inst_FL~12_combout  
// & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((\always3~3_combout ) # (\inst_FL[1]~DUPLICATE_q ))) ) ) ) # ( \Mux2~4_combout  & ( !\inst_FL~12_combout  & ( (\inst_FL[1]~DUPLICATE_q  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & 
// ((!\always3~3_combout ) # (\WideOr15~0_combout )))) ) ) ) # ( !\Mux2~4_combout  & ( !\inst_FL~12_combout  & ( (\inst_FL[1]~DUPLICATE_q  & (!\always3~3_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])) ) ) )

	.dataa(!\inst_FL[1]~DUPLICATE_q ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Mux2~4_combout ),
	.dataf(!\inst_FL~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~13 .extended_lut = "off";
defparam \inst_FL~13 .lut_mask = 64'h00500051005F005D;
defparam \inst_FL~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \inst_FL[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \Selector13~0_RESYN1044 (
// Equation(s):
// \Selector13~0_RESYN1044_BDD1045  = ( inst_FL[9] & ( (!inst_FL[27]) # (\inst_FL[1]~DUPLICATE_q ) ) ) # ( !inst_FL[9] & ( (inst_FL[27] & \inst_FL[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_FL[27]),
	.datad(!\inst_FL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_FL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_RESYN1044_BDD1045 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0_RESYN1044 .extended_lut = "off";
defparam \Selector13~0_RESYN1044 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector13~0_RESYN1044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N57
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \inst_FL[1]~DUPLICATE_q  & ( \Selector13~0_RESYN1044_BDD1045  ) ) # ( !\inst_FL[1]~DUPLICATE_q  & ( \Selector13~0_RESYN1044_BDD1045  & ( (!inst_FL[26] & (!inst_FL[28] & (!inst_FL[31] & !inst_FL[29]))) ) ) ) # ( 
// \inst_FL[1]~DUPLICATE_q  & ( !\Selector13~0_RESYN1044_BDD1045  & ( (((inst_FL[29]) # (inst_FL[31])) # (inst_FL[28])) # (inst_FL[26]) ) ) )

	.dataa(!inst_FL[26]),
	.datab(!inst_FL[28]),
	.datac(!inst_FL[31]),
	.datad(!inst_FL[29]),
	.datae(!\inst_FL[1]~DUPLICATE_q ),
	.dataf(!\Selector13~0_RESYN1044_BDD1045 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \wregno_DL~1 (
// Equation(s):
// \wregno_DL~1_combout  = (!\always3~2_combout  & (\Selector13~0_combout )) # (\always3~2_combout  & ((wregno_DL[1])))

	.dataa(!\always3~2_combout ),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(!wregno_DL[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~1 .extended_lut = "off";
defparam \wregno_DL~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \wregno_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N28
dffeas \wregno_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[1] .is_wysiwyg = "true";
defparam \wregno_DL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N10
dffeas \wregno_AL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[1] .is_wysiwyg = "true";
defparam \wregno_AL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \wregno_ML~1 (
// Equation(s):
// \wregno_ML~1_combout  = ( wregno_AL[1] & ( !\always13~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wregno_AL[1]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~1 .extended_lut = "off";
defparam \wregno_ML~1 .lut_mask = 64'h0000FFFF00000000;
defparam \wregno_ML~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N46
dffeas \wregno_ML[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[1] .is_wysiwyg = "true";
defparam \wregno_ML[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N35
dffeas \regs_rtl_1_bypass[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N38
dffeas \inst_FL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[0] .is_wysiwyg = "true";
defparam \inst_FL[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[3] & ( (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !PC[4])) ) ) # ( !PC[3] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[4]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h50A050A050005000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[7] & ( (!PC[3] & ((!PC[6]) # ((!\PC[2]~DUPLICATE_q  & PC[4])))) # (PC[3] & (!PC[6] & (!\PC[2]~DUPLICATE_q ))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[7] & ( (!PC[3] & (((!\PC[2]~DUPLICATE_q ) # (PC[4])))) # 
// (PC[3] & (!PC[6] & (!\PC[2]~DUPLICATE_q ))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[7] & ( (!PC[6] & ((!PC[3] & (\PC[2]~DUPLICATE_q  & PC[4])) # (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[4]))))) # (PC[6] & (((!\PC[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[5]~DUPLICATE_q  & ( !PC[7] & ( (!PC[3] & (((\PC[2]~DUPLICATE_q  & PC[4])) # (PC[6]))) # (PC[3] & ((!PC[6] & ((PC[4]) # (\PC[2]~DUPLICATE_q ))) # (PC[6] & (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h367E3478E0EAC8E8;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~16_combout  & ( \imem~17_combout  & ( (!PC[9]) # (\imem~0_combout ) ) ) ) # ( !\imem~16_combout  & ( \imem~17_combout  & ( !PC[9] ) ) ) # ( \imem~16_combout  & ( !\imem~17_combout  & ( \imem~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem~0_combout ),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h00003333FF00FF33;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N54
cyclonev_lcell_comb \inst_FL~8 (
// Equation(s):
// \inst_FL~8_combout  = ( \imem~18_combout  & ( (!\always3~4_combout  & (\always3~5_combout  & (\inst_FL~0_combout  & \imem~1_combout ))) ) )

	.dataa(!\always3~4_combout ),
	.datab(!\always3~5_combout ),
	.datac(!\inst_FL~0_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~8 .extended_lut = "off";
defparam \inst_FL~8 .lut_mask = 64'h0000000000020002;
defparam \inst_FL~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \inst_FL~9 (
// Equation(s):
// \inst_FL~9_combout  = ( inst_FL[0] & ( \inst_FL~8_combout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !inst_FL[0] & ( \inst_FL~8_combout  & ( (\always3~3_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\Mux2~4_combout ) 
// # (!\WideOr15~0_combout )))) ) ) ) # ( inst_FL[0] & ( !\inst_FL~8_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\always3~3_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout )))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!inst_FL[0]),
	.dataf(!\inst_FL~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~9 .extended_lut = "off";
defparam \inst_FL~9 .lut_mask = 64'h0000222311103333;
defparam \inst_FL~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N52
dffeas \regs_rtl_1_bypass[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N14
dffeas \regs_rtl_1_bypass[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \regs_rtl_1_bypass[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N27
cyclonev_lcell_comb \Selector14~0_RESYN1042 (
// Equation(s):
// \Selector14~0_RESYN1042_BDD1043  = ( inst_FL[8] & ( (!\inst_FL[27]~DUPLICATE_q ) # (inst_FL[0]) ) ) # ( !inst_FL[8] & ( (\inst_FL[27]~DUPLICATE_q  & inst_FL[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL[27]~DUPLICATE_q ),
	.datad(!inst_FL[0]),
	.datae(gnd),
	.dataf(!inst_FL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_RESYN1042_BDD1043 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0_RESYN1042 .extended_lut = "off";
defparam \Selector14~0_RESYN1042 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Selector14~0_RESYN1042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( inst_FL[0] & ( \Selector14~0_RESYN1042_BDD1043  ) ) # ( !inst_FL[0] & ( \Selector14~0_RESYN1042_BDD1043  & ( (!inst_FL[26] & (!inst_FL[28] & (!inst_FL[29] & !inst_FL[31]))) ) ) ) # ( inst_FL[0] & ( 
// !\Selector14~0_RESYN1042_BDD1043  & ( (((inst_FL[31]) # (inst_FL[29])) # (inst_FL[28])) # (inst_FL[26]) ) ) )

	.dataa(!inst_FL[26]),
	.datab(!inst_FL[28]),
	.datac(!inst_FL[29]),
	.datad(!inst_FL[31]),
	.datae(!inst_FL[0]),
	.dataf(!\Selector14~0_RESYN1042_BDD1043 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N3
cyclonev_lcell_comb \wregno_DL~2 (
// Equation(s):
// \wregno_DL~2_combout  = ( \always3~2_combout  & ( wregno_DL[0] ) ) # ( !\always3~2_combout  & ( \Selector14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(!wregno_DL[0]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_DL~2 .extended_lut = "off";
defparam \wregno_DL~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \wregno_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N4
dffeas \wregno_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_DL[0] .is_wysiwyg = "true";
defparam \wregno_DL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N44
dffeas \wregno_AL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_DL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_AL[0] .is_wysiwyg = "true";
defparam \wregno_AL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N45
cyclonev_lcell_comb \wregno_ML~2 (
// Equation(s):
// \wregno_ML~2_combout  = (wregno_AL[0] & !\always13~0_combout )

	.dataa(gnd),
	.datab(!wregno_AL[0]),
	.datac(!\always13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ML~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ML~2 .extended_lut = "off";
defparam \wregno_ML~2 .lut_mask = 64'h3030303030303030;
defparam \wregno_ML~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N46
dffeas \wregno_ML[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[0] .is_wysiwyg = "true";
defparam \wregno_ML[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N34
dffeas \regs_rtl_1_bypass[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N42
cyclonev_lcell_comb \regs~0 (
// Equation(s):
// \regs~0_combout  = ( regs_rtl_1_bypass[0] & ( regs_rtl_1_bypass[1] & ( (regs_rtl_1_bypass[2] & (!regs_rtl_1_bypass[3] $ (regs_rtl_1_bypass[4]))) ) ) ) # ( regs_rtl_1_bypass[0] & ( !regs_rtl_1_bypass[1] & ( (!regs_rtl_1_bypass[2] & (!regs_rtl_1_bypass[3] $ 
// (regs_rtl_1_bypass[4]))) ) ) )

	.dataa(!regs_rtl_1_bypass[3]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[2]),
	.datad(!regs_rtl_1_bypass[4]),
	.datae(!regs_rtl_1_bypass[0]),
	.dataf(!regs_rtl_1_bypass[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0 .extended_lut = "off";
defparam \regs~0 .lut_mask = 64'h0000A05000000A05;
defparam \regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N9
cyclonev_lcell_comb \regs~1 (
// Equation(s):
// \regs~1_combout  = ( regs_rtl_1_bypass[5] & ( \regs~0_combout  & ( (regs_rtl_1_bypass[6] & (!regs_rtl_1_bypass[7] $ (regs_rtl_1_bypass[8]))) ) ) ) # ( !regs_rtl_1_bypass[5] & ( \regs~0_combout  & ( (!regs_rtl_1_bypass[6] & (!regs_rtl_1_bypass[7] $ 
// (regs_rtl_1_bypass[8]))) ) ) )

	.dataa(!regs_rtl_1_bypass[7]),
	.datab(!regs_rtl_1_bypass[8]),
	.datac(!regs_rtl_1_bypass[6]),
	.datad(gnd),
	.datae(!regs_rtl_1_bypass[5]),
	.dataf(!\regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1 .extended_lut = "off";
defparam \regs~1 .lut_mask = 64'h0000000090900909;
defparam \regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \alufunc_DL[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( !\alufunc_DL[1]~DUPLICATE_q  & ( !\alufunc_DL[2]~DUPLICATE_q  & ( (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[4]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\alufunc_DL[4]~DUPLICATE_q ),
	.datae(!\alufunc_DL[1]~DUPLICATE_q ),
	.dataf(!\alufunc_DL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'hF000000000000000;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \regval2_DL[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[8]_OTERM440 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \regval2_DL[8]_NEW439_RTM0441 (
// Equation(s):
// \regval2_DL[8]_NEW439_RTM0441~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[8]_NEW439_RTM0441~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[8]_NEW439_RTM0441 .extended_lut = "off";
defparam \regval2_DL[8]_NEW439_RTM0441 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval2_DL[8]_NEW439_RTM0441 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \regs_rtl_1_bypass[26]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N56
dffeas \regs_rtl_1_bypass[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( \inst_FL[28]~DUPLICATE_q  & ( (((!inst_FL[29]) # (\inst_FL[31]~DUPLICATE_q )) # (inst_FL[27])) # (inst_FL[26]) ) ) # ( !\inst_FL[28]~DUPLICATE_q  & ( ((!inst_FL[27] & ((!inst_FL[29]))) # (inst_FL[27] & (inst_FL[26]))) # 
// (\inst_FL[31]~DUPLICATE_q ) ) )

	.dataa(!inst_FL[26]),
	.datab(!inst_FL[27]),
	.datac(!\inst_FL[31]~DUPLICATE_q ),
	.datad(!inst_FL[29]),
	.datae(gnd),
	.dataf(!\inst_FL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'hDF1FDF1FFF7FFF7F;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas selaluout_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr12~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_DL.is_wysiwyg = "true";
defparam selaluout_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \selaluout_AL~feeder (
// Equation(s):
// \selaluout_AL~feeder_combout  = ( \selaluout_DL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_AL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_AL~feeder .extended_lut = "off";
defparam \selaluout_AL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \selaluout_AL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N14
dffeas \selaluout_AL~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_AL~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_AL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selaluout_AL~DUPLICATE .is_wysiwyg = "true";
defparam \selaluout_AL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \wrmem_DL~0 (
// Equation(s):
// \wrmem_DL~0_combout  = ( !\inst_FL[28]~DUPLICATE_q  & ( (!inst_FL[26] & (!inst_FL[31] & inst_FL[27])) ) )

	.dataa(gnd),
	.datab(!inst_FL[26]),
	.datac(!inst_FL[31]),
	.datad(!inst_FL[27]),
	.datae(gnd),
	.dataf(!\inst_FL[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_DL~0 .extended_lut = "off";
defparam \wrmem_DL~0 .lut_mask = 64'h00C000C000000000;
defparam \wrmem_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \selmemout_DL~0 (
// Equation(s):
// \selmemout_DL~0_combout  = ( \always3~2_combout  & ( \selmemout_DL~q  ) ) # ( !\always3~2_combout  & ( (!inst_FL[29] & \wrmem_DL~0_combout ) ) )

	.dataa(gnd),
	.datab(!inst_FL[29]),
	.datac(!\wrmem_DL~0_combout ),
	.datad(!\selmemout_DL~q ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selmemout_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selmemout_DL~0 .extended_lut = "off";
defparam \selmemout_DL~0 .lut_mask = 64'h0C0C0C0C00FF00FF;
defparam \selmemout_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas selmemout_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selmemout_DL~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_DL.is_wysiwyg = "true";
defparam selmemout_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas selmemout_AL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_AL.is_wysiwyg = "true";
defparam selmemout_AL.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \pcplus_AL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[8] .is_wysiwyg = "true";
defparam \pcplus_AL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N21
cyclonev_lcell_comb \wregval_ML~33 (
// Equation(s):
// \wregval_ML~33_combout  = ( !pcplus_AL[8] & ( !\selmemout_AL~q  ) )

	.dataa(!\selmemout_AL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_AL[8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~33 .extended_lut = "off";
defparam \wregval_ML~33 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \wregval_ML~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\alufunc_DL[4]~DUPLICATE_q  & !\alufunc_DL[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[4]~DUPLICATE_q ),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0F000F0000000000;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \Selector46~1_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h00000000F000F000;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N27
cyclonev_lcell_comb \regs_rtl_1_bypass[18]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \regs_rtl_1_bypass[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \wregval_ML~2 (
// Equation(s):
// \wregval_ML~2_combout  = ( \selmemout_AL~q  & ( !\selaluout_AL~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selmemout_AL~q ),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~2 .extended_lut = "off";
defparam \wregval_ML~2 .lut_mask = 64'h0000FFFF00000000;
defparam \wregval_ML~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\inst_FL[27]~DUPLICATE_q  & ((!\inst_FL[29]~DUPLICATE_q  & (!\inst_FL[28]~DUPLICATE_q  & !inst_FL[26])) # (\inst_FL[29]~DUPLICATE_q  & ((!\inst_FL[28]~DUPLICATE_q ) # (!inst_FL[26])))))

	.dataa(!\inst_FL[29]~DUPLICATE_q ),
	.datab(!\inst_FL[27]~DUPLICATE_q ),
	.datac(!\inst_FL[28]~DUPLICATE_q ),
	.datad(!inst_FL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'hC440C440C440C440;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb aluimm_DL_NEW720(
// Equation(s):
// aluimm_DL_OTERM721 = ( \aluimm_DL~q  & ( (!\regBusy_D~0_combout  & (((!\WideOr1~0_combout ) # (inst_FL[31])) # (\always3~2_combout ))) ) ) # ( !\aluimm_DL~q  & ( (!\regBusy_D~0_combout  & (!\always3~2_combout  & ((!\WideOr1~0_combout ) # (inst_FL[31])))) 
// ) )

	.dataa(!\regBusy_D~0_combout ),
	.datab(!\always3~2_combout ),
	.datac(!inst_FL[31]),
	.datad(!\WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aluimm_DL_OTERM721),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam aluimm_DL_NEW720.extended_lut = "off";
defparam aluimm_DL_NEW720.lut_mask = 64'h88088808AA2AAA2A;
defparam aluimm_DL_NEW720.shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas aluimm_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam aluimm_DL.is_wysiwyg = "true";
defparam aluimm_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \sxtimm_DL[15]_NEW722 (
// Equation(s):
// \sxtimm_DL[15]_OTERM723  = ( !\regBusy_D~0_combout  & ( (!\always3~2_combout  & ((inst_FL[23]))) # (\always3~2_combout  & (sxtimm_DL[15])) ) )

	.dataa(!sxtimm_DL[15]),
	.datab(!inst_FL[23]),
	.datac(!\always3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[15]_OTERM723 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[15]_NEW722 .extended_lut = "off";
defparam \sxtimm_DL[15]_NEW722 .lut_mask = 64'h3535353500000000;
defparam \sxtimm_DL[15]_NEW722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N53
dffeas \sxtimm_DL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15] .is_wysiwyg = "true";
defparam \sxtimm_DL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N33
cyclonev_lcell_comb \regs_rtl_0_bypass[40]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N35
dffeas \regs_rtl_0_bypass[40] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \Selector37~6 (
// Equation(s):
// \Selector37~6_combout  = ( alufunc_DL[3] & ( (!\alufunc_DL[2]~DUPLICATE_q  & (!\alufunc_DL[4]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_DL[2]~DUPLICATE_q ),
	.datab(!\alufunc_DL[4]~DUPLICATE_q ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_DL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~6 .extended_lut = "off";
defparam \Selector37~6 .lut_mask = 64'h0000000080008000;
defparam \Selector37~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \regval2_DL[15]_NEW424_RTM0426 (
// Equation(s):
// \regval2_DL[15]_NEW424_RTM0426~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[15]_NEW424_RTM0426~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[15]_NEW424_RTM0426 .extended_lut = "off";
defparam \regval2_DL[15]_NEW424_RTM0426 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[15]_NEW424_RTM0426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N14
dffeas \regval2_DL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[15]_OTERM425 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[15] .is_wysiwyg = "true";
defparam \regval2_DL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \regs_rtl_1_bypass[40]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N20
dffeas \regs_rtl_1_bypass[40] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N52
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N23
dffeas \aluimm_DL~_Duplicate_18DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_18DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_18DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_18DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \sxtimm_DL[2]~_Duplicate_25DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[2]_OTERM751 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[2]~_Duplicate_25DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2]~_Duplicate_25DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[2]~_Duplicate_25DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N40
dffeas \sxtimm_DL[3]~_Duplicate_24DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[3]_OTERM749 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[3]~_Duplicate_24DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[3]~_Duplicate_24DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[3]~_Duplicate_24DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \regval2_DL[3]_NEW502_RTM0504 (
// Equation(s):
// \regval2_DL[3]_NEW502_RTM0504~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[3]_NEW502_RTM0504~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[3]_NEW502_RTM0504 .extended_lut = "off";
defparam \regval2_DL[3]_NEW502_RTM0504 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval2_DL[3]_NEW502_RTM0504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N2
dffeas \regval2_DL[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[3]_OTERM503 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \wregval_ML[25]_OTERM99~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM99~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_OTERM99~DUPLICATE .is_wysiwyg = "true";
defparam \wregval_ML[25]_OTERM99~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N35
dffeas \pcplus_AL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[3] .is_wysiwyg = "true";
defparam \pcplus_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \aluin2_A[1]~1 (
// Equation(s):
// \aluin2_A[1]~1_combout  = ( \sxtimm_DL[1]~DUPLICATE_q  & ( (regval2_DL[1]) # (\aluimm_DL~q ) ) ) # ( !\sxtimm_DL[1]~DUPLICATE_q  & ( (!\aluimm_DL~q  & regval2_DL[1]) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~1 .extended_lut = "off";
defparam \aluin2_A[1]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluin2_A[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \regval1_DL[1]_NEW511_RTM0513 (
// Equation(s):
// \regval1_DL[1]_NEW511_RTM0513~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[1]_NEW511_RTM0513~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[1]_NEW511_RTM0513 .extended_lut = "off";
defparam \regval1_DL[1]_NEW511_RTM0513 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[1]_NEW511_RTM0513 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N33
cyclonev_lcell_comb \regs_rtl_0_bypass[12]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N35
dffeas \regs_rtl_0_bypass[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[2]~DUPLICATE_q  & ( (PC[9] & !\PC[5]~DUPLICATE_q ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[9] & (PC[4] & !\PC[5]~DUPLICATE_q )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h0500050055005500;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( !PC[9] & ( \PC[8]_OTERM527  & ( (PC[3] & (PC[4] & (!\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h0000000010000000;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \imem~36_combout  & ( \imem~37_combout  & ( (!PC[7] & !PC[6]) ) ) ) # ( !\imem~36_combout  & ( \imem~37_combout  & ( (!PC[7] & !PC[6]) ) ) ) # ( \imem~36_combout  & ( !\imem~37_combout  & ( (!PC[7] & (!PC[6] & (!PC[3] & 
// !\PC[8]_OTERM527 ))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!\PC[8]_OTERM527 ),
	.datae(!\imem~36_combout ),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0000800088888888;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N20
dffeas \inst_FL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[4] .is_wysiwyg = "true";
defparam \inst_FL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (!PC[4] & \PC[5]~DUPLICATE_q )) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & (PC[4] & \PC[5]~DUPLICATE_q )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h000A000A00A000A0;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( PC[6] & ( \PC[8]_OTERM527  & ( (\imem~39_combout  & (!PC[3] & PC[7])) ) ) )

	.dataa(gnd),
	.datab(!\imem~39_combout ),
	.datac(!PC[3]),
	.datad(!PC[7]),
	.datae(!PC[6]),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h0000000000000030;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \inst_FL~20 (
// Equation(s):
// \inst_FL~20_combout  = ( \always3~2_combout  & ( \inst_FL~3_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & inst_FL[4]) ) ) ) # ( !\always3~2_combout  & ( \inst_FL~3_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & 
// ((\imem~40_combout ) # (\imem~38_combout ))) ) ) ) # ( \always3~2_combout  & ( !\inst_FL~3_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & inst_FL[4]) ) ) )

	.dataa(!\imem~38_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!inst_FL[4]),
	.datad(!\imem~40_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\inst_FL~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~20 .extended_lut = "off";
defparam \inst_FL~20 .lut_mask = 64'h0000030311330303;
defparam \inst_FL~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC[9] & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & (!PC[7] & (!PC[3] & PC[4]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0000008000000000;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \imem~14_combout  & ( \PC[8]_OTERM527  & ( (\PC[5]~DUPLICATE_q  & (\imem~12_combout  & (!\imem~2_combout  & PC[3]))) ) ) ) # ( !\imem~14_combout  & ( \PC[8]_OTERM527  & ( (\PC[5]~DUPLICATE_q  & (\imem~12_combout  & (!\imem~2_combout  
// & PC[3]))) ) ) ) # ( \imem~14_combout  & ( !\PC[8]_OTERM527  ) ) # ( !\imem~14_combout  & ( !\PC[8]_OTERM527  & ( (\PC[5]~DUPLICATE_q  & (\imem~12_combout  & (!\imem~2_combout  & PC[3]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[3]),
	.datae(!\imem~14_combout ),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h0010FFFF00100010;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N38
dffeas \inst_FL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[5] .is_wysiwyg = "true";
defparam \inst_FL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \inst_FL~21 (
// Equation(s):
// \inst_FL~21_combout  = ( \always3~2_combout  & ( (inst_FL[5] & \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\always3~2_combout  & ( (\imem~41_combout  & (\inst_FL~3_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])) ) )

	.dataa(!\imem~41_combout ),
	.datab(!\inst_FL~3_combout ),
	.datac(!inst_FL[5]),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~21 .extended_lut = "off";
defparam \inst_FL~21 .lut_mask = 64'h00110011000F000F;
defparam \inst_FL~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( PC[9] & ( (PC[4] & (!\PC[5]~DUPLICATE_q  & (!\PC[8]_OTERM527  & !PC[7]))) ) ) # ( !PC[9] & ( (!PC[4] & (\PC[5]~DUPLICATE_q  & (\PC[8]_OTERM527  & PC[7]))) ) )

	.dataa(!PC[4]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[8]_OTERM527 ),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0002000240004000;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \inst_FL~23 (
// Equation(s):
// \inst_FL~23_combout  = ( PC[6] & ( (\PC[2]~DUPLICATE_q  & (!PC[3] & PC[7])) ) ) # ( !PC[6] & ( (\PC[2]~DUPLICATE_q  & (!PC[3] & !PC[7])) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~23 .extended_lut = "off";
defparam \inst_FL~23 .lut_mask = 64'h4400440000440044;
defparam \inst_FL~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N59
dffeas \inst_FL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[7] .is_wysiwyg = "true";
defparam \inst_FL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N51
cyclonev_lcell_comb \inst_FL~24 (
// Equation(s):
// \inst_FL~24_combout  = ( inst_FL[7] & ( \always3~2_combout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( inst_FL[7] & ( !\always3~2_combout  & ( (\inst_FL~3_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\imem~46_combout  
// & \inst_FL~23_combout ))) ) ) ) # ( !inst_FL[7] & ( !\always3~2_combout  & ( (\inst_FL~3_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\imem~46_combout  & \inst_FL~23_combout ))) ) ) )

	.dataa(!\inst_FL~3_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\imem~46_combout ),
	.datad(!\inst_FL~23_combout ),
	.datae(!inst_FL[7]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~24 .extended_lut = "off";
defparam \inst_FL~24 .lut_mask = 64'h0001000100003333;
defparam \inst_FL~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N10
dffeas \wregval_ML[25]_OTERM97~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideNor0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_OTERM97~DUPLICATE .is_wysiwyg = "true";
defparam \wregval_ML[25]_OTERM97~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \regval1_DL[5]_NEW490_RTM0492 (
// Equation(s):
// \regval1_DL[5]_NEW490_RTM0492~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[5]_NEW490_RTM0492~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[5]_NEW490_RTM0492 .extended_lut = "off";
defparam \regval1_DL[5]_NEW490_RTM0492 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[5]_NEW490_RTM0492 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \regval1_DL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[5]_OTERM491 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[5] .is_wysiwyg = "true";
defparam \regval1_DL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[20]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \regs_rtl_0_bypass[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \regval1_DL[6]_NEW493_RTM0495 (
// Equation(s):
// \regval1_DL[6]_NEW493_RTM0495~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[6]_NEW493_RTM0495~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[6]_NEW493_RTM0495 .extended_lut = "off";
defparam \regval1_DL[6]_NEW493_RTM0495 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[6]_NEW493_RTM0495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \regval1_DL[31]_NEW355_RTM0357 (
// Equation(s):
// \regval1_DL[31]_NEW355_RTM0357~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[31]_NEW355_RTM0357~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[31]_NEW355_RTM0357 .extended_lut = "off";
defparam \regval1_DL[31]_NEW355_RTM0357 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[31]_NEW355_RTM0357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \regs_rtl_0_bypass[72]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N34
dffeas \regs_rtl_0_bypass[72] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \regval1_DL[16]_NEW379_RTM0381 (
// Equation(s):
// \regval1_DL[16]_NEW379_RTM0381~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[16]_NEW379_RTM0381~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[16]_NEW379_RTM0381 .extended_lut = "off";
defparam \regval1_DL[16]_NEW379_RTM0381 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[16]_NEW379_RTM0381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[42]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N43
dffeas \regs_rtl_0_bypass[42] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = ( !aluout_AL[8] & ( (!aluout_AL[5] & (!aluout_AL[3] & aluout_AL[7])) ) )

	.dataa(!aluout_AL[5]),
	.datab(!aluout_AL[3]),
	.datac(gnd),
	.datad(!aluout_AL[7]),
	.datae(gnd),
	.dataf(!aluout_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~0 .extended_lut = "off";
defparam \Equal10~0 .lut_mask = 64'h0088008800000000;
defparam \Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \regval2_DL[27]_NEW478_RTM0480 (
// Equation(s):
// \regval2_DL[27]_NEW478_RTM0480~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[27]_NEW478_RTM0480~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[27]_NEW478_RTM0480 .extended_lut = "off";
defparam \regval2_DL[27]_NEW478_RTM0480 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[27]_NEW478_RTM0480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \regval2_DL[27]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]_OTERM479 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \PC[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( PC[27] & ( \Add0~85_sumout  ) ) # ( !PC[27] & ( \Add0~85_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[27] & ( !\Add0~85_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[27]),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \regval1_DL[23]_NEW358_RTM0360 (
// Equation(s):
// \regval1_DL[23]_NEW358_RTM0360~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[23]_NEW358_RTM0360~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[23]_NEW358_RTM0360 .extended_lut = "off";
defparam \regval1_DL[23]_NEW358_RTM0360 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[23]_NEW358_RTM0360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N38
dffeas \regval1_DL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[23]_OTERM359 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[23] .is_wysiwyg = "true";
defparam \regval1_DL[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \regval2_DL[10]_NEW445_RTM0447 (
// Equation(s):
// \regval2_DL[10]_NEW445_RTM0447~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[10]_NEW445_RTM0447~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[10]_NEW445_RTM0447 .extended_lut = "off";
defparam \regval2_DL[10]_NEW445_RTM0447 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[10]_NEW445_RTM0447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N59
dffeas \regval2_DL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[10]_OTERM446 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[10] .is_wysiwyg = "true";
defparam \regval2_DL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N30
cyclonev_lcell_comb \regs_rtl_1_bypass[30]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N32
dffeas \regs_rtl_1_bypass[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N16
dffeas \regs_rtl_1_bypass[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (\imem~2_combout  & (PC[3] & \inst_FL~14_combout ))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (PC[7] & (\imem~2_combout  & (!PC[3] & \inst_FL~14_combout ))) ) )

	.dataa(!PC[7]),
	.datab(!\imem~2_combout ),
	.datac(!PC[3]),
	.datad(!\inst_FL~14_combout ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h0010001000020002;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( !\PC[8]_OTERM527  & ( (!PC[7] & (PC[9] & \imem~19_combout )) ) )

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~19_combout ),
	.datae(gnd),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h000A000A00000000;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \inst_FL~29 (
// Equation(s):
// \inst_FL~29_combout  = ( \imem~52_combout  & ( \inst_FL~3_combout  & ( !PC[7] $ (PC[6]) ) ) ) # ( !\imem~52_combout  & ( \inst_FL~3_combout  & ( (\imem~53_combout  & (!PC[7] $ (PC[6]))) ) ) )

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!\imem~53_combout ),
	.datae(!\imem~52_combout ),
	.dataf(!\inst_FL~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~29 .extended_lut = "off";
defparam \inst_FL~29 .lut_mask = 64'h0000000000A5A5A5;
defparam \inst_FL~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N16
dffeas \inst_FL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[17] .is_wysiwyg = "true";
defparam \inst_FL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N57
cyclonev_lcell_comb \sxtimm_DL[9]_NEW728 (
// Equation(s):
// \sxtimm_DL[9]_OTERM729  = ( !\regBusy_D~0_combout  & ( (!\always3~2_combout  & (inst_FL[17])) # (\always3~2_combout  & ((sxtimm_DL[9]))) ) )

	.dataa(!inst_FL[17]),
	.datab(gnd),
	.datac(!sxtimm_DL[9]),
	.datad(!\always3~2_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[9]_OTERM729 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[9]_NEW728 .extended_lut = "off";
defparam \sxtimm_DL[9]_NEW728 .lut_mask = 64'h550F550F00000000;
defparam \sxtimm_DL[9]_NEW728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N53
dffeas \sxtimm_DL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[9]_OTERM729 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[9] .is_wysiwyg = "true";
defparam \sxtimm_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Mux2~4_combout  & ( \Add0~25_sumout  & ( ((\stall_F~0_combout  & (\always3~3_combout  & !\WideOr15~0_combout ))) # (PC[10]) ) ) ) # ( !\Mux2~4_combout  & ( \Add0~25_sumout  & ( ((\stall_F~0_combout  & \always3~3_combout )) # (PC[10]) 
// ) ) ) # ( \Mux2~4_combout  & ( !\Add0~25_sumout  & ( (PC[10] & ((!\stall_F~0_combout ) # ((!\always3~3_combout ) # (\WideOr15~0_combout )))) ) ) ) # ( !\Mux2~4_combout  & ( !\Add0~25_sumout  & ( (PC[10] & ((!\stall_F~0_combout ) # (!\always3~3_combout ))) 
// ) ) )

	.dataa(!PC[10]),
	.datab(!\stall_F~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h5454545557575755;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N43
dffeas \sxtimm_DL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[8]_OTERM741 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[8] .is_wysiwyg = "true";
defparam \sxtimm_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[6] & ( PC[3] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & PC[7])) ) ) ) # ( !PC[6] & ( PC[3] & ( (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & !PC[7])) ) ) ) # ( PC[6] & ( !PC[3] & ( (!\PC[5]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q  & PC[7])) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0000020210100808;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( \imem~0_combout  & ( !\PC[8]_OTERM527  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[3] & PC[4])) # (\PC[2]~DUPLICATE_q  & ((!PC[4]))))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!\imem~0_combout ),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0000308000000000;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \inst_FL~30 (
// Equation(s):
// \inst_FL~30_combout  = ( \inst_FL~3_combout  & ( ((\imem~55_combout  & (!PC[4] & \inst_FL~14_combout ))) # (\imem~54_combout ) ) )

	.dataa(!\imem~55_combout ),
	.datab(!PC[4]),
	.datac(!\imem~54_combout ),
	.datad(!\inst_FL~14_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~30 .extended_lut = "off";
defparam \inst_FL~30 .lut_mask = 64'h000000000F4F0F4F;
defparam \inst_FL~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \inst_FL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[16] .is_wysiwyg = "true";
defparam \inst_FL[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N54
cyclonev_lcell_comb \sxtimm_DL~8 (
// Equation(s):
// \sxtimm_DL~8_combout  = ( \always3~2_combout  & ( sxtimm_DL[8] ) ) # ( !\always3~2_combout  & ( inst_FL[16] ) )

	.dataa(gnd),
	.datab(!sxtimm_DL[8]),
	.datac(!inst_FL[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~8 .extended_lut = "off";
defparam \sxtimm_DL~8 .lut_mask = 64'h0F0F0F0F33333333;
defparam \sxtimm_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \sxtimm_DL[8]_NEW740 (
// Equation(s):
// \sxtimm_DL[8]_OTERM741  = (\sxtimm_DL~8_combout  & !\regBusy_D~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL~8_combout ),
	.datad(!\regBusy_D~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[8]_OTERM741 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[8]_NEW740 .extended_lut = "off";
defparam \sxtimm_DL[8]_NEW740 .lut_mask = 64'h0F000F000F000F00;
defparam \sxtimm_DL[8]_NEW740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N44
dffeas \sxtimm_DL[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[8]_OTERM741 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N46
dffeas \regs_rtl_0_bypass[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \regs_rtl_0_bypass[30]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N2
dffeas \regs_rtl_0_bypass[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( PC[12] & ( \Add0~33_sumout  ) ) # ( !PC[12] & ( \Add0~33_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[12] & ( !\Add0~33_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\always3~3_combout ),
	.datae(!PC[12]),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N48
cyclonev_lcell_comb \regval1_DL[12]_NEW391_RTM0393 (
// Equation(s):
// \regval1_DL[12]_NEW391_RTM0393~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[12]_NEW391_RTM0393~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[12]_NEW391_RTM0393 .extended_lut = "off";
defparam \regval1_DL[12]_NEW391_RTM0393 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[12]_NEW391_RTM0393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N50
dffeas \regs_rtl_0_bypass[33] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \regs_rtl_0_bypass[34]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N49
dffeas \regs_rtl_0_bypass[34] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N21
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~22  ))
// \Add0~10  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~10  ))
// \Add0~26  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N27
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N34
dffeas \pcpred_FL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[13] .is_wysiwyg = "true";
defparam \pcpred_FL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \pcpred_DL~12 (
// Equation(s):
// \pcpred_DL~12_combout  = ( \always3~2_combout  & ( pcpred_DL[13] ) ) # ( !\always3~2_combout  & ( pcpred_FL[13] ) )

	.dataa(!pcpred_DL[13]),
	.datab(gnd),
	.datac(!pcpred_FL[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~12 .extended_lut = "off";
defparam \pcpred_DL~12 .lut_mask = 64'h0F0F0F0F55555555;
defparam \pcpred_DL~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \pcpred_DL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[13] .is_wysiwyg = "true";
defparam \pcpred_DL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \pcplus_AL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[13] .is_wysiwyg = "true";
defparam \pcplus_AL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N22
dffeas \sxtimm_DL[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[0]_OTERM719 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \regval1_DL[30]_NEW346_RTM0348 (
// Equation(s):
// \regval1_DL[30]_NEW346_RTM0348~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[30]_NEW346_RTM0348~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[30]_NEW346_RTM0348 .extended_lut = "off";
defparam \regval1_DL[30]_NEW346_RTM0348 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[30]_NEW346_RTM0348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \regs_rtl_0_bypass[70]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N41
dffeas \regs_rtl_0_bypass[70] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \aluout_AL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[4] .is_wysiwyg = "true";
defparam \aluout_AL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \wregval_ML~1 (
// Equation(s):
// \wregval_ML~1_combout  = ( !aluout_AL[3] & ( !aluout_AL[4] & ( (!aluout_AL[5] & (aluout_AL[2] & (aluout_AL[8] & !aluout_AL[7]))) ) ) )

	.dataa(!aluout_AL[5]),
	.datab(!aluout_AL[2]),
	.datac(!aluout_AL[8]),
	.datad(!aluout_AL[7]),
	.datae(!aluout_AL[3]),
	.dataf(!aluout_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~1 .extended_lut = "off";
defparam \wregval_ML~1 .lut_mask = 64'h0200000000000000;
defparam \wregval_ML~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !aluout_AL[2] & ( (!aluout_AL[7] & !aluout_AL[4]) ) )

	.dataa(!aluout_AL[7]),
	.datab(gnd),
	.datac(!aluout_AL[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( \Equal3~0_combout  & ( (aluout_AL[8] & (aluout_AL[3] & !aluout_AL[5])) ) )

	.dataa(gnd),
	.datab(!aluout_AL[8]),
	.datac(!aluout_AL[3]),
	.datad(!aluout_AL[5]),
	.datae(gnd),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0000000003000300;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = ( \Equal3~0_combout  & ( (!aluout_AL[5] & !aluout_AL[3]) ) )

	.dataa(!aluout_AL[5]),
	.datab(!aluout_AL[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~7 .extended_lut = "off";
defparam \Equal2~7 .lut_mask = 64'h0000000088888888;
defparam \Equal2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( !\ShiftLeft0~4_combout  & ( (\alufunc_DL[0]~DUPLICATE_q  & (\Selector46~2_combout  & !\aluin2_A[4]~4_combout )) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector46~2_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h0500050000000000;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N55
dffeas \alufunc_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\alufunc_DL~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\isnop_D~0_combout ),
	.sload(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_DL[2] .is_wysiwyg = "true";
defparam \alufunc_DL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( alufunc_DL[2] & ( (!\alufunc_DL[0]~DUPLICATE_q  & (alufunc_DL[1] & !\alufunc_DL[4]~DUPLICATE_q )) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!alufunc_DL[1]),
	.datac(!\alufunc_DL[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0000000020202020;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N56
dffeas \regval1_DL[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[1]_OTERM512 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( (\Selector28~0_combout  & (!\aluin2_A[1]~1_combout  $ (alufunc_DL[3]))) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( (\Selector28~0_combout  & (!\aluin2_A[1]~1_combout  $ (!alufunc_DL[3]))) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h0606060609090909;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N18
cyclonev_lcell_comb \regval2_DL[0]_NEW523_RTM0525 (
// Equation(s):
// \regval2_DL[0]_NEW523_RTM0525~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[0]_NEW523_RTM0525~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[0]_NEW523_RTM0525 .extended_lut = "off";
defparam \regval2_DL[0]_NEW523_RTM0525 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[0]_NEW523_RTM0525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \regs_rtl_1_bypass[10]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \regs_rtl_1_bypass[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N14
dffeas \regs_rtl_1_bypass[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \wrmem_DL~1 (
// Equation(s):
// \wrmem_DL~1_combout  = ( \always3~2_combout  & ( \wrmem_DL~q  ) ) # ( !\always3~2_combout  & ( (\wrmem_DL~0_combout  & \inst_FL[29]~DUPLICATE_q ) ) )

	.dataa(!\wrmem_DL~0_combout ),
	.datab(gnd),
	.datac(!\inst_FL[29]~DUPLICATE_q ),
	.datad(!\wrmem_DL~q ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_DL~1 .extended_lut = "off";
defparam \wrmem_DL~1 .lut_mask = 64'h0505050500FF00FF;
defparam \wrmem_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas wrmem_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_DL.is_wysiwyg = "true";
defparam wrmem_DL.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N38
dffeas wrmem_AL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_DL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_AL.is_wysiwyg = "true";
defparam wrmem_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N3
cyclonev_lcell_comb wrmem_M(
// Equation(s):
// \wrmem_M~combout  = ( !\isnop_AL~q  & ( \wrmem_AL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrmem_AL~q ),
	.datae(gnd),
	.dataf(!\isnop_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam wrmem_M.extended_lut = "off";
defparam wrmem_M.lut_mask = 64'h00FF00FF00000000;
defparam wrmem_M.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( !\WideNor0~combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \wrmem_M~combout ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\wrmem_M~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0303030300000000;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( \MemWE~combout  & ( !aluout_AL[15] ) )

	.dataa(!aluout_AL[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h00000000AAAAAAAA;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \regval2_DL[17]_NEW403_RTM0405 (
// Equation(s):
// \regval2_DL[17]_NEW403_RTM0405~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[17]_NEW403_RTM0405~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[17]_NEW403_RTM0405 .extended_lut = "off";
defparam \regval2_DL[17]_NEW403_RTM0405 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[17]_NEW403_RTM0405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \regs_rtl_1_bypass[44]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[44]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N35
dffeas \regs_rtl_1_bypass[44] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \regs_rtl_1_bypass[43] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N33
cyclonev_lcell_comb \regval1_DL[18]_NEW373_RTM0375 (
// Equation(s):
// \regval1_DL[18]_NEW373_RTM0375~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[18]_NEW373_RTM0375~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[18]_NEW373_RTM0375 .extended_lut = "off";
defparam \regval1_DL[18]_NEW373_RTM0375 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[18]_NEW373_RTM0375 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N14
dffeas \regval1_DL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[18]_OTERM374 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18] .is_wysiwyg = "true";
defparam \regval1_DL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \regs_rtl_0_bypass[46]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \regs_rtl_0_bypass[46] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N47
dffeas \regs_rtl_0_bypass[45] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \regval2_DL[19]_NEW409_RTM0411 (
// Equation(s):
// \regval2_DL[19]_NEW409_RTM0411~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[19]_NEW409_RTM0411~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[19]_NEW409_RTM0411 .extended_lut = "off";
defparam \regval2_DL[19]_NEW409_RTM0411 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[19]_NEW409_RTM0411 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N59
dffeas \regs_rtl_1_bypass[47] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \regs_rtl_1_bypass[48]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[48]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \regs_rtl_1_bypass[48] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas selaluout_AL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_AL~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_AL~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_AL.is_wysiwyg = "true";
defparam selaluout_AL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \regval1_DL[28]_NEW352_RTM0354 (
// Equation(s):
// \regval1_DL[28]_NEW352_RTM0354~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[28]_NEW352_RTM0354~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[28]_NEW352_RTM0354 .extended_lut = "off";
defparam \regval1_DL[28]_NEW352_RTM0354 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[28]_NEW352_RTM0354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb \regs_rtl_0_bypass[66]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N8
dffeas \regs_rtl_0_bypass[66] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \regval1_DL[27]_NEW334_RTM0336 (
// Equation(s):
// \regval1_DL[27]_NEW334_RTM0336~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[27]_NEW334_RTM0336~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[27]_NEW334_RTM0336 .extended_lut = "off";
defparam \regval1_DL[27]_NEW334_RTM0336 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[27]_NEW334_RTM0336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \regs_rtl_0_bypass[64]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N35
dffeas \regs_rtl_0_bypass[64] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \regs_rtl_0_bypass[63] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N39
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( PC[21] & ( \Add0~73_sumout  ) ) # ( !PC[21] & ( \Add0~73_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[21] & ( !\Add0~73_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[21]),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N56
dffeas \PC[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( PC[19] & ( \Add0~65_sumout  ) ) # ( !PC[19] & ( \Add0~65_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[19] & ( !\Add0~65_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\WideOr15~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[19]),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h0000FFCD0032FFFF;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N39
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( PC[17] & ( \Add0~57_sumout  ) ) # ( !PC[17] & ( \Add0~57_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[17] & ( !\Add0~57_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[17]),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \sxtimm_DL[14]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[14]_OTERM731 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \sxtimm_DL~13 (
// Equation(s):
// \sxtimm_DL~13_combout  = (!\always3~2_combout  & (inst_FL[22])) # (\always3~2_combout  & ((\sxtimm_DL[14]~DUPLICATE_q )))

	.dataa(gnd),
	.datab(!inst_FL[22]),
	.datac(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datad(!\always3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~13 .extended_lut = "off";
defparam \sxtimm_DL~13 .lut_mask = 64'h330F330F330F330F;
defparam \sxtimm_DL~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \sxtimm_DL[14]_NEW730 (
// Equation(s):
// \sxtimm_DL[14]_OTERM731  = ( !\regBusy_D~0_combout  & ( \sxtimm_DL~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sxtimm_DL~13_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[14]_OTERM731 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[14]_NEW730 .extended_lut = "off";
defparam \sxtimm_DL[14]_NEW730 .lut_mask = 64'h00FF00FF00000000;
defparam \sxtimm_DL[14]_NEW730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N26
dffeas \sxtimm_DL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[14]_OTERM731 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[14] .is_wysiwyg = "true";
defparam \sxtimm_DL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \sxtimm_DL~14 (
// Equation(s):
// \sxtimm_DL~14_combout  = ( \always3~2_combout  & ( \sxtimm_DL[13]~DUPLICATE_q  ) ) # ( !\always3~2_combout  & ( inst_FL[21] ) )

	.dataa(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!inst_FL[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~14 .extended_lut = "off";
defparam \sxtimm_DL~14 .lut_mask = 64'h0F0F0F0F55555555;
defparam \sxtimm_DL~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \sxtimm_DL[13]_NEW724 (
// Equation(s):
// \sxtimm_DL[13]_OTERM725  = ( \sxtimm_DL~14_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(!\regBusy_D~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sxtimm_DL~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[13]_OTERM725 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[13]_NEW724 .extended_lut = "off";
defparam \sxtimm_DL[13]_NEW724 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \sxtimm_DL[13]_NEW724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \sxtimm_DL[13]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[13]_OTERM725 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( PC[14] & ( \Add0~41_sumout  ) ) # ( !PC[14] & ( \Add0~41_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[14] & ( !\Add0~41_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!PC[14]),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h0000FCFD0302FFFF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N32
dffeas \sxtimm_DL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[12]_OTERM727 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[12] .is_wysiwyg = "true";
defparam \sxtimm_DL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \sxtimm_DL~15 (
// Equation(s):
// \sxtimm_DL~15_combout  = ( inst_FL[20] & ( (!\always3~2_combout ) # (sxtimm_DL[12]) ) ) # ( !inst_FL[20] & ( (sxtimm_DL[12] & \always3~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[12]),
	.datad(!\always3~2_combout ),
	.datae(gnd),
	.dataf(!inst_FL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~15 .extended_lut = "off";
defparam \sxtimm_DL~15 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \sxtimm_DL~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \sxtimm_DL[12]_NEW726 (
// Equation(s):
// \sxtimm_DL[12]_OTERM727  = ( \sxtimm_DL~15_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(!\regBusy_D~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[12]_OTERM727 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[12]_NEW726 .extended_lut = "off";
defparam \sxtimm_DL[12]_NEW726 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sxtimm_DL[12]_NEW726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \sxtimm_DL[12]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[12]_OTERM727 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \regval1_DL[14]_NEW385_RTM0387 (
// Equation(s):
// \regval1_DL[14]_NEW385_RTM0387~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[14]_NEW385_RTM0387~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[14]_NEW385_RTM0387 .extended_lut = "off";
defparam \regval1_DL[14]_NEW385_RTM0387 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[14]_NEW385_RTM0387 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \regs_rtl_0_bypass[38]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \regs_rtl_0_bypass[38] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N8
dffeas \regs_rtl_0_bypass[37] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N38
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( aluout_AL[15] ) )

	.dataa(!aluout_AL[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000055555555;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (!alufunc_DL[4] & \alufunc_DL[2]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[4]),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \regval2_DL[23]_NEW469_RTM0471 (
// Equation(s):
// \regval2_DL[23]_NEW469_RTM0471~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[23]_NEW469_RTM0471~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[23]_NEW469_RTM0471 .extended_lut = "off";
defparam \regval2_DL[23]_NEW469_RTM0471 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[23]_NEW469_RTM0471 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \regs_rtl_1_bypass[56]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[56]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \regs_rtl_1_bypass[56] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N38
dffeas \regs_rtl_1_bypass[55] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \pcpred_DL[24]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N41
dffeas \pcplus_AL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[24]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[24] .is_wysiwyg = "true";
defparam \pcplus_AL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \regval1_DL[21]_NEW364_RTM0366 (
// Equation(s):
// \regval1_DL[21]_NEW364_RTM0366~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[21]_NEW364_RTM0366~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[21]_NEW364_RTM0366 .extended_lut = "off";
defparam \regval1_DL[21]_NEW364_RTM0366 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[21]_NEW364_RTM0366 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \regs_rtl_0_bypass[52]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N49
dffeas \regs_rtl_0_bypass[52] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \regs_rtl_0_bypass[51] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \regval2_DL[25]_NEW451_RTM0453 (
// Equation(s):
// \regval2_DL[25]_NEW451_RTM0453~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[25]_NEW451_RTM0453~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[25]_NEW451_RTM0453 .extended_lut = "off";
defparam \regval2_DL[25]_NEW451_RTM0453 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[25]_NEW451_RTM0453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \regs_rtl_1_bypass[60]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[60]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N49
dffeas \regs_rtl_1_bypass[60] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N53
dffeas \regs_rtl_1_bypass[59] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \wregval_ML[25]_NEW_REG98 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_NEW_REG98 .is_wysiwyg = "true";
defparam \wregval_ML[25]_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \clk_count[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[5] .is_wysiwyg = "true";
defparam \clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( clk_count[0] ) + ( VCC ) + ( !VCC ))
// \Add7~18  = CARRY(( clk_count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clk_count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h00000000000000FF;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N57
cyclonev_lcell_comb \clk_count~5 (
// Equation(s):
// \clk_count~5_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~17_sumout )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\Add7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~5 .extended_lut = "off";
defparam \clk_count~5 .lut_mask = 64'h0033003300330033;
defparam \clk_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N58
dffeas \clk_count[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[0] .is_wysiwyg = "true";
defparam \clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N3
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( \clk_count[1]~DUPLICATE_q  ) + ( GND ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( \clk_count[1]~DUPLICATE_q  ) + ( GND ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \clk_count~6 (
// Equation(s):
// \clk_count~6_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~21_sumout )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Add7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~6 .extended_lut = "off";
defparam \clk_count~6 .lut_mask = 64'h0303030303030303;
defparam \clk_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \clk_count[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( \clk_count[2]~DUPLICATE_q  ) + ( GND ) + ( \Add7~22  ))
// \Add7~2  = CARRY(( \clk_count[2]~DUPLICATE_q  ) + ( GND ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \clk_count~1 (
// Equation(s):
// \clk_count~1_combout  = (\Add7~1_sumout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])

	.dataa(!\Add7~1_sumout ),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~1 .extended_lut = "off";
defparam \clk_count~1 .lut_mask = 64'h0505050505050505;
defparam \clk_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N40
dffeas \clk_count[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N9
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( \clk_count[3]~DUPLICATE_q  ) + ( GND ) + ( \Add7~2  ))
// \Add7~26  = CARRY(( \clk_count[3]~DUPLICATE_q  ) + ( GND ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \clk_count~7 (
// Equation(s):
// \clk_count~7_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~25_sumout )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~7 .extended_lut = "off";
defparam \clk_count~7 .lut_mask = 64'h0033003300330033;
defparam \clk_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N34
dffeas \clk_count[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( clk_count[4] ) + ( GND ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( clk_count[4] ) + ( GND ) + ( \Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clk_count[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \clk_count~8 (
// Equation(s):
// \clk_count~8_combout  = ( \Add7~29_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Add7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~8 .extended_lut = "off";
defparam \clk_count~8 .lut_mask = 64'h0000000000FF00FF;
defparam \clk_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N49
dffeas \clk_count[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[4] .is_wysiwyg = "true";
defparam \clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N15
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( clk_count[5] ) + ( GND ) + ( \Add7~30  ))
// \Add7~6  = CARRY(( clk_count[5] ) + ( GND ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clk_count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \clk_count~0 (
// Equation(s):
// \clk_count~0_combout  = ( !\Equal4~8_combout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~0 .extended_lut = "off";
defparam \clk_count~0 .lut_mask = 64'h3333333300000000;
defparam \clk_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \clk_count~2 (
// Equation(s):
// \clk_count~2_combout  = ( \clk_count~0_combout  & ( \Add7~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~2 .extended_lut = "off";
defparam \clk_count~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N4
dffeas \clk_count[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N41
dffeas \clk_count[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[2] .is_wysiwyg = "true";
defparam \clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N14
dffeas \clk_count[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[1] .is_wysiwyg = "true";
defparam \clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N35
dffeas \clk_count[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[3] .is_wysiwyg = "true";
defparam \clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( clk_count[3] & ( (clk_count[0] & (clk_count[4] & clk_count[1])) ) )

	.dataa(!clk_count[0]),
	.datab(!clk_count[4]),
	.datac(!clk_count[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!clk_count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0000000001010101;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( clk_count[6] ) + ( GND ) + ( \Add7~6  ))
// \Add7~66  = CARRY(( clk_count[6] ) + ( GND ) + ( \Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N15
cyclonev_lcell_comb \clk_count~17 (
// Equation(s):
// \clk_count~17_combout  = ( \Add7~65_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~17 .extended_lut = "off";
defparam \clk_count~17 .lut_mask = 64'h0000000055555555;
defparam \clk_count~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \clk_count[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[6] .is_wysiwyg = "true";
defparam \clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N21
cyclonev_lcell_comb \Add7~81 (
// Equation(s):
// \Add7~81_sumout  = SUM(( clk_count[7] ) + ( GND ) + ( \Add7~66  ))
// \Add7~82  = CARRY(( clk_count[7] ) + ( GND ) + ( \Add7~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~81_sumout ),
	.cout(\Add7~82 ),
	.shareout());
// synopsys translate_off
defparam \Add7~81 .extended_lut = "off";
defparam \Add7~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \clk_count~21 (
// Equation(s):
// \clk_count~21_combout  = ( \clk_count~0_combout  & ( \Add7~81_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~21 .extended_lut = "off";
defparam \clk_count~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N26
dffeas \clk_count[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[7] .is_wysiwyg = "true";
defparam \clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \Add7~85 (
// Equation(s):
// \Add7~85_sumout  = SUM(( clk_count[8] ) + ( GND ) + ( \Add7~82  ))
// \Add7~86  = CARRY(( clk_count[8] ) + ( GND ) + ( \Add7~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~85_sumout ),
	.cout(\Add7~86 ),
	.shareout());
// synopsys translate_off
defparam \Add7~85 .extended_lut = "off";
defparam \Add7~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \clk_count~22 (
// Equation(s):
// \clk_count~22_combout  = ( \Add7~85_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~22 .extended_lut = "off";
defparam \clk_count~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N32
dffeas \clk_count[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[8] .is_wysiwyg = "true";
defparam \clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N27
cyclonev_lcell_comb \Add7~89 (
// Equation(s):
// \Add7~89_sumout  = SUM(( clk_count[9] ) + ( GND ) + ( \Add7~86  ))
// \Add7~90  = CARRY(( clk_count[9] ) + ( GND ) + ( \Add7~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~89_sumout ),
	.cout(\Add7~90 ),
	.shareout());
// synopsys translate_off
defparam \Add7~89 .extended_lut = "off";
defparam \Add7~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N27
cyclonev_lcell_comb \clk_count~23 (
// Equation(s):
// \clk_count~23_combout  = ( \clk_count~0_combout  & ( \Add7~89_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~89_sumout ),
	.datae(gnd),
	.dataf(!\clk_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~23 .extended_lut = "off";
defparam \clk_count~23 .lut_mask = 64'h0000000000FF00FF;
defparam \clk_count~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N28
dffeas \clk_count[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[9] .is_wysiwyg = "true";
defparam \clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \Add7~93 (
// Equation(s):
// \Add7~93_sumout  = SUM(( clk_count[10] ) + ( GND ) + ( \Add7~90  ))
// \Add7~94  = CARRY(( clk_count[10] ) + ( GND ) + ( \Add7~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clk_count[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~93_sumout ),
	.cout(\Add7~94 ),
	.shareout());
// synopsys translate_off
defparam \Add7~93 .extended_lut = "off";
defparam \Add7~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \clk_count~24 (
// Equation(s):
// \clk_count~24_combout  = ( \clk_count~0_combout  & ( \Add7~93_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~24 .extended_lut = "off";
defparam \clk_count~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N50
dffeas \clk_count[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[10] .is_wysiwyg = "true";
defparam \clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( clk_count[11] ) + ( GND ) + ( \Add7~94  ))
// \Add7~70  = CARRY(( clk_count[11] ) + ( GND ) + ( \Add7~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \clk_count~18 (
// Equation(s):
// \clk_count~18_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~69_sumout )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~18 .extended_lut = "off";
defparam \clk_count~18 .lut_mask = 64'h0055005500550055;
defparam \clk_count~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N56
dffeas \clk_count[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[11] .is_wysiwyg = "true";
defparam \clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( clk_count[12] ) + ( GND ) + ( \Add7~70  ))
// \Add7~34  = CARRY(( clk_count[12] ) + ( GND ) + ( \Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \clk_count~9 (
// Equation(s):
// \clk_count~9_combout  = ( \Add7~33_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Add7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~9 .extended_lut = "off";
defparam \clk_count~9 .lut_mask = 64'h0000000000FF00FF;
defparam \clk_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \clk_count[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[12] .is_wysiwyg = "true";
defparam \clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( clk_count[13] ) + ( GND ) + ( \Add7~34  ))
// \Add7~38  = CARRY(( clk_count[13] ) + ( GND ) + ( \Add7~34  ))

	.dataa(!clk_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \clk_count~10 (
// Equation(s):
// \clk_count~10_combout  = ( \Add7~37_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~10 .extended_lut = "off";
defparam \clk_count~10 .lut_mask = 64'h0000000033333333;
defparam \clk_count~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \clk_count[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[13] .is_wysiwyg = "true";
defparam \clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( clk_count[14] ) + ( GND ) + ( \Add7~38  ))
// \Add7~42  = CARRY(( clk_count[14] ) + ( GND ) + ( \Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \clk_count~11 (
// Equation(s):
// \clk_count~11_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( \Add7~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~41_sumout ),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~11 .extended_lut = "off";
defparam \clk_count~11 .lut_mask = 64'h00000F0F00000F0F;
defparam \clk_count~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N28
dffeas \clk_count[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[14] .is_wysiwyg = "true";
defparam \clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N45
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( clk_count[15] ) + ( GND ) + ( \Add7~42  ))
// \Add7~10  = CARRY(( clk_count[15] ) + ( GND ) + ( \Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \clk_count~3 (
// Equation(s):
// \clk_count~3_combout  = ( \Add7~9_sumout  & ( \clk_count~0_combout  ) )

	.dataa(!\clk_count~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~3 .extended_lut = "off";
defparam \clk_count~3 .lut_mask = 64'h0000000055555555;
defparam \clk_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N7
dffeas \clk_count[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[15] .is_wysiwyg = "true";
defparam \clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \clk_count[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[16] .is_wysiwyg = "true";
defparam \clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( clk_count[16] ) + ( GND ) + ( \Add7~10  ))
// \Add7~14  = CARRY(( clk_count[16] ) + ( GND ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N9
cyclonev_lcell_comb \clk_count~4 (
// Equation(s):
// \clk_count~4_combout  = ( \clk_count~0_combout  & ( \Add7~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~4 .extended_lut = "off";
defparam \clk_count~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N10
dffeas \clk_count[16]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N8
dffeas \clk_count[12]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N51
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( clk_count[17] ) + ( GND ) + ( \Add7~14  ))
// \Add7~46  = CARRY(( clk_count[17] ) + ( GND ) + ( \Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \clk_count~12 (
// Equation(s):
// \clk_count~12_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( \Add7~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Add7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~12 .extended_lut = "off";
defparam \clk_count~12 .lut_mask = 64'h000000000000FFFF;
defparam \clk_count~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N16
dffeas \clk_count[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[17] .is_wysiwyg = "true";
defparam \clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \clk_count[14]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N32
dffeas \clk_count[13]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( !\clk_count[13]~DUPLICATE_q  & ( (!\clk_count[12]~DUPLICATE_q  & (!clk_count[17] & !\clk_count[14]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\clk_count[12]~DUPLICATE_q ),
	.datac(!clk_count[17]),
	.datad(!\clk_count[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clk_count[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'hC000C00000000000;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( \clk_count[16]~DUPLICATE_q  & ( \Equal4~1_combout  & ( (!\clk_count[5]~DUPLICATE_q  & (clk_count[2] & (\Equal4~0_combout  & clk_count[15]))) ) ) )

	.dataa(!\clk_count[5]~DUPLICATE_q ),
	.datab(!clk_count[2]),
	.datac(!\Equal4~0_combout ),
	.datad(!clk_count[15]),
	.datae(!\clk_count[16]~DUPLICATE_q ),
	.dataf(!\Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000000002;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( clk_count[18] ) + ( GND ) + ( \Add7~46  ))
// \Add7~74  = CARRY(( clk_count[18] ) + ( GND ) + ( \Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!clk_count[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N57
cyclonev_lcell_comb \clk_count~19 (
// Equation(s):
// \clk_count~19_combout  = ( \Add7~73_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~19 .extended_lut = "off";
defparam \clk_count~19 .lut_mask = 64'h0000000055555555;
defparam \clk_count~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N59
dffeas \clk_count[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[18] .is_wysiwyg = "true";
defparam \clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N57
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( clk_count[19] ) + ( GND ) + ( \Add7~74  ))
// \Add7~78  = CARRY(( clk_count[19] ) + ( GND ) + ( \Add7~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(\Add7~78 ),
	.shareout());
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \clk_count~20 (
// Equation(s):
// \clk_count~20_combout  = ( \Add7~77_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~20 .extended_lut = "off";
defparam \clk_count~20 .lut_mask = 64'h0000000055555555;
defparam \clk_count~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N14
dffeas \clk_count[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[19] .is_wysiwyg = "true";
defparam \clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( clk_count[20] ) + ( GND ) + ( \Add7~78  ))
// \Add7~50  = CARRY(( clk_count[20] ) + ( GND ) + ( \Add7~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(\Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \clk_count~13 (
// Equation(s):
// \clk_count~13_combout  = ( \Add7~49_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~13 .extended_lut = "off";
defparam \clk_count~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \clk_count~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N4
dffeas \clk_count[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[20] .is_wysiwyg = "true";
defparam \clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N3
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( clk_count[21] ) + ( GND ) + ( \Add7~50  ))
// \Add7~54  = CARRY(( clk_count[21] ) + ( GND ) + ( \Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \clk_count~14 (
// Equation(s):
// \clk_count~14_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~53_sumout )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\Add7~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~14 .extended_lut = "off";
defparam \clk_count~14 .lut_mask = 64'h0505050505050505;
defparam \clk_count~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N49
dffeas \clk_count[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[21] .is_wysiwyg = "true";
defparam \clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( clk_count[22] ) + ( GND ) + ( \Add7~54  ))
// \Add7~58  = CARRY(( clk_count[22] ) + ( GND ) + ( \Add7~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(\Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \clk_count~15 (
// Equation(s):
// \clk_count~15_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~57_sumout )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Add7~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~15 .extended_lut = "off";
defparam \clk_count~15 .lut_mask = 64'h0303030303030303;
defparam \clk_count~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N56
dffeas \clk_count[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[22] .is_wysiwyg = "true";
defparam \clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N9
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( clk_count[23] ) + ( GND ) + ( \Add7~58  ))
// \Add7~62  = CARRY(( clk_count[23] ) + ( GND ) + ( \Add7~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N45
cyclonev_lcell_comb \clk_count~16 (
// Equation(s):
// \clk_count~16_combout  = ( \Add7~61_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~16 .extended_lut = "off";
defparam \clk_count~16 .lut_mask = 64'h0000000055555555;
defparam \clk_count~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \clk_count[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[23] .is_wysiwyg = "true";
defparam \clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \Add7~113 (
// Equation(s):
// \Add7~113_sumout  = SUM(( clk_count[24] ) + ( GND ) + ( \Add7~62  ))
// \Add7~114  = CARRY(( clk_count[24] ) + ( GND ) + ( \Add7~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~113_sumout ),
	.cout(\Add7~114 ),
	.shareout());
// synopsys translate_off
defparam \Add7~113 .extended_lut = "off";
defparam \Add7~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \clk_count~29 (
// Equation(s):
// \clk_count~29_combout  = ( \Add7~113_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~29 .extended_lut = "off";
defparam \clk_count~29 .lut_mask = 64'h0000000055555555;
defparam \clk_count~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N2
dffeas \clk_count[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[24] .is_wysiwyg = "true";
defparam \clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N15
cyclonev_lcell_comb \Add7~117 (
// Equation(s):
// \Add7~117_sumout  = SUM(( clk_count[25] ) + ( GND ) + ( \Add7~114  ))
// \Add7~118  = CARRY(( clk_count[25] ) + ( GND ) + ( \Add7~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~117_sumout ),
	.cout(\Add7~118 ),
	.shareout());
// synopsys translate_off
defparam \Add7~117 .extended_lut = "off";
defparam \Add7~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \clk_count~30 (
// Equation(s):
// \clk_count~30_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~117_sumout )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~30 .extended_lut = "off";
defparam \clk_count~30 .lut_mask = 64'h0055005500550055;
defparam \clk_count~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N4
dffeas \clk_count[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[25] .is_wysiwyg = "true";
defparam \clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \Add7~97 (
// Equation(s):
// \Add7~97_sumout  = SUM(( clk_count[26] ) + ( GND ) + ( \Add7~118  ))
// \Add7~98  = CARRY(( clk_count[26] ) + ( GND ) + ( \Add7~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~97_sumout ),
	.cout(\Add7~98 ),
	.shareout());
// synopsys translate_off
defparam \Add7~97 .extended_lut = "off";
defparam \Add7~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N51
cyclonev_lcell_comb \clk_count~25 (
// Equation(s):
// \clk_count~25_combout  = ( \Add7~97_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~25 .extended_lut = "off";
defparam \clk_count~25 .lut_mask = 64'h0000000055555555;
defparam \clk_count~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N53
dffeas \clk_count[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[26] .is_wysiwyg = "true";
defparam \clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N21
cyclonev_lcell_comb \Add7~101 (
// Equation(s):
// \Add7~101_sumout  = SUM(( clk_count[27] ) + ( GND ) + ( \Add7~98  ))
// \Add7~102  = CARRY(( clk_count[27] ) + ( GND ) + ( \Add7~98  ))

	.dataa(!clk_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~101_sumout ),
	.cout(\Add7~102 ),
	.shareout());
// synopsys translate_off
defparam \Add7~101 .extended_lut = "off";
defparam \Add7~101 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \clk_count~26 (
// Equation(s):
// \clk_count~26_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Add7~101_sumout )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\Add7~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~26 .extended_lut = "off";
defparam \clk_count~26 .lut_mask = 64'h0505050505050505;
defparam \clk_count~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \clk_count[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[27] .is_wysiwyg = "true";
defparam \clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \Add7~105 (
// Equation(s):
// \Add7~105_sumout  = SUM(( clk_count[28] ) + ( GND ) + ( \Add7~102  ))
// \Add7~106  = CARRY(( clk_count[28] ) + ( GND ) + ( \Add7~102  ))

	.dataa(gnd),
	.datab(!clk_count[28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~105_sumout ),
	.cout(\Add7~106 ),
	.shareout());
// synopsys translate_off
defparam \Add7~105 .extended_lut = "off";
defparam \Add7~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N39
cyclonev_lcell_comb \clk_count~27 (
// Equation(s):
// \clk_count~27_combout  = ( \Add7~105_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~27 .extended_lut = "off";
defparam \clk_count~27 .lut_mask = 64'h0000000055555555;
defparam \clk_count~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \clk_count[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[28] .is_wysiwyg = "true";
defparam \clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N27
cyclonev_lcell_comb \Add7~109 (
// Equation(s):
// \Add7~109_sumout  = SUM(( clk_count[29] ) + ( GND ) + ( \Add7~106  ))
// \Add7~110  = CARRY(( clk_count[29] ) + ( GND ) + ( \Add7~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!clk_count[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~109_sumout ),
	.cout(\Add7~110 ),
	.shareout());
// synopsys translate_off
defparam \Add7~109 .extended_lut = "off";
defparam \Add7~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N57
cyclonev_lcell_comb \clk_count~28 (
// Equation(s):
// \clk_count~28_combout  = ( \Add7~109_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~28 .extended_lut = "off";
defparam \clk_count~28 .lut_mask = 64'h0000000055555555;
defparam \clk_count~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N59
dffeas \clk_count[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[29] .is_wysiwyg = "true";
defparam \clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( !clk_count[26] & ( (!clk_count[28] & (!clk_count[27] & !clk_count[29])) ) )

	.dataa(gnd),
	.datab(!clk_count[28]),
	.datac(!clk_count[27]),
	.datad(!clk_count[29]),
	.datae(gnd),
	.dataf(!clk_count[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'hC000C00000000000;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N16
dffeas \clk_count[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[31] .is_wysiwyg = "true";
defparam \clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \Add7~121 (
// Equation(s):
// \Add7~121_sumout  = SUM(( clk_count[30] ) + ( GND ) + ( \Add7~110  ))
// \Add7~122  = CARRY(( clk_count[30] ) + ( GND ) + ( \Add7~110  ))

	.dataa(gnd),
	.datab(!clk_count[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~121_sumout ),
	.cout(\Add7~122 ),
	.shareout());
// synopsys translate_off
defparam \Add7~121 .extended_lut = "off";
defparam \Add7~121 .lut_mask = 64'h0000FFFF00003333;
defparam \Add7~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \clk_count~31 (
// Equation(s):
// \clk_count~31_combout  = ( \Add7~121_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~31 .extended_lut = "off";
defparam \clk_count~31 .lut_mask = 64'h0000000055555555;
defparam \clk_count~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \clk_count[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[30] .is_wysiwyg = "true";
defparam \clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N33
cyclonev_lcell_comb \Add7~125 (
// Equation(s):
// \Add7~125_sumout  = SUM(( clk_count[31] ) + ( GND ) + ( \Add7~122  ))

	.dataa(!clk_count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~125 .extended_lut = "off";
defparam \Add7~125 .lut_mask = 64'h0000FFFF00005555;
defparam \Add7~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N15
cyclonev_lcell_comb \clk_count~32 (
// Equation(s):
// \clk_count~32_combout  = ( \Add7~125_sumout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_count~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_count~32 .extended_lut = "off";
defparam \clk_count~32 .lut_mask = 64'h0000000033333333;
defparam \clk_count~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \clk_count[31]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[31]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = ( !clk_count[24] & ( (!\clk_count[31]~DUPLICATE_q  & (!clk_count[25] & !clk_count[30])) ) )

	.dataa(gnd),
	.datab(!\clk_count[31]~DUPLICATE_q ),
	.datac(!clk_count[25]),
	.datad(!clk_count[30]),
	.datae(gnd),
	.dataf(!clk_count[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'hC000C00000000000;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \clk_count[20]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\clk_count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_count[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_count[20]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_count[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( !clk_count[21] & ( (!clk_count[22] & (!clk_count[23] & !\clk_count[20]~DUPLICATE_q )) ) )

	.dataa(!clk_count[22]),
	.datab(gnd),
	.datac(!clk_count[23]),
	.datad(!\clk_count[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!clk_count[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'hA000A00000000000;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N51
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( clk_count[7] & ( (clk_count[10] & (!clk_count[8] & clk_count[9])) ) )

	.dataa(!clk_count[10]),
	.datab(!clk_count[8]),
	.datac(!clk_count[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!clk_count[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h0000000004040404;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N33
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( \Equal4~4_combout  & ( (!clk_count[11] & (!clk_count[19] & (!clk_count[6] & !clk_count[18]))) ) )

	.dataa(!clk_count[11]),
	.datab(!clk_count[19]),
	.datac(!clk_count[6]),
	.datad(!clk_count[18]),
	.datae(gnd),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h0000000080008000;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( \Equal4~5_combout  & ( (\Equal4~2_combout  & (\Equal4~6_combout  & (\Equal4~7_combout  & \Equal4~3_combout ))) ) )

	.dataa(!\Equal4~2_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\Equal4~7_combout ),
	.datad(!\Equal4~3_combout ),
	.datae(gnd),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'h0000000000010001;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \regs_rtl_1_bypass[62]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[62]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N16
dffeas \regs_rtl_1_bypass[62] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \regs_rtl_1_bypass[61] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \regval2_DL[29]_NEW454_RTM0456 (
// Equation(s):
// \regval2_DL[29]_NEW454_RTM0456~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[29]_NEW454_RTM0456~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[29]_NEW454_RTM0456 .extended_lut = "off";
defparam \regval2_DL[29]_NEW454_RTM0456 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[29]_NEW454_RTM0456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \regs_rtl_1_bypass[68]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[68]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \regs_rtl_1_bypass[68] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N35
dffeas \regs_rtl_1_bypass[67] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N39
cyclonev_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = ( PC[30] & ( \Add0~109_sumout  ) ) # ( !PC[30] & ( \Add0~109_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[30] & ( !\Add0~109_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\WideOr15~0_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[30]),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56 .extended_lut = "off";
defparam \PC~56 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \PC~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N26
dffeas \pcpred_DL[28]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( sxtimm_DL[15] ) + ( pcpred_DL[27] ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( sxtimm_DL[15] ) + ( pcpred_DL[27] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[27]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( sxtimm_DL[15] ) + ( \pcpred_DL[28]~DUPLICATE_q  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( sxtimm_DL[15] ) + ( \pcpred_DL[28]~DUPLICATE_q  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[28]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( sxtimm_DL[15] ) + ( \pcpred_DL[29]~DUPLICATE_q  ) + ( \Add3~38  ))
// \Add3~54  = CARRY(( sxtimm_DL[15] ) + ( \pcpred_DL[29]~DUPLICATE_q  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[29]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N32
dffeas \pcpred_DL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[29] .is_wysiwyg = "true";
defparam \pcpred_DL[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[28] ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[28] ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[28]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N21
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[29]~DUPLICATE_q  ) + ( \Add4~38  ))
// \Add4~54  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[29]~DUPLICATE_q  ) + ( \Add4~38  ))

	.dataa(!\regval1_DL[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \pcgood_B[29]~11 (
// Equation(s):
// \pcgood_B[29]~11_combout  = ( \Add4~53_sumout  & ( (pcpred_DL[29]) # (\isjump_DL~q ) ) ) # ( !\Add4~53_sumout  & ( (!\isjump_DL~q  & pcpred_DL[29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[29]),
	.datae(gnd),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~11 .extended_lut = "off";
defparam \pcgood_B[29]~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[29]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N33
cyclonev_lcell_comb \pcgood_B[29]~48 (
// Equation(s):
// \pcgood_B[29]~48_combout  = ( \pcgood_B[29]~11_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~25_combout  & !\Selector46~23_combout )) # (\Add3~53_sumout )) ) ) # ( !\pcgood_B[29]~11_combout  & ( (\isbranch_DL~q  & (\Add3~53_sumout  & 
// ((\Selector46~23_combout ) # (\Selector46~25_combout )))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~53_sumout ),
	.datad(!\Selector46~23_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[29]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~48 .extended_lut = "off";
defparam \pcgood_B[29]~48 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[29]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N49
dffeas \PC[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N57
cyclonev_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = ( PC[29] & ( \Add0~105_sumout  ) ) # ( !PC[29] & ( \Add0~105_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[29] & ( !\Add0~105_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!PC[29]),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~54 .extended_lut = "off";
defparam \PC~54 .lut_mask = 64'h0000EEEF1110FFFF;
defparam \PC~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \regval1_DL[2]_NEW514_RTM0516 (
// Equation(s):
// \regval1_DL[2]_NEW514_RTM0516~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[2]_NEW514_RTM0516~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[2]_NEW514_RTM0516 .extended_lut = "off";
defparam \regval1_DL[2]_NEW514_RTM0516 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[2]_NEW514_RTM0516 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N0
cyclonev_lcell_comb \regs_rtl_0_bypass[14]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \regs_rtl_0_bypass[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \regs_rtl_0_bypass[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (aluout_AL[8] & \Equal2~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[8]),
	.datad(!\Equal2~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~0 .extended_lut = "off";
defparam \Equal14~0 .lut_mask = 64'h000F000F000F000F;
defparam \Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = ( \Equal2~6_combout  & ( \Equal14~0_combout  ) )

	.dataa(gnd),
	.datab(!\Equal14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~1 .extended_lut = "off";
defparam \Equal14~1 .lut_mask = 64'h0000000033333333;
defparam \Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \tcnt~1 (
// Equation(s):
// \tcnt~1_combout  = ( \clk_count~0_combout  & ( \Equal14~1_combout  & ( \wrmem_M~combout  ) ) ) # ( !\clk_count~0_combout  & ( \Equal14~1_combout  ) ) # ( !\clk_count~0_combout  & ( !\Equal14~1_combout  ) )

	.dataa(gnd),
	.datab(!\wrmem_M~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_count~0_combout ),
	.dataf(!\Equal14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~1 .extended_lut = "off";
defparam \tcnt~1 .lut_mask = 64'hFFFF0000FFFF3333;
defparam \tcnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \tcnt[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[30]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[30] .is_wysiwyg = "true";
defparam \tcnt[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \Add6~73 (
// Equation(s):
// \Add6~73_sumout  = SUM(( tcnt[29] ) + ( GND ) + ( \Add6~38  ))
// \Add6~74  = CARRY(( tcnt[29] ) + ( GND ) + ( \Add6~38  ))

	.dataa(!tcnt[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~73_sumout ),
	.cout(\Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \Add6~73 .extended_lut = "off";
defparam \Add6~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \Add6~69 (
// Equation(s):
// \Add6~69_sumout  = SUM(( tcnt[30] ) + ( GND ) + ( \Add6~74  ))
// \Add6~70  = CARRY(( tcnt[30] ) + ( GND ) + ( \Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~69_sumout ),
	.cout(\Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \Add6~69 .extended_lut = "off";
defparam \Add6~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \tcnt~18 (
// Equation(s):
// \tcnt~18_combout  = ( \Equal4~8_combout  & ( \Add6~69_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~18 .extended_lut = "off";
defparam \tcnt~18 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \tcnt[30]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcnt[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[30]~DUPLICATE .is_wysiwyg = "true";
defparam \tcnt[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \regval2_DL[24]_NEW472_RTM0474 (
// Equation(s):
// \regval2_DL[24]_NEW472_RTM0474~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[24]_NEW472_RTM0474~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[24]_NEW472_RTM0474 .extended_lut = "off";
defparam \regval2_DL[24]_NEW472_RTM0474 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[24]_NEW472_RTM0474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N3
cyclonev_lcell_comb \regs_rtl_1_bypass[58]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[58]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \regs_rtl_1_bypass[58] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \regs_rtl_1_bypass[57] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always14~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_ML~88_combout ,\wregval_ML~93_combout ,wregval_ML[29],\wregval_ML~64_combout ,\wregval_ML~69_combout ,\wregval_ML~74_combout ,\wregval_ML~101_combout ,wregval_ML[24],wregval_ML[23],wregval_ML[22],wregval_ML[21],wregval_ML[20],wregval_ML[19],wregval_ML[18],wregval_ML[17],
wregval_ML[16],wregval_ML[15],wregval_ML[14],wregval_ML[13],wregval_ML[12],wregval_ML[11],wregval_ML[10],wregval_ML[9],wregval_ML[8],wregval_ML[7],wregval_ML[6],\wregval_ML~58_combout ,wregval_ML[4],\wregval_ML~15_combout ,wregval_ML[2],wregval_ML[1],wregval_ML[0]}),
	.portaaddr({\wregno_ML[3]~DUPLICATE_q ,wregno_ML[2],wregno_ML[1],wregno_ML[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_FL~19_combout ,\inst_FL~16_combout ,\inst_FL~13_combout ,\inst_FL~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Project.ram0_Project_2ceb2a32.hdl.mif";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_v8n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \regs~21 (
// Equation(s):
// \regs~21_combout  = ( \regs_rtl_1|auto_generated|ram_block1a24  & ( ((regs_rtl_1_bypass[58] & !\regs~1_combout )) # (regs_rtl_1_bypass[57]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a24  & ( (regs_rtl_1_bypass[57] & ((!regs_rtl_1_bypass[58]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[58]),
	.datab(!regs_rtl_1_bypass[57]),
	.datac(!\regs~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21 .extended_lut = "off";
defparam \regs~21 .lut_mask = 64'h2323232373737373;
defparam \regs~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \regval2_DL[24]_NEW472 (
// Equation(s):
// \regval2_DL[24]_OTERM473  = ( \regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[24]_NEW472_RTM0474~combout  & (((regval2_DL[24] & \always3~2_combout )) # (\regs~21_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( 
// (regval2_DL[24] & (!\regval2_DL[24]_NEW472_RTM0474~combout  & \always3~2_combout )) ) ) )

	.dataa(!regval2_DL[24]),
	.datab(!\regval2_DL[24]_NEW472_RTM0474~combout ),
	.datac(!\regs~21_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[24]_OTERM473 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[24]_NEW472 .extended_lut = "off";
defparam \regval2_DL[24]_NEW472 .lut_mask = 64'h00440C4C00000000;
defparam \regval2_DL[24]_NEW472 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \regval2_DL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[24]_OTERM473 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[24] .is_wysiwyg = "true";
defparam \regval2_DL[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N47
dffeas \regval2_AL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[24] .is_wysiwyg = "true";
defparam \regval2_AL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \tlim~13 (
// Equation(s):
// \tlim~13_combout  = ( regval2_AL[24] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!regval2_AL[24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~13 .extended_lut = "off";
defparam \tlim~13 .lut_mask = 64'h00000F0F00000F0F;
defparam \tlim~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \tlim~1 (
// Equation(s):
// \tlim~1_combout  = ( \wregval_ML~1_combout  & ( \Equal2~6_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # (\wrmem_M~combout ) ) ) ) # ( !\wregval_ML~1_combout  & ( \Equal2~6_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) 
// ) ) # ( \wregval_ML~1_combout  & ( !\Equal2~6_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\wregval_ML~1_combout  & ( !\Equal2~6_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\wrmem_M~combout ),
	.datad(gnd),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~1 .extended_lut = "off";
defparam \tlim~1 .lut_mask = 64'hCCCCCCCCCCCCCFCF;
defparam \tlim~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N28
dffeas \tlim[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[24]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[24] .is_wysiwyg = "true";
defparam \tlim[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N59
dffeas \regval2_AL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[23] .is_wysiwyg = "true";
defparam \regval2_AL[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \tlim~14 (
// Equation(s):
// \tlim~14_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~14 .extended_lut = "off";
defparam \tlim~14 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \tlim[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[23]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[23] .is_wysiwyg = "true";
defparam \tlim[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N33
cyclonev_lcell_comb \tlim~15 (
// Equation(s):
// \tlim~15_combout  = ( regval2_AL[22] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~15 .extended_lut = "off";
defparam \tlim~15 .lut_mask = 64'h0000000000FF00FF;
defparam \tlim~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N34
dffeas \tlim[22]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[22]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \regval2_DL[21]_NEW448_RTM0450 (
// Equation(s):
// \regval2_DL[21]_NEW448_RTM0450~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[21]_NEW448_RTM0450~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[21]_NEW448_RTM0450 .extended_lut = "off";
defparam \regval2_DL[21]_NEW448_RTM0450 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[21]_NEW448_RTM0450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \regval2_DL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[21]_OTERM449 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[21] .is_wysiwyg = "true";
defparam \regval2_DL[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \regs_rtl_1_bypass[51] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \regs_rtl_1_bypass[52]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[52]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N28
dffeas \regs_rtl_1_bypass[52] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \regs~29 (
// Equation(s):
// \regs~29_combout  = ( regs_rtl_1_bypass[52] & ( (!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a21 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[51]))) ) ) # ( !regs_rtl_1_bypass[52] & ( regs_rtl_1_bypass[51] ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!regs_rtl_1_bypass[51]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29 .extended_lut = "off";
defparam \regs~29 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \regs~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \regval2_DL[21]_NEW448 (
// Equation(s):
// \regval2_DL[21]_OTERM449  = ( regval2_DL[21] & ( \regs~29_combout  & ( (!\regval2_DL[21]_NEW448_RTM0450~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~2_combout )))) ) ) ) # ( !regval2_DL[21] & ( \regs~29_combout  & ( 
// (!\regval2_DL[21]_NEW448_RTM0450~combout  & (\regval2_DL~0_combout  & !\isnop_D~0_combout )) ) ) ) # ( regval2_DL[21] & ( !\regs~29_combout  & ( (!\regval2_DL[21]_NEW448_RTM0450~combout  & (\always3~2_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL[21]_NEW448_RTM0450~combout ),
	.datab(!\always3~2_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval2_DL[21]),
	.dataf(!\regs~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[21]_OTERM449 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[21]_NEW448 .extended_lut = "off";
defparam \regval2_DL[21]_NEW448 .lut_mask = 64'h000022000A002A00;
defparam \regval2_DL[21]_NEW448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \regval2_DL[21]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[21]_OTERM449 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[21]~_Duplicate_34 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[21]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[21]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \regval2_AL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[21]~_Duplicate_34 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[21] .is_wysiwyg = "true";
defparam \regval2_AL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \tlim~21 (
// Equation(s):
// \tlim~21_combout  = ( regval2_AL[21] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[21]),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~21 .extended_lut = "off";
defparam \tlim~21 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \tlim[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[21]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[21] .is_wysiwyg = "true";
defparam \tlim[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \regval2_DL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[20]_OTERM413 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[20] .is_wysiwyg = "true";
defparam \regval2_DL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N27
cyclonev_lcell_comb \regval2_DL[20]_NEW412_RTM0414 (
// Equation(s):
// \regval2_DL[20]_NEW412_RTM0414~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[20]_NEW412_RTM0414~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[20]_NEW412_RTM0414 .extended_lut = "off";
defparam \regval2_DL[20]_NEW412_RTM0414 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[20]_NEW412_RTM0414 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \regs_rtl_1_bypass[50]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[50]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \regs_rtl_1_bypass[50] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N26
dffeas \regs_rtl_1_bypass[49] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \regs~41 (
// Equation(s):
// \regs~41_combout  = ( \regs_rtl_1|auto_generated|ram_block1a20  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[50])) # (regs_rtl_1_bypass[49]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a20  & ( (regs_rtl_1_bypass[49] & ((!regs_rtl_1_bypass[50]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[50]),
	.datad(!regs_rtl_1_bypass[49]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41 .extended_lut = "off";
defparam \regs~41 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \regval2_DL[20]_NEW412 (
// Equation(s):
// \regval2_DL[20]_OTERM413  = ( \always3~2_combout  & ( \regs~41_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[20]_NEW412_RTM0414~combout  & ((regval2_DL[20]) # (\regval2_DL~0_combout )))) ) ) ) # ( !\always3~2_combout  & ( \regs~41_combout  & ( 
// (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & !\regval2_DL[20]_NEW412_RTM0414~combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~41_combout  & ( (!\isnop_D~0_combout  & (regval2_DL[20] & !\regval2_DL[20]_NEW412_RTM0414~combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!regval2_DL[20]),
	.datad(!\regval2_DL[20]_NEW412_RTM0414~combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[20]_OTERM413 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[20]_NEW412 .extended_lut = "off";
defparam \regval2_DL[20]_NEW412 .lut_mask = 64'h00000A0022002A00;
defparam \regval2_DL[20]_NEW412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N32
dffeas \regval2_DL[20]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[20]_OTERM413 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[20]~_Duplicate_35 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[20]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[20]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N50
dffeas \regval2_AL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[20]~_Duplicate_35 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[20] .is_wysiwyg = "true";
defparam \regval2_AL[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \tlim~29 (
// Equation(s):
// \tlim~29_combout  = ( regval2_AL[20] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~29 .extended_lut = "off";
defparam \tlim~29 .lut_mask = 64'h0000333300003333;
defparam \tlim~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \tlim[20]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tlim~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[20]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \tlim~30 (
// Equation(s):
// \tlim~30_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[19]),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~30 .extended_lut = "off";
defparam \tlim~30 .lut_mask = 64'h00000F0F00000F0F;
defparam \tlim~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N52
dffeas \tlim[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[19]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[19] .is_wysiwyg = "true";
defparam \tlim[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \regval2_DL[18]_NEW406_RTM0408 (
// Equation(s):
// \regval2_DL[18]_NEW406_RTM0408~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[18]_NEW406_RTM0408~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[18]_NEW406_RTM0408 .extended_lut = "off";
defparam \regval2_DL[18]_NEW406_RTM0408 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[18]_NEW406_RTM0408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \regs_rtl_1_bypass[46]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[46]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \regs_rtl_1_bypass[46] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N59
dffeas \regs_rtl_1_bypass[45] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \regs~43 (
// Equation(s):
// \regs~43_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[45] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[46] & ((regs_rtl_1_bypass[45]))) # (regs_rtl_1_bypass[46] & (\regs_rtl_1|auto_generated|ram_block1a18 )) ) )

	.dataa(gnd),
	.datab(!\regs_rtl_1|auto_generated|ram_block1a18 ),
	.datac(!regs_rtl_1_bypass[46]),
	.datad(!regs_rtl_1_bypass[45]),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~43 .extended_lut = "off";
defparam \regs~43 .lut_mask = 64'h03F303F300FF00FF;
defparam \regs~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \regval2_DL[18]_NEW406 (
// Equation(s):
// \regval2_DL[18]_OTERM407  = ( \always3~2_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[18]_NEW406_RTM0408~combout  & (((\regval2_DL~0_combout  & \regs~43_combout )) # (regval2_DL[18]))) ) ) ) # ( !\always3~2_combout  & ( !\isnop_D~0_combout  & ( 
// (!\regval2_DL[18]_NEW406_RTM0408~combout  & (\regval2_DL~0_combout  & \regs~43_combout )) ) ) )

	.dataa(!regval2_DL[18]),
	.datab(!\regval2_DL[18]_NEW406_RTM0408~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regs~43_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[18]_OTERM407 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[18]_NEW406 .extended_lut = "off";
defparam \regval2_DL[18]_NEW406 .lut_mask = 64'h000C444C00000000;
defparam \regval2_DL[18]_NEW406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \regval2_DL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[18]_OTERM407 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[18] .is_wysiwyg = "true";
defparam \regval2_DL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \regval2_AL[18]~feeder (
// Equation(s):
// \regval2_AL[18]~feeder_combout  = ( regval2_DL[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_AL[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_AL[18]~feeder .extended_lut = "off";
defparam \regval2_AL[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_AL[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N25
dffeas \regval2_AL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_AL[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[18] .is_wysiwyg = "true";
defparam \regval2_AL[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \tlim~31 (
// Equation(s):
// \tlim~31_combout  = ( regval2_AL[18] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~31 .extended_lut = "off";
defparam \tlim~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \tlim~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \tlim[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[18]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[18] .is_wysiwyg = "true";
defparam \tlim[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \tlim~32 (
// Equation(s):
// \tlim~32_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~32 .extended_lut = "off";
defparam \tlim~32 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N47
dffeas \tlim[17]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[17]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \regval2_DL[16]_NEW463_RTM0465 (
// Equation(s):
// \regval2_DL[16]_NEW463_RTM0465~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[16]_NEW463_RTM0465~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[16]_NEW463_RTM0465 .extended_lut = "off";
defparam \regval2_DL[16]_NEW463_RTM0465 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[16]_NEW463_RTM0465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \regs_rtl_1_bypass[42]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[42]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \regs_rtl_1_bypass[42] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \regs_rtl_1_bypass[41] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \regs~24 (
// Equation(s):
// \regs~24_combout  = ( \regs_rtl_1|auto_generated|ram_block1a16  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[42])) # (regs_rtl_1_bypass[41]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a16  & ( (regs_rtl_1_bypass[41] & ((!regs_rtl_1_bypass[42]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[42]),
	.datad(!regs_rtl_1_bypass[41]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~24 .extended_lut = "off";
defparam \regs~24 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \regval2_DL[16]_NEW463 (
// Equation(s):
// \regval2_DL[16]_OTERM464  = ( \always3~2_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[16]_NEW463_RTM0465~combout  & (!\isnop_D~0_combout  & ((\regs~24_combout ) # (regval2_DL[16])))) ) ) ) # ( !\always3~2_combout  & ( \regval2_DL~0_combout  & ( 
// (!\regval2_DL[16]_NEW463_RTM0465~combout  & (\regs~24_combout  & !\isnop_D~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regval2_DL~0_combout  & ( (regval2_DL[16] & (!\regval2_DL[16]_NEW463_RTM0465~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!regval2_DL[16]),
	.datab(!\regval2_DL[16]_NEW463_RTM0465~combout ),
	.datac(!\regs~24_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[16]_OTERM464 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[16]_NEW463 .extended_lut = "off";
defparam \regval2_DL[16]_NEW463 .lut_mask = 64'h000044000C004C00;
defparam \regval2_DL[16]_NEW463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \regval2_DL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[16]_OTERM464 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[16] .is_wysiwyg = "true";
defparam \regval2_DL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \regval2_AL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[16] .is_wysiwyg = "true";
defparam \regval2_AL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \tlim~16 (
// Equation(s):
// \tlim~16_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & regval2_AL[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!regval2_AL[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~16 .extended_lut = "off";
defparam \tlim~16 .lut_mask = 64'h000F000F000F000F;
defparam \tlim~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \tlim[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[16]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[16] .is_wysiwyg = "true";
defparam \tlim[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \regval2_AL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[15] .is_wysiwyg = "true";
defparam \regval2_AL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \tlim~25 (
// Equation(s):
// \tlim~25_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~25 .extended_lut = "off";
defparam \tlim~25 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N58
dffeas \tlim[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[15]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[15] .is_wysiwyg = "true";
defparam \tlim[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N38
dffeas \regval2_DL[14]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[14]_OTERM422 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \regval2_DL[14]_NEW421_RTM0423 (
// Equation(s):
// \regval2_DL[14]_NEW421_RTM0423~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[14]_NEW421_RTM0423~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[14]_NEW421_RTM0423 .extended_lut = "off";
defparam \regval2_DL[14]_NEW421_RTM0423 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[14]_NEW421_RTM0423 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N57
cyclonev_lcell_comb \regs_rtl_1_bypass[38]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N58
dffeas \regs_rtl_1_bypass[38] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N56
dffeas \regs_rtl_1_bypass[37] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \regs~38 (
// Equation(s):
// \regs~38_combout  = ( \regs_rtl_1|auto_generated|ram_block1a14  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[38])) # (regs_rtl_1_bypass[37]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a14  & ( (regs_rtl_1_bypass[37] & ((!regs_rtl_1_bypass[38]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[38]),
	.datad(!regs_rtl_1_bypass[37]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~38 .extended_lut = "off";
defparam \regs~38 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N39
cyclonev_lcell_comb \regval2_DL[14]_NEW421 (
// Equation(s):
// \regval2_DL[14]_OTERM422  = ( \regval2_DL~0_combout  & ( \regs~38_combout  & ( (!\isnop_D~0_combout  & !\regval2_DL[14]_NEW421_RTM0423~combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~38_combout  & ( (\regval2_DL[14]~DUPLICATE_q  & 
// (\always3~2_combout  & (!\isnop_D~0_combout  & !\regval2_DL[14]_NEW421_RTM0423~combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~38_combout  & ( (\regval2_DL[14]~DUPLICATE_q  & (\always3~2_combout  & (!\isnop_D~0_combout  & 
// !\regval2_DL[14]_NEW421_RTM0423~combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\regs~38_combout  & ( (\regval2_DL[14]~DUPLICATE_q  & (\always3~2_combout  & (!\isnop_D~0_combout  & !\regval2_DL[14]_NEW421_RTM0423~combout ))) ) ) )

	.dataa(!\regval2_DL[14]~DUPLICATE_q ),
	.datab(!\always3~2_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL[14]_NEW421_RTM0423~combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[14]_OTERM422 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[14]_NEW421 .extended_lut = "off";
defparam \regval2_DL[14]_NEW421 .lut_mask = 64'h100010001000F000;
defparam \regval2_DL[14]_NEW421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N37
dffeas \regval2_DL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[14]_OTERM422 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[14] .is_wysiwyg = "true";
defparam \regval2_DL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \regval2_AL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[14] .is_wysiwyg = "true";
defparam \regval2_AL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \tlim~26 (
// Equation(s):
// \tlim~26_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~26 .extended_lut = "off";
defparam \tlim~26 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \tlim[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[14]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[14] .is_wysiwyg = "true";
defparam \tlim[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \regval2_DL[13]_NEW418_RTM0420 (
// Equation(s):
// \regval2_DL[13]_NEW418_RTM0420~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[13]_NEW418_RTM0420~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[13]_NEW418_RTM0420 .extended_lut = "off";
defparam \regval2_DL[13]_NEW418_RTM0420 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[13]_NEW418_RTM0420 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \regs_rtl_1_bypass[35] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \regs_rtl_1_bypass[36]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \regs_rtl_1_bypass[36] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \regs~39 (
// Equation(s):
// \regs~39_combout  = ( \regs_rtl_1|auto_generated|ram_block1a13  & ( ((regs_rtl_1_bypass[36] & !\regs~1_combout )) # (regs_rtl_1_bypass[35]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a13  & ( (regs_rtl_1_bypass[35] & ((!regs_rtl_1_bypass[36]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[35]),
	.datab(!regs_rtl_1_bypass[36]),
	.datac(!\regs~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~39 .extended_lut = "off";
defparam \regs~39 .lut_mask = 64'h4545454575757575;
defparam \regs~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \regval2_DL[13]_NEW418 (
// Equation(s):
// \regval2_DL[13]_OTERM419  = ( \always3~2_combout  & ( \regs~39_combout  & ( (!\regval2_DL[13]_NEW418_RTM0420~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (regval2_DL[13])))) ) ) ) # ( !\always3~2_combout  & ( \regs~39_combout  & ( 
// (!\regval2_DL[13]_NEW418_RTM0420~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~39_combout  & ( (!\regval2_DL[13]_NEW418_RTM0420~combout  & (!\isnop_D~0_combout  & regval2_DL[13])) ) ) )

	.dataa(!\regval2_DL[13]_NEW418_RTM0420~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!regval2_DL[13]),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[13]_OTERM419 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[13]_NEW418 .extended_lut = "off";
defparam \regval2_DL[13]_NEW418 .lut_mask = 64'h0000080800880888;
defparam \regval2_DL[13]_NEW418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N8
dffeas \regval2_DL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[13]_OTERM419 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[13] .is_wysiwyg = "true";
defparam \regval2_DL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N14
dffeas \regval2_AL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[13] .is_wysiwyg = "true";
defparam \regval2_AL[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \tlim~27 (
// Equation(s):
// \tlim~27_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~27 .extended_lut = "off";
defparam \tlim~27 .lut_mask = 64'h00000F0F00000F0F;
defparam \tlim~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N19
dffeas \tlim[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[13]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[13] .is_wysiwyg = "true";
defparam \tlim[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \regs_rtl_1_bypass[34]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \regs_rtl_1_bypass[34] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N35
dffeas \regs_rtl_1_bypass[33] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \regs~40 (
// Equation(s):
// \regs~40_combout  = ( \regs_rtl_1|auto_generated|ram_block1a12  & ( ((regs_rtl_1_bypass[34] & !\regs~1_combout )) # (regs_rtl_1_bypass[33]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a12  & ( (regs_rtl_1_bypass[33] & ((!regs_rtl_1_bypass[34]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[34]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[33]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~40 .extended_lut = "off";
defparam \regs~40 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N28
dffeas \regval2_DL[12]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[12]_OTERM416 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \regval2_DL[12]_NEW415_RTM0417 (
// Equation(s):
// \regval2_DL[12]_NEW415_RTM0417~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[12]_NEW415_RTM0417~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[12]_NEW415_RTM0417 .extended_lut = "off";
defparam \regval2_DL[12]_NEW415_RTM0417 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[12]_NEW415_RTM0417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \regval2_DL[12]_NEW415 (
// Equation(s):
// \regval2_DL[12]_OTERM416  = ( \always3~2_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[12]_NEW415_RTM0417~combout  & (!\isnop_D~0_combout  & ((\regval2_DL[12]~DUPLICATE_q ) # (\regs~40_combout )))) ) ) ) # ( !\always3~2_combout  & ( 
// \regval2_DL~0_combout  & ( (\regs~40_combout  & (!\regval2_DL[12]_NEW415_RTM0417~combout  & !\isnop_D~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regval2_DL~0_combout  & ( (\regval2_DL[12]~DUPLICATE_q  & (!\regval2_DL[12]_NEW415_RTM0417~combout  & 
// !\isnop_D~0_combout )) ) ) )

	.dataa(!\regs~40_combout ),
	.datab(!\regval2_DL[12]~DUPLICATE_q ),
	.datac(!\regval2_DL[12]_NEW415_RTM0417~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[12]_OTERM416 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[12]_NEW415 .extended_lut = "off";
defparam \regval2_DL[12]_NEW415 .lut_mask = 64'h0000300050007000;
defparam \regval2_DL[12]_NEW415 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \regval2_DL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[12]_OTERM416 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[12] .is_wysiwyg = "true";
defparam \regval2_DL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N2
dffeas \regval2_AL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[12] .is_wysiwyg = "true";
defparam \regval2_AL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \tlim~28 (
// Equation(s):
// \tlim~28_combout  = ( regval2_AL[12] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~28 .extended_lut = "off";
defparam \tlim~28 .lut_mask = 64'h0000000000FF00FF;
defparam \tlim~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N58
dffeas \tlim[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[12]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[12] .is_wysiwyg = "true";
defparam \tlim[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N45
cyclonev_lcell_comb \regval2_DL[11]_NEW430_RTM0432 (
// Equation(s):
// \regval2_DL[11]_NEW430_RTM0432~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[11]_NEW430_RTM0432~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[11]_NEW430_RTM0432 .extended_lut = "off";
defparam \regval2_DL[11]_NEW430_RTM0432 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[11]_NEW430_RTM0432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \regs_rtl_1_bypass[32]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \regs_rtl_1_bypass[32] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \regs_rtl_1_bypass[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \regs~35 (
// Equation(s):
// \regs~35_combout  = ( \regs_rtl_1|auto_generated|ram_block1a11  & ( ((regs_rtl_1_bypass[32] & !\regs~1_combout )) # (regs_rtl_1_bypass[31]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a11  & ( (regs_rtl_1_bypass[31] & ((!regs_rtl_1_bypass[32]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[32]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[31]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35 .extended_lut = "off";
defparam \regs~35 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N2
dffeas \regval2_DL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[11] .is_wysiwyg = "true";
defparam \regval2_DL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \regval2_DL[11]_NEW430 (
// Equation(s):
// \regval2_DL[11]_OTERM431  = ( \regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[11]_NEW430_RTM0432~combout  & (((regval2_DL[11] & \always3~2_combout )) # (\regs~35_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( 
// (!\regval2_DL[11]_NEW430_RTM0432~combout  & (regval2_DL[11] & \always3~2_combout )) ) ) )

	.dataa(!\regval2_DL[11]_NEW430_RTM0432~combout ),
	.datab(!\regs~35_combout ),
	.datac(!regval2_DL[11]),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[11]_OTERM431 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[11]_NEW430 .extended_lut = "off";
defparam \regval2_DL[11]_NEW430 .lut_mask = 64'h000A222A00000000;
defparam \regval2_DL[11]_NEW430 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \regval2_DL[11]~feeder (
// Equation(s):
// \regval2_DL[11]~feeder_combout  = ( \regval2_DL[11]_OTERM431  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[11]_OTERM431 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[11]~feeder .extended_lut = "off";
defparam \regval2_DL[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_DL[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \regval2_DL[11]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \regval2_AL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[11] .is_wysiwyg = "true";
defparam \regval2_AL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \tlim~24 (
// Equation(s):
// \tlim~24_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_AL[11]),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~24 .extended_lut = "off";
defparam \tlim~24 .lut_mask = 64'h0000000000FF00FF;
defparam \tlim~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \tlim[11]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[11]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \regval2_DL[9]_NEW442_RTM0444 (
// Equation(s):
// \regval2_DL[9]_NEW442_RTM0444~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[9]_NEW442_RTM0444~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[9]_NEW442_RTM0444 .extended_lut = "off";
defparam \regval2_DL[9]_NEW442_RTM0444 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[9]_NEW442_RTM0444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \regs_rtl_1_bypass[28]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N53
dffeas \regs_rtl_1_bypass[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N59
dffeas \regs_rtl_1_bypass[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \regs~31 (
// Equation(s):
// \regs~31_combout  = ( \regs_rtl_1|auto_generated|ram_block1a9  & ( ((regs_rtl_1_bypass[28] & !\regs~1_combout )) # (regs_rtl_1_bypass[27]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a9  & ( (regs_rtl_1_bypass[27] & ((!regs_rtl_1_bypass[28]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[28]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[27]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~31 .extended_lut = "off";
defparam \regs~31 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N21
cyclonev_lcell_comb \regval2_DL[9]_NEW442 (
// Equation(s):
// \regval2_DL[9]_OTERM443  = ( !\isnop_D~0_combout  & ( \regs~31_combout  & ( (!\regval2_DL[9]_NEW442_RTM0444~combout  & (((\always3~2_combout  & \regval2_DL[9]~DUPLICATE_q )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regs~31_combout 
//  & ( (\always3~2_combout  & (\regval2_DL[9]~DUPLICATE_q  & !\regval2_DL[9]_NEW442_RTM0444~combout )) ) ) )

	.dataa(!\always3~2_combout ),
	.datab(!\regval2_DL[9]~DUPLICATE_q ),
	.datac(!\regval2_DL[9]_NEW442_RTM0444~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regs~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[9]_OTERM443 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[9]_NEW442 .extended_lut = "off";
defparam \regval2_DL[9]_NEW442 .lut_mask = 64'h1010000010F00000;
defparam \regval2_DL[9]_NEW442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N28
dffeas \regval2_DL[9]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[9]_OTERM443 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N2
dffeas \regval2_AL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[9] .is_wysiwyg = "true";
defparam \regval2_AL[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \tlim~23 (
// Equation(s):
// \tlim~23_combout  = ( regval2_AL[9] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~23 .extended_lut = "off";
defparam \tlim~23 .lut_mask = 64'h0000000055555555;
defparam \tlim~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N16
dffeas \tlim[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[9]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[9] .is_wysiwyg = "true";
defparam \tlim[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \regval2_AL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[8] .is_wysiwyg = "true";
defparam \regval2_AL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \tlim~6 (
// Equation(s):
// \tlim~6_combout  = ( regval2_AL[8] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~6 .extended_lut = "off";
defparam \tlim~6 .lut_mask = 64'h0000000033333333;
defparam \tlim~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \tlim[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[8]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N36
cyclonev_lcell_comb \regval2_DL[7]_NEW436_RTM0438 (
// Equation(s):
// \regval2_DL[7]_NEW436_RTM0438~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[7]_NEW436_RTM0438~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[7]_NEW436_RTM0438 .extended_lut = "off";
defparam \regval2_DL[7]_NEW436_RTM0438 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval2_DL[7]_NEW436_RTM0438 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \regs_rtl_1_bypass[24]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N52
dffeas \regs_rtl_1_bypass[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \regs_rtl_1_bypass[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \regs~33 (
// Equation(s):
// \regs~33_combout  = ( \regs_rtl_1|auto_generated|ram_block1a7  & ( ((regs_rtl_1_bypass[24] & !\regs~1_combout )) # (regs_rtl_1_bypass[23]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a7  & ( (regs_rtl_1_bypass[23] & ((!regs_rtl_1_bypass[24]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[24]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[23]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33 .extended_lut = "off";
defparam \regs~33 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \regval2_DL[7]_NEW436 (
// Equation(s):
// \regval2_DL[7]_OTERM437  = ( \regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[7]_NEW436_RTM0438~combout  & (((\always3~2_combout  & regval2_DL[7])) # (\regs~33_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( 
// (!\regval2_DL[7]_NEW436_RTM0438~combout  & (\always3~2_combout  & regval2_DL[7])) ) ) )

	.dataa(!\regval2_DL[7]_NEW436_RTM0438~combout ),
	.datab(!\always3~2_combout ),
	.datac(!regval2_DL[7]),
	.datad(!\regs~33_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[7]_OTERM437 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[7]_NEW436 .extended_lut = "off";
defparam \regval2_DL[7]_NEW436 .lut_mask = 64'h020202AA00000000;
defparam \regval2_DL[7]_NEW436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N2
dffeas \regval2_DL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[7]_OTERM437 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[7] .is_wysiwyg = "true";
defparam \regval2_DL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N50
dffeas \regval2_AL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[7] .is_wysiwyg = "true";
defparam \regval2_AL[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \tlim~7 (
// Equation(s):
// \tlim~7_combout  = ( regval2_AL[7] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~7 .extended_lut = "off";
defparam \tlim~7 .lut_mask = 64'h0000000055555555;
defparam \tlim~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \tlim[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[7] .is_wysiwyg = "true";
defparam \tlim[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N51
cyclonev_lcell_comb \regval2_DL[6]_NEW427_RTM0429 (
// Equation(s):
// \regval2_DL[6]_NEW427_RTM0429~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[6]_NEW427_RTM0429~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[6]_NEW427_RTM0429 .extended_lut = "off";
defparam \regval2_DL[6]_NEW427_RTM0429 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[6]_NEW427_RTM0429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N17
dffeas \regs_rtl_1_bypass[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \regs_rtl_1_bypass[22]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N14
dffeas \regs_rtl_1_bypass[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N15
cyclonev_lcell_comb \regs~36 (
// Equation(s):
// \regs~36_combout  = ( regs_rtl_1_bypass[22] & ( (!\regs~1_combout  & (\regs_rtl_1|auto_generated|ram_block1a6 )) # (\regs~1_combout  & ((regs_rtl_1_bypass[21]))) ) ) # ( !regs_rtl_1_bypass[22] & ( regs_rtl_1_bypass[21] ) )

	.dataa(!\regs_rtl_1|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[21]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~36 .extended_lut = "off";
defparam \regs~36 .lut_mask = 64'h00FF00FF505F505F;
defparam \regs~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \regval2_DL[6]_NEW427 (
// Equation(s):
// \regval2_DL[6]_OTERM428  = ( !\isnop_D~0_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[6]_NEW427_RTM0429~combout  & (((regval2_DL[6] & \always3~2_combout )) # (\regs~36_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regval2_DL~0_combout  & ( 
// (!\regval2_DL[6]_NEW427_RTM0429~combout  & (regval2_DL[6] & \always3~2_combout )) ) ) )

	.dataa(!\regval2_DL[6]_NEW427_RTM0429~combout ),
	.datab(!\regs~36_combout ),
	.datac(!regval2_DL[6]),
	.datad(!\always3~2_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[6]_OTERM428 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[6]_NEW427 .extended_lut = "off";
defparam \regval2_DL[6]_NEW427 .lut_mask = 64'h000A0000222A0000;
defparam \regval2_DL[6]_NEW427 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N23
dffeas \regval2_DL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[6]_OTERM428 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[6] .is_wysiwyg = "true";
defparam \regval2_DL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N32
dffeas \regval2_AL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[6] .is_wysiwyg = "true";
defparam \regval2_AL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \tlim~8 (
// Equation(s):
// \tlim~8_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~8 .extended_lut = "off";
defparam \tlim~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \tlim~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \tlim[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[6] .is_wysiwyg = "true";
defparam \tlim[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N44
dffeas \regval2_DL[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[5]_OTERM434 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N36
cyclonev_lcell_comb \regval2_DL[5]_NEW433_RTM0435 (
// Equation(s):
// \regval2_DL[5]_NEW433_RTM0435~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[5]_NEW433_RTM0435~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[5]_NEW433_RTM0435 .extended_lut = "off";
defparam \regval2_DL[5]_NEW433_RTM0435 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[5]_NEW433_RTM0435 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \regs_rtl_1_bypass[19]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[19]~feeder_combout  = ( \wregval_ML~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[19]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_1_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \regs_rtl_1_bypass[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \regs_rtl_1_bypass[20]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \regs_rtl_1_bypass[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \regs~34 (
// Equation(s):
// \regs~34_combout  = ( \regs~1_combout  & ( \regs_rtl_1|auto_generated|ram_block1a5  & ( regs_rtl_1_bypass[19] ) ) ) # ( !\regs~1_combout  & ( \regs_rtl_1|auto_generated|ram_block1a5  & ( (regs_rtl_1_bypass[20]) # (regs_rtl_1_bypass[19]) ) ) ) # ( 
// \regs~1_combout  & ( !\regs_rtl_1|auto_generated|ram_block1a5  & ( regs_rtl_1_bypass[19] ) ) ) # ( !\regs~1_combout  & ( !\regs_rtl_1|auto_generated|ram_block1a5  & ( (regs_rtl_1_bypass[19] & !regs_rtl_1_bypass[20]) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[19]),
	.datac(!regs_rtl_1_bypass[20]),
	.datad(gnd),
	.datae(!\regs~1_combout ),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~34 .extended_lut = "off";
defparam \regs~34 .lut_mask = 64'h303033333F3F3333;
defparam \regs~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \regval2_DL[5]_NEW433 (
// Equation(s):
// \regval2_DL[5]_OTERM434  = ( !\isnop_D~0_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[5]_NEW433_RTM0435~combout  & (((\regval2_DL[5]~DUPLICATE_q  & \always3~2_combout )) # (\regs~34_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( 
// !\regval2_DL~0_combout  & ( (\regval2_DL[5]~DUPLICATE_q  & (!\regval2_DL[5]_NEW433_RTM0435~combout  & \always3~2_combout )) ) ) )

	.dataa(!\regval2_DL[5]~DUPLICATE_q ),
	.datab(!\regval2_DL[5]_NEW433_RTM0435~combout ),
	.datac(!\regs~34_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[5]_OTERM434 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[5]_NEW433 .extended_lut = "off";
defparam \regval2_DL[5]_NEW433 .lut_mask = 64'h004400000C4C0000;
defparam \regval2_DL[5]_NEW433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N43
dffeas \regval2_DL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[5]_OTERM434 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[5] .is_wysiwyg = "true";
defparam \regval2_DL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N53
dffeas \regval2_AL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[5] .is_wysiwyg = "true";
defparam \regval2_AL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \tlim~9 (
// Equation(s):
// \tlim~9_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & regval2_AL[5])

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!regval2_AL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~9 .extended_lut = "off";
defparam \tlim~9 .lut_mask = 64'h0303030303030303;
defparam \tlim~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \tlim[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[5]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N16
dffeas \regval2_DL[4]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[4]_OTERM485 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N14
dffeas \regval2_AL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[4] .is_wysiwyg = "true";
defparam \regval2_AL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \tlim~2 (
// Equation(s):
// \tlim~2_combout  = ( regval2_AL[4] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~2 .extended_lut = "off";
defparam \tlim~2 .lut_mask = 64'h0000000033333333;
defparam \tlim~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N46
dffeas \tlim[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[4] .is_wysiwyg = "true";
defparam \tlim[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \regval2_AL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[3] .is_wysiwyg = "true";
defparam \regval2_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \tlim~3 (
// Equation(s):
// \tlim~3_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~3 .extended_lut = "off";
defparam \tlim~3 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N1
dffeas \tlim[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[3] .is_wysiwyg = "true";
defparam \tlim[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N35
dffeas \regval2_AL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[2] .is_wysiwyg = "true";
defparam \regval2_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \tlim~4 (
// Equation(s):
// \tlim~4_combout  = (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & regval2_AL[2])

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!regval2_AL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~4 .extended_lut = "off";
defparam \tlim~4 .lut_mask = 64'h0303030303030303;
defparam \tlim~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N43
dffeas \tlim[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[2]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \tlim~5 (
// Equation(s):
// \tlim~5_combout  = ( regval2_AL[1] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~5 .extended_lut = "off";
defparam \tlim~5 .lut_mask = 64'h0000000033333333;
defparam \tlim~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N28
dffeas \tlim[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[1]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N2
dffeas \regval2_AL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[0] .is_wysiwyg = "true";
defparam \regval2_AL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \tlim~0 (
// Equation(s):
// \tlim~0_combout  = ( regval2_AL[0] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~0 .extended_lut = "off";
defparam \tlim~0 .lut_mask = 64'h0000000033333333;
defparam \tlim~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \tlim[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[0]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \Add5~117 (
// Equation(s):
// \Add5~118  = CARRY(( \tlim[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tlim[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \Add5~117 .extended_lut = "off";
defparam \Add5~117 .lut_mask = 64'h00000000000000FF;
defparam \Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N3
cyclonev_lcell_comb \Add5~121 (
// Equation(s):
// \Add5~121_sumout  = SUM(( \tlim[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~118  ))
// \Add5~122  = CARRY(( \tlim[1]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tlim[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~121_sumout ),
	.cout(\Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \Add5~121 .extended_lut = "off";
defparam \Add5~121 .lut_mask = 64'h00000000000000FF;
defparam \Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \Add5~125 (
// Equation(s):
// \Add5~125_sumout  = SUM(( \tlim[2]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~122  ))
// \Add5~126  = CARRY(( \tlim[2]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tlim[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~125_sumout ),
	.cout(\Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \Add5~125 .extended_lut = "off";
defparam \Add5~125 .lut_mask = 64'h00000000000000FF;
defparam \Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N9
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( tlim[3] ) + ( VCC ) + ( \Add5~126  ))
// \Add5~26  = CARRY(( tlim[3] ) + ( VCC ) + ( \Add5~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tlim[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( tlim[4] ) + ( VCC ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( tlim[4] ) + ( VCC ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( \tlim[5]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( \tlim[5]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tlim[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \Add5~93 (
// Equation(s):
// \Add5~93_sumout  = SUM(( tlim[6] ) + ( VCC ) + ( \Add5~34  ))
// \Add5~94  = CARRY(( tlim[6] ) + ( VCC ) + ( \Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~93_sumout ),
	.cout(\Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \Add5~93 .extended_lut = "off";
defparam \Add5~93 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \Add5~97 (
// Equation(s):
// \Add5~97_sumout  = SUM(( tlim[7] ) + ( VCC ) + ( \Add5~94  ))
// \Add5~98  = CARRY(( tlim[7] ) + ( VCC ) + ( \Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~97_sumout ),
	.cout(\Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \Add5~97 .extended_lut = "off";
defparam \Add5~97 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \Add5~101 (
// Equation(s):
// \Add5~101_sumout  = SUM(( \tlim[8]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~98  ))
// \Add5~102  = CARRY(( \tlim[8]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tlim[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~101_sumout ),
	.cout(\Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \Add5~101 .extended_lut = "off";
defparam \Add5~101 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( tlim[9] ) + ( VCC ) + ( \Add5~102  ))
// \Add5~38  = CARRY(( tlim[9] ) + ( VCC ) + ( \Add5~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( \tlim[10]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~38  ))
// \Add5~42  = CARRY(( \tlim[10]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tlim[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h00000000000000FF;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N33
cyclonev_lcell_comb \Add5~105 (
// Equation(s):
// \Add5~105_sumout  = SUM(( \tlim[11]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~42  ))
// \Add5~106  = CARRY(( \tlim[11]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tlim[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~105_sumout ),
	.cout(\Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \Add5~105 .extended_lut = "off";
defparam \Add5~105 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \Add5~109 (
// Equation(s):
// \Add5~109_sumout  = SUM(( tlim[12] ) + ( VCC ) + ( \Add5~106  ))
// \Add5~110  = CARRY(( tlim[12] ) + ( VCC ) + ( \Add5~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tlim[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~109_sumout ),
	.cout(\Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \Add5~109 .extended_lut = "off";
defparam \Add5~109 .lut_mask = 64'h00000000000000FF;
defparam \Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N39
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( tlim[13] ) + ( VCC ) + ( \Add5~110  ))
// \Add5~18  = CARRY(( tlim[13] ) + ( VCC ) + ( \Add5~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( tlim[14] ) + ( VCC ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( tlim[14] ) + ( VCC ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N45
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( tlim[15] ) + ( VCC ) + ( \Add5~22  ))
// \Add5~14  = CARRY(( tlim[15] ) + ( VCC ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tlim[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \Add5~69 (
// Equation(s):
// \Add5~69_sumout  = SUM(( tlim[16] ) + ( VCC ) + ( \Add5~14  ))
// \Add5~70  = CARRY(( tlim[16] ) + ( VCC ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~69_sumout ),
	.cout(\Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \Add5~69 .extended_lut = "off";
defparam \Add5~69 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N51
cyclonev_lcell_comb \Add5~73 (
// Equation(s):
// \Add5~73_sumout  = SUM(( \tlim[17]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~70  ))
// \Add5~74  = CARRY(( \tlim[17]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tlim[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~73_sumout ),
	.cout(\Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \Add5~73 .extended_lut = "off";
defparam \Add5~73 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \Add5~89 (
// Equation(s):
// \Add5~89_sumout  = SUM(( tlim[18] ) + ( VCC ) + ( \Add5~74  ))
// \Add5~90  = CARRY(( tlim[18] ) + ( VCC ) + ( \Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~89_sumout ),
	.cout(\Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \Add5~89 .extended_lut = "off";
defparam \Add5~89 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N57
cyclonev_lcell_comb \Add5~113 (
// Equation(s):
// \Add5~113_sumout  = SUM(( tlim[19] ) + ( VCC ) + ( \Add5~90  ))
// \Add5~114  = CARRY(( tlim[19] ) + ( VCC ) + ( \Add5~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~113_sumout ),
	.cout(\Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \Add5~113 .extended_lut = "off";
defparam \Add5~113 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( \tlim[20]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~114  ))
// \Add5~2  = CARRY(( \tlim[20]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tlim[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \Add5~81 (
// Equation(s):
// \Add5~81_sumout  = SUM(( tlim[21] ) + ( VCC ) + ( \Add5~2  ))
// \Add5~82  = CARRY(( tlim[21] ) + ( VCC ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~81_sumout ),
	.cout(\Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \Add5~81 .extended_lut = "off";
defparam \Add5~81 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \Add5~77 (
// Equation(s):
// \Add5~77_sumout  = SUM(( \tlim[22]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~82  ))
// \Add5~78  = CARRY(( \tlim[22]~DUPLICATE_q  ) + ( VCC ) + ( \Add5~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tlim[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~77_sumout ),
	.cout(\Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \Add5~77 .extended_lut = "off";
defparam \Add5~77 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \Add5~85 (
// Equation(s):
// \Add5~85_sumout  = SUM(( tlim[23] ) + ( VCC ) + ( \Add5~78  ))
// \Add5~86  = CARRY(( tlim[23] ) + ( VCC ) + ( \Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~85_sumout ),
	.cout(\Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \Add5~85 .extended_lut = "off";
defparam \Add5~85 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( tlim[24] ) + ( VCC ) + ( \Add5~86  ))
// \Add5~6  = CARRY(( tlim[24] ) + ( VCC ) + ( \Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \Add6~121 (
// Equation(s):
// \Add6~121_sumout  = SUM(( tcnt[18] ) + ( GND ) + ( \Add6~126  ))
// \Add6~122  = CARRY(( tcnt[18] ) + ( GND ) + ( \Add6~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~121_sumout ),
	.cout(\Add6~122 ),
	.shareout());
// synopsys translate_off
defparam \Add6~121 .extended_lut = "off";
defparam \Add6~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \Add6~117 (
// Equation(s):
// \Add6~117_sumout  = SUM(( tcnt[19] ) + ( GND ) + ( \Add6~122  ))
// \Add6~118  = CARRY(( tcnt[19] ) + ( GND ) + ( \Add6~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~117_sumout ),
	.cout(\Add6~118 ),
	.shareout());
// synopsys translate_off
defparam \Add6~117 .extended_lut = "off";
defparam \Add6~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \tcnt~30 (
// Equation(s):
// \tcnt~30_combout  = ( \Equal4~8_combout  & ( \Add6~117_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~30 .extended_lut = "off";
defparam \tcnt~30 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N26
dffeas \tcnt[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[19] .is_wysiwyg = "true";
defparam \tcnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \Add6~113 (
// Equation(s):
// \Add6~113_sumout  = SUM(( tcnt[20] ) + ( GND ) + ( \Add6~118  ))
// \Add6~114  = CARRY(( tcnt[20] ) + ( GND ) + ( \Add6~118  ))

	.dataa(gnd),
	.datab(!tcnt[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~113_sumout ),
	.cout(\Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \Add6~113 .extended_lut = "off";
defparam \Add6~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \tcnt~29 (
// Equation(s):
// \tcnt~29_combout  = ( \Add6~113_sumout  & ( \Equal4~8_combout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Add6~113_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~29 .extended_lut = "off";
defparam \tcnt~29 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \tcnt[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[20] .is_wysiwyg = "true";
defparam \tcnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( tcnt[20] & ( !\Add5~1_sumout  ) ) # ( !tcnt[20] & ( \Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~1_sumout ),
	.datae(gnd),
	.dataf(!tcnt[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \Add6~81 (
// Equation(s):
// \Add6~81_sumout  = SUM(( tcnt[21] ) + ( GND ) + ( \Add6~114  ))
// \Add6~82  = CARRY(( tcnt[21] ) + ( GND ) + ( \Add6~114  ))

	.dataa(!tcnt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~81_sumout ),
	.cout(\Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \Add6~81 .extended_lut = "off";
defparam \Add6~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \tcnt~21 (
// Equation(s):
// \tcnt~21_combout  = ( \Add6~81_sumout  & ( \Equal4~8_combout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Add6~81_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~21 .extended_lut = "off";
defparam \tcnt~21 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N53
dffeas \tcnt[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[21] .is_wysiwyg = "true";
defparam \tcnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( tcnt[22] ) + ( GND ) + ( \Add6~82  ))
// \Add6~58  = CARRY(( tcnt[22] ) + ( GND ) + ( \Add6~82  ))

	.dataa(gnd),
	.datab(!tcnt[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \tcnt~15 (
// Equation(s):
// \tcnt~15_combout  = ( \Add6~57_sumout  & ( \Equal4~8_combout  & ( (!\always10~14_combout ) # ((!\always10~7_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~14_combout ),
	.datab(!\always10~7_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Add6~57_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~15 .extended_lut = "off";
defparam \tcnt~15 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N4
dffeas \tcnt[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[22] .is_wysiwyg = "true";
defparam \tcnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( tcnt[23] ) + ( GND ) + ( \Add6~58  ))
// \Add6~54  = CARRY(( tcnt[23] ) + ( GND ) + ( \Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \tcnt~14 (
// Equation(s):
// \tcnt~14_combout  = ( \always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~53_sumout  & ((!\always10~7_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~53_sumout ) ) ) ) # ( \always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~53_sumout ) ) ) ) # ( !\always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~53_sumout ) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\Equal4~8_combout ),
	.datad(!\Add6~53_sumout ),
	.datae(!\always10~6_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~14 .extended_lut = "off";
defparam \tcnt~14 .lut_mask = 64'h000F000F000F000E;
defparam \tcnt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \tcnt[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[23] .is_wysiwyg = "true";
defparam \tcnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( tcnt[24] ) + ( GND ) + ( \Add6~54  ))
// \Add6~50  = CARRY(( tcnt[24] ) + ( GND ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(!tcnt[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \tcnt~13 (
// Equation(s):
// \tcnt~13_combout  = ( \Equal4~8_combout  & ( \Add6~49_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~13 .extended_lut = "off";
defparam \tcnt~13 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \tcnt[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[24] .is_wysiwyg = "true";
defparam \tcnt[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \tcnt~0 (
// Equation(s):
// \tcnt~0_combout  = ( !tcnt[0] & ( \always10~5_combout  & ( (\Equal4~8_combout  & ((!\always10~6_combout ) # ((!\always10~7_combout ) # (!\always10~14_combout )))) ) ) ) # ( !tcnt[0] & ( !\always10~5_combout  & ( \Equal4~8_combout  ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~6_combout ),
	.datac(!\always10~7_combout ),
	.datad(!\always10~14_combout ),
	.datae(!tcnt[0]),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~0 .extended_lut = "off";
defparam \tcnt~0 .lut_mask = 64'h5555000055540000;
defparam \tcnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \tcnt[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[0] .is_wysiwyg = "true";
defparam \tcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~2  = CARRY(( tcnt[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h00000000000000FF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( tcnt[1] ) + ( GND ) + ( \Add6~2  ))
// \Add6~18  = CARRY(( tcnt[1] ) + ( GND ) + ( \Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \tcnt~5 (
// Equation(s):
// \tcnt~5_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( (\Add6~17_sumout  & (\Equal4~8_combout  & ((!\always10~6_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( (\Add6~17_sumout  & 
// \Equal4~8_combout ) ) ) ) # ( \always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~17_sumout  & \Equal4~8_combout ) ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~17_sumout  & \Equal4~8_combout ) ) ) )

	.dataa(!\Add6~17_sumout ),
	.datab(!\always10~6_combout ),
	.datac(!\Equal4~8_combout ),
	.datad(!\always10~14_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~5 .extended_lut = "off";
defparam \tcnt~5 .lut_mask = 64'h0505050505050504;
defparam \tcnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N7
dffeas \tcnt[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[1] .is_wysiwyg = "true";
defparam \tcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( tcnt[2] ) + ( GND ) + ( \Add6~18  ))
// \Add6~14  = CARRY(( tcnt[2] ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N27
cyclonev_lcell_comb \tcnt~4 (
// Equation(s):
// \tcnt~4_combout  = ( \Equal4~8_combout  & ( \Add6~13_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~4 .extended_lut = "off";
defparam \tcnt~4 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \tcnt[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[2] .is_wysiwyg = "true";
defparam \tcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( tcnt[3] ) + ( GND ) + ( \Add6~14  ))
// \Add6~10  = CARRY(( tcnt[3] ) + ( GND ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \tcnt~3 (
// Equation(s):
// \tcnt~3_combout  = ( \Equal4~8_combout  & ( \Add6~9_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~3 .extended_lut = "off";
defparam \tcnt~3 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N11
dffeas \tcnt[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[3] .is_wysiwyg = "true";
defparam \tcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( tcnt[4] ) + ( GND ) + ( \Add6~10  ))
// \Add6~6  = CARRY(( tcnt[4] ) + ( GND ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \tcnt~2 (
// Equation(s):
// \tcnt~2_combout  = ( \Equal4~8_combout  & ( \Add6~5_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~2 .extended_lut = "off";
defparam \tcnt~2 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N41
dffeas \tcnt[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[4] .is_wysiwyg = "true";
defparam \tcnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \always10~1 (
// Equation(s):
// \always10~1_combout  = ( \Add5~25_sumout  & ( (tcnt[3] & (!tcnt[4] $ (\Add5~29_sumout ))) ) ) # ( !\Add5~25_sumout  & ( (!tcnt[3] & (!tcnt[4] $ (\Add5~29_sumout ))) ) )

	.dataa(gnd),
	.datab(!tcnt[3]),
	.datac(!tcnt[4]),
	.datad(!\Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~1 .extended_lut = "off";
defparam \always10~1 .lut_mask = 64'hC00CC00C30033003;
defparam \always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( tcnt[5] ) + ( GND ) + ( \Add6~6  ))
// \Add6~34  = CARRY(( tcnt[5] ) + ( GND ) + ( \Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \tcnt~9 (
// Equation(s):
// \tcnt~9_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( (\Add6~33_sumout  & (\Equal4~8_combout  & ((!\always10~14_combout ) # (!\always10~6_combout )))) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( (\Add6~33_sumout  & 
// \Equal4~8_combout ) ) ) ) # ( \always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~33_sumout  & \Equal4~8_combout ) ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~33_sumout  & \Equal4~8_combout ) ) ) )

	.dataa(!\Add6~33_sumout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\Equal4~8_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~9 .extended_lut = "off";
defparam \tcnt~9 .lut_mask = 64'h0055005500550054;
defparam \tcnt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N58
dffeas \tcnt[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[5] .is_wysiwyg = "true";
defparam \tcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( tcnt[6] ) + ( GND ) + ( \Add6~34  ))
// \Add6~30  = CARRY(( tcnt[6] ) + ( GND ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \tcnt~8 (
// Equation(s):
// \tcnt~8_combout  = ( \always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~29_sumout  & ((!\always10~14_combout ) # (!\always10~7_combout )))) ) ) ) # ( !\always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~29_sumout ) ) ) ) # ( \always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~29_sumout ) ) ) ) # ( !\always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~29_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Add6~29_sumout ),
	.datac(!\always10~14_combout ),
	.datad(!\always10~7_combout ),
	.datae(!\always10~6_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~8 .extended_lut = "off";
defparam \tcnt~8 .lut_mask = 64'h1111111111111110;
defparam \tcnt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N28
dffeas \tcnt[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[6] .is_wysiwyg = "true";
defparam \tcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( tcnt[7] ) + ( GND ) + ( \Add6~30  ))
// \Add6~26  = CARRY(( tcnt[7] ) + ( GND ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \tcnt~7 (
// Equation(s):
// \tcnt~7_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( (\Add6~25_sumout  & (\Equal4~8_combout  & ((!\always10~6_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( (\Add6~25_sumout  & 
// \Equal4~8_combout ) ) ) ) # ( \always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~25_sumout  & \Equal4~8_combout ) ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~25_sumout  & \Equal4~8_combout ) ) ) )

	.dataa(!\Add6~25_sumout ),
	.datab(!\always10~6_combout ),
	.datac(!\Equal4~8_combout ),
	.datad(!\always10~14_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~7 .extended_lut = "off";
defparam \tcnt~7 .lut_mask = 64'h0505050505050504;
defparam \tcnt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N43
dffeas \tcnt[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[7] .is_wysiwyg = "true";
defparam \tcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( tcnt[8] ) + ( GND ) + ( \Add6~26  ))
// \Add6~22  = CARRY(( tcnt[8] ) + ( GND ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \tcnt~6 (
// Equation(s):
// \tcnt~6_combout  = ( \always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~21_sumout  & ((!\always10~7_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~21_sumout ) ) ) ) # ( \always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~21_sumout ) ) ) ) # ( !\always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~21_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Add6~21_sumout ),
	.datac(!\always10~7_combout ),
	.datad(!\always10~14_combout ),
	.datae(!\always10~6_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~6 .extended_lut = "off";
defparam \tcnt~6 .lut_mask = 64'h1111111111111110;
defparam \tcnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N37
dffeas \tcnt[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[8] .is_wysiwyg = "true";
defparam \tcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \Add6~89 (
// Equation(s):
// \Add6~89_sumout  = SUM(( tcnt[9] ) + ( GND ) + ( \Add6~22  ))
// \Add6~90  = CARRY(( tcnt[9] ) + ( GND ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~89_sumout ),
	.cout(\Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \Add6~89 .extended_lut = "off";
defparam \Add6~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N3
cyclonev_lcell_comb \tcnt~23 (
// Equation(s):
// \tcnt~23_combout  = ( \Add6~89_sumout  & ( \Equal4~8_combout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~5_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~5_combout ),
	.datae(!\Add6~89_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~23 .extended_lut = "off";
defparam \tcnt~23 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N5
dffeas \tcnt[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[9] .is_wysiwyg = "true";
defparam \tcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \Add6~85 (
// Equation(s):
// \Add6~85_sumout  = SUM(( \tcnt[10]~DUPLICATE_q  ) + ( GND ) + ( \Add6~90  ))
// \Add6~86  = CARRY(( \tcnt[10]~DUPLICATE_q  ) + ( GND ) + ( \Add6~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tcnt[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~85_sumout ),
	.cout(\Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \Add6~85 .extended_lut = "off";
defparam \Add6~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \tcnt~22 (
// Equation(s):
// \tcnt~22_combout  = ( \Equal4~8_combout  & ( \Add6~85_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~22 .extended_lut = "off";
defparam \tcnt~22 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \tcnt[10]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \tcnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \Add6~93 (
// Equation(s):
// \Add6~93_sumout  = SUM(( tcnt[11] ) + ( GND ) + ( \Add6~86  ))
// \Add6~94  = CARRY(( tcnt[11] ) + ( GND ) + ( \Add6~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~93_sumout ),
	.cout(\Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \Add6~93 .extended_lut = "off";
defparam \Add6~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \tcnt~24 (
// Equation(s):
// \tcnt~24_combout  = ( \always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~93_sumout  & ((!\always10~6_combout ) # (!\always10~7_combout )))) ) ) ) # ( !\always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~93_sumout ) ) ) ) # ( \always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~93_sumout ) ) ) ) # ( !\always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~93_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~6_combout ),
	.datac(!\Add6~93_sumout ),
	.datad(!\always10~7_combout ),
	.datae(!\always10~14_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~24 .extended_lut = "off";
defparam \tcnt~24 .lut_mask = 64'h0505050505050504;
defparam \tcnt~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \tcnt[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[11] .is_wysiwyg = "true";
defparam \tcnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \Add6~109 (
// Equation(s):
// \Add6~109_sumout  = SUM(( tcnt[12] ) + ( GND ) + ( \Add6~94  ))
// \Add6~110  = CARRY(( tcnt[12] ) + ( GND ) + ( \Add6~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~109_sumout ),
	.cout(\Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \Add6~109 .extended_lut = "off";
defparam \Add6~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \tcnt~28 (
// Equation(s):
// \tcnt~28_combout  = ( \always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~109_sumout  & ((!\always10~7_combout ) # (!\always10~6_combout )))) ) ) ) # ( !\always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~109_sumout ) ) ) ) # ( \always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~109_sumout ) ) ) ) # ( !\always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~109_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Add6~109_sumout ),
	.datac(!\always10~7_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\always10~14_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~28 .extended_lut = "off";
defparam \tcnt~28 .lut_mask = 64'h1111111111111110;
defparam \tcnt~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \tcnt[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[12] .is_wysiwyg = "true";
defparam \tcnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \Add6~105 (
// Equation(s):
// \Add6~105_sumout  = SUM(( tcnt[13] ) + ( GND ) + ( \Add6~110  ))
// \Add6~106  = CARRY(( tcnt[13] ) + ( GND ) + ( \Add6~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~105_sumout ),
	.cout(\Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \Add6~105 .extended_lut = "off";
defparam \Add6~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \tcnt~27 (
// Equation(s):
// \tcnt~27_combout  = ( \Equal4~8_combout  & ( \always10~5_combout  & ( (\Add6~105_sumout  & ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~7_combout )))) ) ) ) # ( \Equal4~8_combout  & ( !\always10~5_combout  & ( \Add6~105_sumout  ) ) )

	.dataa(!\Add6~105_sumout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~7_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~27 .extended_lut = "off";
defparam \tcnt~27 .lut_mask = 64'h0000555500005554;
defparam \tcnt~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N17
dffeas \tcnt[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[13] .is_wysiwyg = "true";
defparam \tcnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Add6~101 (
// Equation(s):
// \Add6~101_sumout  = SUM(( tcnt[14] ) + ( GND ) + ( \Add6~106  ))
// \Add6~102  = CARRY(( tcnt[14] ) + ( GND ) + ( \Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~101_sumout ),
	.cout(\Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \Add6~101 .extended_lut = "off";
defparam \Add6~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \tcnt~26 (
// Equation(s):
// \tcnt~26_combout  = ( \Add6~101_sumout  & ( \Equal4~8_combout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Add6~101_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~26 .extended_lut = "off";
defparam \tcnt~26 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N8
dffeas \tcnt[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[14] .is_wysiwyg = "true";
defparam \tcnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \Add6~97 (
// Equation(s):
// \Add6~97_sumout  = SUM(( tcnt[15] ) + ( GND ) + ( \Add6~102  ))
// \Add6~98  = CARRY(( tcnt[15] ) + ( GND ) + ( \Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~97_sumout ),
	.cout(\Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \Add6~97 .extended_lut = "off";
defparam \Add6~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N57
cyclonev_lcell_comb \tcnt~25 (
// Equation(s):
// \tcnt~25_combout  = ( \Equal4~8_combout  & ( \always10~5_combout  & ( (\Add6~97_sumout  & ((!\always10~14_combout ) # ((!\always10~6_combout ) # (!\always10~7_combout )))) ) ) ) # ( \Equal4~8_combout  & ( !\always10~5_combout  & ( \Add6~97_sumout  ) ) )

	.dataa(!\Add6~97_sumout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\always10~7_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~25 .extended_lut = "off";
defparam \tcnt~25 .lut_mask = 64'h0000555500005554;
defparam \tcnt~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N59
dffeas \tcnt[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[15] .is_wysiwyg = "true";
defparam \tcnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \always10~3 (
// Equation(s):
// \always10~3_combout  = ( \Add5~37_sumout  & ( (tcnt[9] & (!\tcnt[10]~DUPLICATE_q  $ (\Add5~41_sumout ))) ) ) # ( !\Add5~37_sumout  & ( (!tcnt[9] & (!\tcnt[10]~DUPLICATE_q  $ (\Add5~41_sumout ))) ) )

	.dataa(!\tcnt[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Add5~41_sumout ),
	.datad(!tcnt[9]),
	.datae(gnd),
	.dataf(!\Add5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~3 .extended_lut = "off";
defparam \always10~3 .lut_mask = 64'hA500A50000A500A5;
defparam \always10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \tlim[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[0] .is_wysiwyg = "true";
defparam \tlim[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N29
dffeas \tlim[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[1] .is_wysiwyg = "true";
defparam \tlim[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \tlim[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[11]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[11] .is_wysiwyg = "true";
defparam \tlim[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \tlim[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[8]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[8] .is_wysiwyg = "true";
defparam \tlim[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N35
dffeas \tlim[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[10]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[10] .is_wysiwyg = "true";
defparam \tlim[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( !tlim[10] & ( (!tlim[11] & (!tlim[9] & !tlim[8])) ) )

	.dataa(!tlim[11]),
	.datab(!tlim[9]),
	.datac(!tlim[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tlim[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'h8080808000000000;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \tlim[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[5] .is_wysiwyg = "true";
defparam \tlim[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \tlim[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[2] .is_wysiwyg = "true";
defparam \tlim[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( !tlim[2] & ( (!tlim[5] & (!tlim[3] & !tlim[4])) ) )

	.dataa(!tlim[5]),
	.datab(!tlim[3]),
	.datac(!tlim[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tlim[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h8080808000000000;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( \LessThan2~4_combout  & ( \LessThan2~3_combout  & ( (!tlim[7] & (!tlim[0] & (!tlim[1] & !tlim[6]))) ) ) )

	.dataa(!tlim[7]),
	.datab(!tlim[0]),
	.datac(!tlim[1]),
	.datad(!tlim[6]),
	.datae(!\LessThan2~4_combout ),
	.dataf(!\LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'h0000000000008000;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N35
dffeas \tlim[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[22]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[22] .is_wysiwyg = "true";
defparam \tlim[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !tlim[15] & ( (!tlim[14] & (!\tlim[17]~DUPLICATE_q  & !tlim[16])) ) )

	.dataa(!tlim[14]),
	.datab(gnd),
	.datac(!\tlim[17]~DUPLICATE_q ),
	.datad(!tlim[16]),
	.datae(gnd),
	.dataf(!tlim[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hA000A00000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( !tlim[19] & ( \LessThan2~0_combout  & ( (!tlim[22] & (!tlim[23] & !tlim[18])) ) ) )

	.dataa(!tlim[22]),
	.datab(!tlim[23]),
	.datac(!tlim[18]),
	.datad(gnd),
	.datae(!tlim[19]),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h0000000080800000;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \regval2_DL[31]_NEW460_RTM0462 (
// Equation(s):
// \regval2_DL[31]_NEW460_RTM0462~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[31]_NEW460_RTM0462~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[31]_NEW460_RTM0462 .extended_lut = "off";
defparam \regval2_DL[31]_NEW460_RTM0462 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \regval2_DL[31]_NEW460_RTM0462 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N45
cyclonev_lcell_comb \regs_rtl_1_bypass[72]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[72]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N47
dffeas \regs_rtl_1_bypass[72] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N43
dffeas \regs_rtl_1_bypass[71] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \regs~25 (
// Equation(s):
// \regs~25_combout  = ( regs_rtl_1_bypass[71] & ( \regs_rtl_1|auto_generated|ram_block1a31  ) ) # ( !regs_rtl_1_bypass[71] & ( \regs_rtl_1|auto_generated|ram_block1a31  & ( (regs_rtl_1_bypass[72] & !\regs~1_combout ) ) ) ) # ( regs_rtl_1_bypass[71] & ( 
// !\regs_rtl_1|auto_generated|ram_block1a31  & ( (!regs_rtl_1_bypass[72]) # (\regs~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[72]),
	.datac(!\regs~1_combout ),
	.datad(gnd),
	.datae(!regs_rtl_1_bypass[71]),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~25 .extended_lut = "off";
defparam \regs~25 .lut_mask = 64'h0000CFCF3030FFFF;
defparam \regs~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \regval2_DL[31]_NEW460 (
// Equation(s):
// \regval2_DL[31]_OTERM461  = ( !\isnop_D~0_combout  & ( \regs~25_combout  & ( (!\regval2_DL[31]_NEW460_RTM0462~combout  & (((regval2_DL[31] & \always3~2_combout )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regs~25_combout  & ( 
// (!\regval2_DL[31]_NEW460_RTM0462~combout  & (regval2_DL[31] & \always3~2_combout )) ) ) )

	.dataa(!\regval2_DL[31]_NEW460_RTM0462~combout ),
	.datab(!regval2_DL[31]),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regs~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[31]_OTERM461 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[31]_NEW460 .extended_lut = "off";
defparam \regval2_DL[31]_NEW460 .lut_mask = 64'h002200000A2A0000;
defparam \regval2_DL[31]_NEW460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N16
dffeas \regval2_DL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[31]_OTERM461 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[31] .is_wysiwyg = "true";
defparam \regval2_DL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N50
dffeas \regval2_AL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[31] .is_wysiwyg = "true";
defparam \regval2_AL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \tlim~17 (
// Equation(s):
// \tlim~17_combout  = ( regval2_AL[31] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[31]),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~17 .extended_lut = "off";
defparam \tlim~17 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N4
dffeas \tlim[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[31]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[31] .is_wysiwyg = "true";
defparam \tlim[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N16
dffeas \regval2_DL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]_OTERM479 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[27] .is_wysiwyg = "true";
defparam \regval2_DL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \regval2_AL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[27] .is_wysiwyg = "true";
defparam \regval2_AL[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \tlim~11 (
// Equation(s):
// \tlim~11_combout  = ( regval2_AL[27] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~11 .extended_lut = "off";
defparam \tlim~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \tlim~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N28
dffeas \tlim[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[27]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[27] .is_wysiwyg = "true";
defparam \tlim[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \regval2_DL[30]_NEW457_RTM0459 (
// Equation(s):
// \regval2_DL[30]_NEW457_RTM0459~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[30]_NEW457_RTM0459~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[30]_NEW457_RTM0459 .extended_lut = "off";
defparam \regval2_DL[30]_NEW457_RTM0459 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[30]_NEW457_RTM0459 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \regs_rtl_1_bypass[70]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[70]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N19
dffeas \regs_rtl_1_bypass[70] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N50
dffeas \regs_rtl_1_bypass[69] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \regs~26 (
// Equation(s):
// \regs~26_combout  = ( \regs_rtl_1|auto_generated|ram_block1a30  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[70])) # (regs_rtl_1_bypass[69]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a30  & ( (regs_rtl_1_bypass[69] & ((!regs_rtl_1_bypass[70]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[70]),
	.datad(!regs_rtl_1_bypass[69]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~26 .extended_lut = "off";
defparam \regs~26 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \regval2_DL[30]_NEW457 (
// Equation(s):
// \regval2_DL[30]_OTERM458  = ( \always3~2_combout  & ( \regs~26_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[30]_NEW457_RTM0459~combout  & ((\regval2_DL~0_combout ) # (\regval2_DL[30]~DUPLICATE_q )))) ) ) ) # ( !\always3~2_combout  & ( 
// \regs~26_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[30]_NEW457_RTM0459~combout  & \regval2_DL~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~26_combout  & ( (\regval2_DL[30]~DUPLICATE_q  & (!\isnop_D~0_combout  & 
// !\regval2_DL[30]_NEW457_RTM0459~combout )) ) ) )

	.dataa(!\regval2_DL[30]~DUPLICATE_q ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regval2_DL[30]_NEW457_RTM0459~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[30]_OTERM458 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[30]_NEW457 .extended_lut = "off";
defparam \regval2_DL[30]_NEW457 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[30]_NEW457 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N28
dffeas \regval2_DL[30]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[30]_OTERM458 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N32
dffeas \regval2_AL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[30]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[30] .is_wysiwyg = "true";
defparam \regval2_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \tlim~18 (
// Equation(s):
// \tlim~18_combout  = ( regval2_AL[30] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~18 .extended_lut = "off";
defparam \tlim~18 .lut_mask = 64'h0000000055555555;
defparam \tlim~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N16
dffeas \tlim[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[30]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[30] .is_wysiwyg = "true";
defparam \tlim[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( !tlim[30] & ( (!tlim[31] & (!tlim[27] & !tlim[26])) ) )

	.dataa(gnd),
	.datab(!tlim[31]),
	.datac(!tlim[27]),
	.datad(!tlim[26]),
	.datae(gnd),
	.dataf(!tlim[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'hC000C00000000000;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \regval2_DL[28]_NEW481_RTM0483 (
// Equation(s):
// \regval2_DL[28]_NEW481_RTM0483~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[28]_NEW481_RTM0483~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[28]_NEW481_RTM0483 .extended_lut = "off";
defparam \regval2_DL[28]_NEW481_RTM0483 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[28]_NEW481_RTM0483 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \regs_rtl_1_bypass[66]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[66]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \regs_rtl_1_bypass[66] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N38
dffeas \regs_rtl_1_bypass[65] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \regs~18 (
// Equation(s):
// \regs~18_combout  = ( \regs_rtl_1|auto_generated|ram_block1a28  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[66])) # (regs_rtl_1_bypass[65]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a28  & ( (regs_rtl_1_bypass[65] & ((!regs_rtl_1_bypass[66]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[66]),
	.datad(!regs_rtl_1_bypass[65]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~18 .extended_lut = "off";
defparam \regs~18 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \regval2_DL[28]_NEW481 (
// Equation(s):
// \regval2_DL[28]_OTERM482  = ( regval2_DL[28] & ( !\isnop_D~0_combout  & ( (!\regval2_DL[28]_NEW481_RTM0483~combout  & (((\regs~18_combout  & \regval2_DL~0_combout )) # (\always3~2_combout ))) ) ) ) # ( !regval2_DL[28] & ( !\isnop_D~0_combout  & ( 
// (!\regval2_DL[28]_NEW481_RTM0483~combout  & (\regs~18_combout  & \regval2_DL~0_combout )) ) ) )

	.dataa(!\regval2_DL[28]_NEW481_RTM0483~combout ),
	.datab(!\regs~18_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval2_DL[28]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[28]_OTERM482 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[28]_NEW481 .extended_lut = "off";
defparam \regval2_DL[28]_NEW481 .lut_mask = 64'h020202AA00000000;
defparam \regval2_DL[28]_NEW481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \regval2_DL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[28]_OTERM482 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[28] .is_wysiwyg = "true";
defparam \regval2_DL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N59
dffeas \regval2_AL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[28] .is_wysiwyg = "true";
defparam \regval2_AL[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \tlim~10 (
// Equation(s):
// \tlim~10_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( regval2_AL[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!regval2_AL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~10 .extended_lut = "off";
defparam \tlim~10 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N43
dffeas \tlim[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[28]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[28] .is_wysiwyg = "true";
defparam \tlim[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \tlim~20 (
// Equation(s):
// \tlim~20_combout  = ( regval2_AL[25] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~20 .extended_lut = "off";
defparam \tlim~20 .lut_mask = 64'h0000333300003333;
defparam \tlim~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N43
dffeas \tlim[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[25]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[25] .is_wysiwyg = "true";
defparam \tlim[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N57
cyclonev_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = ( !tlim[21] & ( (!tlim[13] & (!\tlim[20]~DUPLICATE_q  & !tlim[12])) ) )

	.dataa(!tlim[13]),
	.datab(gnd),
	.datac(!\tlim[20]~DUPLICATE_q ),
	.datad(!tlim[12]),
	.datae(gnd),
	.dataf(!tlim[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~6 .extended_lut = "off";
defparam \LessThan2~6 .lut_mask = 64'hA000A00000000000;
defparam \LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N24
cyclonev_lcell_comb \tlim~19 (
// Equation(s):
// \tlim~19_combout  = ( regval2_AL[29] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~19 .extended_lut = "off";
defparam \tlim~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \tlim~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \tlim[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tlim~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[29]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[29] .is_wysiwyg = "true";
defparam \tlim[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = ( \LessThan2~6_combout  & ( !tlim[29] & ( (!tlim[24] & (!tlim[28] & !tlim[25])) ) ) )

	.dataa(!tlim[24]),
	.datab(gnd),
	.datac(!tlim[28]),
	.datad(!tlim[25]),
	.datae(!\LessThan2~6_combout ),
	.dataf(!tlim[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~7 .extended_lut = "off";
defparam \LessThan2~7 .lut_mask = 64'h0000A00000000000;
defparam \LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \always10~2 (
// Equation(s):
// \always10~2_combout  = ( \Add5~33_sumout  & ( \LessThan2~7_combout  & ( (tcnt[5] & ((!\LessThan2~5_combout ) # ((!\LessThan2~1_combout ) # (!\LessThan2~2_combout )))) ) ) ) # ( !\Add5~33_sumout  & ( \LessThan2~7_combout  & ( (!tcnt[5] & 
// ((!\LessThan2~5_combout ) # ((!\LessThan2~1_combout ) # (!\LessThan2~2_combout )))) ) ) ) # ( \Add5~33_sumout  & ( !\LessThan2~7_combout  & ( tcnt[5] ) ) ) # ( !\Add5~33_sumout  & ( !\LessThan2~7_combout  & ( !tcnt[5] ) ) )

	.dataa(!\LessThan2~5_combout ),
	.datab(!tcnt[5]),
	.datac(!\LessThan2~1_combout ),
	.datad(!\LessThan2~2_combout ),
	.datae(!\Add5~33_sumout ),
	.dataf(!\LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~2 .extended_lut = "off";
defparam \always10~2 .lut_mask = 64'hCCCC3333CCC83332;
defparam \always10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = ( \Add5~21_sumout  & ( \Add5~17_sumout  & ( (tcnt[14] & tcnt[13]) ) ) ) # ( !\Add5~21_sumout  & ( \Add5~17_sumout  & ( (!tcnt[14] & tcnt[13]) ) ) ) # ( \Add5~21_sumout  & ( !\Add5~17_sumout  & ( (tcnt[14] & !tcnt[13]) ) ) ) # ( 
// !\Add5~21_sumout  & ( !\Add5~17_sumout  & ( (!tcnt[14] & !tcnt[13]) ) ) )

	.dataa(gnd),
	.datab(!tcnt[14]),
	.datac(gnd),
	.datad(!tcnt[13]),
	.datae(!\Add5~21_sumout ),
	.dataf(!\Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~0 .extended_lut = "off";
defparam \always10~0 .lut_mask = 64'hCC00330000CC0033;
defparam \always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \always10~4 (
// Equation(s):
// \always10~4_combout  = ( \always10~2_combout  & ( \always10~0_combout  & ( (\always10~1_combout  & (\always10~3_combout  & (!tcnt[15] $ (\Add5~13_sumout )))) ) ) )

	.dataa(!\always10~1_combout ),
	.datab(!tcnt[15]),
	.datac(!\always10~3_combout ),
	.datad(!\Add5~13_sumout ),
	.datae(!\always10~2_combout ),
	.dataf(!\always10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~4 .extended_lut = "off";
defparam \always10~4 .lut_mask = 64'h0000000000000401;
defparam \always10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( tlim[25] ) + ( VCC ) + ( \Add5~6  ))
// \Add5~46  = CARRY(( tlim[25] ) + ( VCC ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( tlim[26] ) + ( VCC ) + ( \Add5~46  ))
// \Add5~50  = CARRY(( tlim[26] ) + ( VCC ) + ( \Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tlim[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( tlim[27] ) + ( VCC ) + ( \Add5~50  ))
// \Add5~66  = CARRY(( tlim[27] ) + ( VCC ) + ( \Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tlim[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h00000000000000FF;
defparam \Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( tlim[28] ) + ( VCC ) + ( \Add5~66  ))
// \Add5~58  = CARRY(( tlim[28] ) + ( VCC ) + ( \Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(\Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( tlim[29] ) + ( VCC ) + ( \Add5~58  ))
// \Add5~62  = CARRY(( tlim[29] ) + ( VCC ) + ( \Add5~58  ))

	.dataa(!tlim[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000000000005555;
defparam \Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( tlim[30] ) + ( VCC ) + ( \Add5~62  ))
// \Add5~10  = CARRY(( tlim[30] ) + ( VCC ) + ( \Add5~62  ))

	.dataa(gnd),
	.datab(!tlim[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000000000003333;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \always10~5 (
// Equation(s):
// \always10~5_combout  = ( \always10~4_combout  & ( \Add5~9_sumout  & ( (\tcnt[30]~DUPLICATE_q  & (!\Equal5~0_combout  & (!\Add5~5_sumout  $ (tcnt[24])))) ) ) ) # ( \always10~4_combout  & ( !\Add5~9_sumout  & ( (!\tcnt[30]~DUPLICATE_q  & (!\Equal5~0_combout 
//  & (!\Add5~5_sumout  $ (tcnt[24])))) ) ) )

	.dataa(!\tcnt[30]~DUPLICATE_q ),
	.datab(!\Add5~5_sumout ),
	.datac(!\Equal5~0_combout ),
	.datad(!tcnt[24]),
	.datae(!\always10~4_combout ),
	.dataf(!\Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~5 .extended_lut = "off";
defparam \always10~5 .lut_mask = 64'h0000802000004010;
defparam \always10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_sumout  = SUM(( tcnt[16] ) + ( GND ) + ( \Add6~98  ))
// \Add6~62  = CARRY(( tcnt[16] ) + ( GND ) + ( \Add6~98  ))

	.dataa(gnd),
	.datab(!tcnt[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~61_sumout ),
	.cout(\Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \tcnt~16 (
// Equation(s):
// \tcnt~16_combout  = ( \Add6~61_sumout  & ( \Equal4~8_combout  & ( (!\always10~14_combout ) # ((!\always10~7_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~14_combout ),
	.datab(!\always10~7_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Add6~61_sumout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~16 .extended_lut = "off";
defparam \tcnt~16 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \tcnt[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[16] .is_wysiwyg = "true";
defparam \tcnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \Add6~125 (
// Equation(s):
// \Add6~125_sumout  = SUM(( tcnt[17] ) + ( GND ) + ( \Add6~62  ))
// \Add6~126  = CARRY(( tcnt[17] ) + ( GND ) + ( \Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tcnt[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~125_sumout ),
	.cout(\Add6~126 ),
	.shareout());
// synopsys translate_off
defparam \Add6~125 .extended_lut = "off";
defparam \Add6~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \tcnt~32 (
// Equation(s):
// \tcnt~32_combout  = ( \Equal4~8_combout  & ( \Add6~125_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~32 .extended_lut = "off";
defparam \tcnt~32 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \tcnt[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[17] .is_wysiwyg = "true";
defparam \tcnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \tcnt~31 (
// Equation(s):
// \tcnt~31_combout  = ( \always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~121_sumout  & ((!\always10~14_combout ) # (!\always10~7_combout )))) ) ) ) # ( !\always10~6_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~121_sumout ) ) ) ) # ( \always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~121_sumout ) ) ) ) # ( !\always10~6_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~121_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Add6~121_sumout ),
	.datac(!\always10~14_combout ),
	.datad(!\always10~7_combout ),
	.datae(!\always10~6_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~31 .extended_lut = "off";
defparam \tcnt~31 .lut_mask = 64'h1111111111111110;
defparam \tcnt~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \tcnt[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[18] .is_wysiwyg = "true";
defparam \tcnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \always10~10 (
// Equation(s):
// \always10~10_combout  = ( \Add5~97_sumout  & ( \Add5~93_sumout  & ( (tcnt[7] & (tcnt[6] & (!tcnt[8] $ (\Add5~101_sumout )))) ) ) ) # ( !\Add5~97_sumout  & ( \Add5~93_sumout  & ( (!tcnt[7] & (tcnt[6] & (!tcnt[8] $ (\Add5~101_sumout )))) ) ) ) # ( 
// \Add5~97_sumout  & ( !\Add5~93_sumout  & ( (tcnt[7] & (!tcnt[6] & (!tcnt[8] $ (\Add5~101_sumout )))) ) ) ) # ( !\Add5~97_sumout  & ( !\Add5~93_sumout  & ( (!tcnt[7] & (!tcnt[6] & (!tcnt[8] $ (\Add5~101_sumout )))) ) ) )

	.dataa(!tcnt[8]),
	.datab(!tcnt[7]),
	.datac(!tcnt[6]),
	.datad(!\Add5~101_sumout ),
	.datae(!\Add5~97_sumout ),
	.dataf(!\Add5~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~10 .extended_lut = "off";
defparam \always10~10 .lut_mask = 64'h8040201008040201;
defparam \always10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \always10~11 (
// Equation(s):
// \always10~11_combout  = ( \Add5~89_sumout  & ( (tcnt[18] & \always10~10_combout ) ) ) # ( !\Add5~89_sumout  & ( (!tcnt[18] & \always10~10_combout ) ) )

	.dataa(!tcnt[18]),
	.datab(gnd),
	.datac(!\always10~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~11 .extended_lut = "off";
defparam \always10~11 .lut_mask = 64'h0A0A0A0A05050505;
defparam \always10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \Add6~77 (
// Equation(s):
// \Add6~77_sumout  = SUM(( tcnt[25] ) + ( GND ) + ( \Add6~50  ))
// \Add6~78  = CARRY(( tcnt[25] ) + ( GND ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~77_sumout ),
	.cout(\Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \Add6~77 .extended_lut = "off";
defparam \Add6~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \tcnt~20 (
// Equation(s):
// \tcnt~20_combout  = ( \always10~5_combout  & ( \always10~6_combout  & ( (\Equal4~8_combout  & (\Add6~77_sumout  & ((!\always10~14_combout ) # (!\always10~7_combout )))) ) ) ) # ( !\always10~5_combout  & ( \always10~6_combout  & ( (\Equal4~8_combout  & 
// \Add6~77_sumout ) ) ) ) # ( \always10~5_combout  & ( !\always10~6_combout  & ( (\Equal4~8_combout  & \Add6~77_sumout ) ) ) ) # ( !\always10~5_combout  & ( !\always10~6_combout  & ( (\Equal4~8_combout  & \Add6~77_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~7_combout ),
	.datad(!\Add6~77_sumout ),
	.datae(!\always10~5_combout ),
	.dataf(!\always10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~20 .extended_lut = "off";
defparam \tcnt~20 .lut_mask = 64'h0055005500550054;
defparam \tcnt~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \tcnt[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[25] .is_wysiwyg = "true";
defparam \tcnt[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( tcnt[26] ) + ( GND ) + ( \Add6~78  ))
// \Add6~46  = CARRY(( tcnt[26] ) + ( GND ) + ( \Add6~78  ))

	.dataa(gnd),
	.datab(!tcnt[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( tcnt[27] ) + ( GND ) + ( \Add6~46  ))
// \Add6~42  = CARRY(( tcnt[27] ) + ( GND ) + ( \Add6~46  ))

	.dataa(!tcnt[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \tcnt~11 (
// Equation(s):
// \tcnt~11_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~41_sumout  & ((!\always10~6_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~41_sumout ) ) ) ) # ( \always10~7_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~41_sumout ) ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~41_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~6_combout ),
	.datac(!\Add6~41_sumout ),
	.datad(!\always10~14_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~11 .extended_lut = "off";
defparam \tcnt~11 .lut_mask = 64'h0505050505050504;
defparam \tcnt~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \tcnt[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[27] .is_wysiwyg = "true";
defparam \tcnt[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \always10~12 (
// Equation(s):
// \always10~12_combout  = ( \Add5~125_sumout  & ( tlim[0] & ( (tcnt[2] & (!tcnt[0] & (!\Add5~121_sumout  $ (tcnt[1])))) ) ) ) # ( !\Add5~125_sumout  & ( tlim[0] & ( (!tcnt[2] & (!tcnt[0] & (!\Add5~121_sumout  $ (tcnt[1])))) ) ) ) # ( \Add5~125_sumout  & ( 
// !tlim[0] & ( (tcnt[2] & (tcnt[0] & (!\Add5~121_sumout  $ (tcnt[1])))) ) ) ) # ( !\Add5~125_sumout  & ( !tlim[0] & ( (!tcnt[2] & (tcnt[0] & (!\Add5~121_sumout  $ (tcnt[1])))) ) ) )

	.dataa(!\Add5~121_sumout ),
	.datab(!tcnt[2]),
	.datac(!tcnt[1]),
	.datad(!tcnt[0]),
	.datae(!\Add5~125_sumout ),
	.dataf(!tlim[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~12 .extended_lut = "off";
defparam \always10~12 .lut_mask = 64'h0084002184002100;
defparam \always10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \Add5~105_sumout  & ( !tcnt[11] ) ) # ( !\Add5~105_sumout  & ( tcnt[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \always10~13 (
// Equation(s):
// \always10~13_combout  = ( \Add5~113_sumout  & ( \Add5~109_sumout  & ( (\always10~12_combout  & (tcnt[19] & (tcnt[12] & !\Equal5~1_combout ))) ) ) ) # ( !\Add5~113_sumout  & ( \Add5~109_sumout  & ( (\always10~12_combout  & (!tcnt[19] & (tcnt[12] & 
// !\Equal5~1_combout ))) ) ) ) # ( \Add5~113_sumout  & ( !\Add5~109_sumout  & ( (\always10~12_combout  & (tcnt[19] & (!tcnt[12] & !\Equal5~1_combout ))) ) ) ) # ( !\Add5~113_sumout  & ( !\Add5~109_sumout  & ( (\always10~12_combout  & (!tcnt[19] & (!tcnt[12] 
// & !\Equal5~1_combout ))) ) ) )

	.dataa(!\always10~12_combout ),
	.datab(!tcnt[19]),
	.datac(!tcnt[12]),
	.datad(!\Equal5~1_combout ),
	.datae(!\Add5~113_sumout ),
	.dataf(!\Add5~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~13 .extended_lut = "off";
defparam \always10~13 .lut_mask = 64'h4000100004000100;
defparam \always10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \always10~9 (
// Equation(s):
// \always10~9_combout  = ( \Add5~85_sumout  & ( (tcnt[23] & (!tcnt[21] $ (\Add5~81_sumout ))) ) ) # ( !\Add5~85_sumout  & ( (!tcnt[23] & (!tcnt[21] $ (\Add5~81_sumout ))) ) )

	.dataa(gnd),
	.datab(!tcnt[23]),
	.datac(!tcnt[21]),
	.datad(!\Add5~81_sumout ),
	.datae(gnd),
	.dataf(!\Add5~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~9 .extended_lut = "off";
defparam \always10~9 .lut_mask = 64'hC00CC00C30033003;
defparam \always10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \always10~8 (
// Equation(s):
// \always10~8_combout  = ( \Add5~77_sumout  & ( \Add5~69_sumout  & ( (tcnt[16] & (tcnt[22] & (!\Add5~73_sumout  $ (tcnt[17])))) ) ) ) # ( !\Add5~77_sumout  & ( \Add5~69_sumout  & ( (tcnt[16] & (!tcnt[22] & (!\Add5~73_sumout  $ (tcnt[17])))) ) ) ) # ( 
// \Add5~77_sumout  & ( !\Add5~69_sumout  & ( (!tcnt[16] & (tcnt[22] & (!\Add5~73_sumout  $ (tcnt[17])))) ) ) ) # ( !\Add5~77_sumout  & ( !\Add5~69_sumout  & ( (!tcnt[16] & (!tcnt[22] & (!\Add5~73_sumout  $ (tcnt[17])))) ) ) )

	.dataa(!\Add5~73_sumout ),
	.datab(!tcnt[17]),
	.datac(!tcnt[16]),
	.datad(!tcnt[22]),
	.datae(!\Add5~77_sumout ),
	.dataf(!\Add5~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~8 .extended_lut = "off";
defparam \always10~8 .lut_mask = 64'h9000009009000009;
defparam \always10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \always10~14 (
// Equation(s):
// \always10~14_combout  = ( \Add5~65_sumout  & ( \always10~8_combout  & ( (\always10~11_combout  & (tcnt[27] & (\always10~13_combout  & \always10~9_combout ))) ) ) ) # ( !\Add5~65_sumout  & ( \always10~8_combout  & ( (\always10~11_combout  & (!tcnt[27] & 
// (\always10~13_combout  & \always10~9_combout ))) ) ) )

	.dataa(!\always10~11_combout ),
	.datab(!tcnt[27]),
	.datac(!\always10~13_combout ),
	.datad(!\always10~9_combout ),
	.datae(!\Add5~65_sumout ),
	.dataf(!\always10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~14 .extended_lut = "off";
defparam \always10~14 .lut_mask = 64'h0000000000040001;
defparam \always10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( tcnt[28] ) + ( GND ) + ( \Add6~42  ))
// \Add6~38  = CARRY(( tcnt[28] ) + ( GND ) + ( \Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \tcnt~10 (
// Equation(s):
// \tcnt~10_combout  = ( \Equal4~8_combout  & ( \Add6~37_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~10 .extended_lut = "off";
defparam \tcnt~10 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N38
dffeas \tcnt[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[28]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[28] .is_wysiwyg = "true";
defparam \tcnt[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \tcnt~19 (
// Equation(s):
// \tcnt~19_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( (\Add6~73_sumout  & (\Equal4~8_combout  & ((!\always10~6_combout ) # (!\always10~14_combout )))) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( (\Add6~73_sumout  & 
// \Equal4~8_combout ) ) ) ) # ( \always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~73_sumout  & \Equal4~8_combout ) ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( (\Add6~73_sumout  & \Equal4~8_combout ) ) ) )

	.dataa(!\Add6~73_sumout ),
	.datab(!\always10~6_combout ),
	.datac(!\Equal4~8_combout ),
	.datad(!\always10~14_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~19 .extended_lut = "off";
defparam \tcnt~19 .lut_mask = 64'h0505050505050504;
defparam \tcnt~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \tcnt[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[29]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[29] .is_wysiwyg = "true";
defparam \tcnt[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \always10~7 (
// Equation(s):
// \always10~7_combout  = ( \Add5~61_sumout  & ( \Add5~57_sumout  & ( (tcnt[29] & tcnt[28]) ) ) ) # ( !\Add5~61_sumout  & ( \Add5~57_sumout  & ( (!tcnt[29] & tcnt[28]) ) ) ) # ( \Add5~61_sumout  & ( !\Add5~57_sumout  & ( (tcnt[29] & !tcnt[28]) ) ) ) # ( 
// !\Add5~61_sumout  & ( !\Add5~57_sumout  & ( (!tcnt[29] & !tcnt[28]) ) ) )

	.dataa(gnd),
	.datab(!tcnt[29]),
	.datac(!tcnt[28]),
	.datad(gnd),
	.datae(!\Add5~61_sumout ),
	.dataf(!\Add5~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~7 .extended_lut = "off";
defparam \always10~7 .lut_mask = 64'hC0C030300C0C0303;
defparam \always10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \Add6~65 (
// Equation(s):
// \Add6~65_sumout  = SUM(( tcnt[31] ) + ( GND ) + ( \Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tcnt[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~65 .extended_lut = "off";
defparam \Add6~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \tcnt~17 (
// Equation(s):
// \tcnt~17_combout  = ( \Equal4~8_combout  & ( \Add6~65_sumout  & ( (!\always10~7_combout ) # ((!\always10~14_combout ) # ((!\always10~5_combout ) # (!\always10~6_combout ))) ) ) )

	.dataa(!\always10~7_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~5_combout ),
	.datad(!\always10~6_combout ),
	.datae(!\Equal4~8_combout ),
	.dataf(!\Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~17 .extended_lut = "off";
defparam \tcnt~17 .lut_mask = 64'h000000000000FFFE;
defparam \tcnt~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N55
dffeas \tcnt[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[31]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[31] .is_wysiwyg = "true";
defparam \tcnt[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \comb~16 (
// Equation(s):
// \comb~16_combout  = ( \comb~1_combout  & ( \Equal2~6_combout  ) ) # ( !\comb~1_combout  & ( (\wregval_ML~1_combout  & \Equal2~6_combout ) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~16 .extended_lut = "off";
defparam \comb~16 .lut_mask = 64'h0055005500FF00FF;
defparam \comb~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \wregval_ML~85 (
// Equation(s):
// \wregval_ML~85_combout  = ( tlim[31] & ( (!\wregval_ML~1_combout  & (!\Equal14~0_combout  & \comb~16_combout )) ) ) # ( !tlim[31] & ( (!\Equal14~0_combout  & \comb~16_combout ) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\Equal14~0_combout ),
	.datac(gnd),
	.datad(!\comb~16_combout ),
	.datae(gnd),
	.dataf(!tlim[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~85 .extended_lut = "off";
defparam \wregval_ML~85 .lut_mask = 64'h00CC00CC00880088;
defparam \wregval_ML~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = ( \Equal2~6_combout  & ( \Equal2~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal2~7_combout ),
	.datae(gnd),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~8 .extended_lut = "off";
defparam \Equal2~8 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = ( !aluout_AL[8] & ( \Equal2~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluout_AL[8]),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~9 .extended_lut = "off";
defparam \Equal2~9 .lut_mask = 64'h00000000FFFF0000;
defparam \Equal2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \wregval_ML~60 (
// Equation(s):
// \wregval_ML~60_combout  = ( \wregval_ML~13_combout  & ( !\Equal2~9_combout  ) )

	.dataa(!\Equal2~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_ML~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~60 .extended_lut = "off";
defparam \wregval_ML~60 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wregval_ML~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \wregval_ML~86 (
// Equation(s):
// \wregval_ML~86_combout  = ( \wregval_ML~60_combout  & ( (!\wregval_ML~85_combout  & ((!\Equal14~1_combout ) # (tcnt[31]))) ) )

	.dataa(gnd),
	.datab(!tcnt[31]),
	.datac(!\Equal14~1_combout ),
	.datad(!\wregval_ML~85_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~86 .extended_lut = "off";
defparam \wregval_ML~86 .lut_mask = 64'h00000000F300F300;
defparam \wregval_ML~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N31
dffeas \wregval_ML[31]_NEW_REG132 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[31]_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[31]_NEW_REG132 .is_wysiwyg = "true";
defparam \wregval_ML[31]_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N14
dffeas \pcpred_DL[31]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( sxtimm_DL[15] ) + ( pcpred_DL[30] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( sxtimm_DL[15] ) + ( pcpred_DL[30] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[30]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( sxtimm_DL[15] ) + ( \pcpred_DL[31]~DUPLICATE_q  ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[31]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \regval1_DL[30]~DUPLICATE_q  ) + ( sxtimm_DL[15] ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( \regval1_DL[30]~DUPLICATE_q  ) + ( sxtimm_DL[15] ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N27
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[31] ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[31]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \pcgood_B[31]~13 (
// Equation(s):
// \pcgood_B[31]~13_combout  = ( \Add4~61_sumout  & ( (pcpred_DL[31]) # (\isjump_DL~q ) ) ) # ( !\Add4~61_sumout  & ( (!\isjump_DL~q  & pcpred_DL[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[31]),
	.datae(gnd),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~13 .extended_lut = "off";
defparam \pcgood_B[31]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N45
cyclonev_lcell_comb \pcgood_B[31]~50 (
// Equation(s):
// \pcgood_B[31]~50_combout  = ( \pcgood_B[31]~13_combout  & ( ((!\isbranch_DL~q ) # ((!\Selector46~23_combout  & !\Selector46~25_combout ))) # (\Add3~61_sumout ) ) ) # ( !\pcgood_B[31]~13_combout  & ( (\Add3~61_sumout  & (\isbranch_DL~q  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\Selector46~25_combout ),
	.datac(!\Add3~61_sumout ),
	.datad(!\isbranch_DL~q ),
	.datae(gnd),
	.dataf(!\pcgood_B[31]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~50 .extended_lut = "off";
defparam \pcgood_B[31]~50 .lut_mask = 64'h00070007FF8FFF8F;
defparam \pcgood_B[31]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \PC~58 (
// Equation(s):
// \PC~58_combout  = ( PC[31] & ( \Add0~113_sumout  ) ) # ( !PC[31] & ( \Add0~113_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[31] & ( !\Add0~113_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[31]),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~58 .extended_lut = "off";
defparam \PC~58 .lut_mask = 64'h0000EEEF1110FFFF;
defparam \PC~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~58_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[31]~50_combout )) # 
// (\isnop_DL~q  & ((\PC~58_combout ))))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[31]~50_combout ),
	.datad(!\PC~58_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "off";
defparam \PC~59 .lut_mask = 64'h0213021300330033;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N43
dffeas \PC[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N39
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~46  ))
// \Add0~118  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N45
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~118  ))
// \Add0~58  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \PC[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N51
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \PC[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \PC[19]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(!PC[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N57
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!PC[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N51
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( PC[22] & ( \Add0~77_sumout  ) ) # ( !PC[22] & ( \Add0~77_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[22] & ( !\Add0~77_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[22]),
	.dataf(!\Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \pcpred_FL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[22] .is_wysiwyg = "true";
defparam \pcpred_FL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \pcplus_DL~4 (
// Equation(s):
// \pcplus_DL~4_combout  = ( pcpred_FL[22] & ( (!\always3~2_combout ) # (pcpred_DL[22]) ) ) # ( !pcpred_FL[22] & ( (\always3~2_combout  & pcpred_DL[22]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[22]),
	.datae(gnd),
	.dataf(!pcpred_FL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~4 .extended_lut = "off";
defparam \pcplus_DL~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcplus_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \pcpred_DL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[22] .is_wysiwyg = "true";
defparam \pcpred_DL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( pcpred_DL[21] ) + ( sxtimm_DL[15] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( pcpred_DL[21] ) + ( sxtimm_DL[15] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!pcpred_DL[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( pcpred_DL[22] ) + ( sxtimm_DL[15] ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( pcpred_DL[22] ) + ( sxtimm_DL[15] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!pcpred_DL[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[54]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \regs_rtl_0_bypass[54] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always14~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_ML~88_combout ,\wregval_ML~93_combout ,wregval_ML[29],\wregval_ML~64_combout ,\wregval_ML~69_combout ,\wregval_ML~74_combout ,\wregval_ML~101_combout ,wregval_ML[24],wregval_ML[23],wregval_ML[22],wregval_ML[21],wregval_ML[20],wregval_ML[19],wregval_ML[18],wregval_ML[17],
wregval_ML[16],wregval_ML[15],wregval_ML[14],wregval_ML[13],wregval_ML[12],wregval_ML[11],wregval_ML[10],wregval_ML[9],wregval_ML[8],wregval_ML[7],wregval_ML[6],\wregval_ML~58_combout ,wregval_ML[4],\wregval_ML~15_combout ,wregval_ML[2],wregval_ML[1],wregval_ML[0]}),
	.portaaddr({\wregno_ML[3]~DUPLICATE_q ,wregno_ML[2],wregno_ML[1],wregno_ML[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_FL~24_combout ,\inst_FL~22_combout ,\inst_FL~21_combout ,\inst_FL~20_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Project.ram0_Project_2ceb2a32.hdl.mif";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_v8n1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y13_N26
dffeas \regs_rtl_0_bypass[53] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \regs~58 (
// Equation(s):
// \regs~58_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[53] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[54] & ((regs_rtl_0_bypass[53]))) # (regs_rtl_0_bypass[54] & (\regs_rtl_0|auto_generated|ram_block1a22 )) ) )

	.dataa(!regs_rtl_0_bypass[54]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!regs_rtl_0_bypass[53]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58 .extended_lut = "off";
defparam \regs~58 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \regval1_DL[22]_NEW361_RTM0363 (
// Equation(s):
// \regval1_DL[22]_NEW361_RTM0363~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[22]_NEW361_RTM0363~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[22]_NEW361_RTM0363 .extended_lut = "off";
defparam \regval1_DL[22]_NEW361_RTM0363 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[22]_NEW361_RTM0363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \regval1_DL[22]_NEW361 (
// Equation(s):
// \regval1_DL[22]_OTERM362  = ( regval1_DL[22] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[22]_NEW361_RTM0363~combout  & (((\regval2_DL~0_combout  & \regs~58_combout )) # (\always3~2_combout ))) ) ) ) # ( !regval1_DL[22] & ( !\isnop_D~0_combout  & ( 
// (\regval2_DL~0_combout  & (\regs~58_combout  & !\regval1_DL[22]_NEW361_RTM0363~combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regs~58_combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regval1_DL[22]_NEW361_RTM0363~combout ),
	.datae(!regval1_DL[22]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[22]_OTERM362 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[22]_NEW361 .extended_lut = "off";
defparam \regval1_DL[22]_NEW361 .lut_mask = 64'h11001F0000000000;
defparam \regval1_DL[22]_NEW361 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \regval1_DL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[22]_OTERM362 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[22] .is_wysiwyg = "true";
defparam \regval1_DL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \regval1_DL[20]_NEW367_RTM0369 (
// Equation(s):
// \regval1_DL[20]_NEW367_RTM0369~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[20]_NEW367_RTM0369~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[20]_NEW367_RTM0369 .extended_lut = "off";
defparam \regval1_DL[20]_NEW367_RTM0369 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[20]_NEW367_RTM0369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \regs_rtl_0_bypass[49] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N3
cyclonev_lcell_comb \regs_rtl_0_bypass[50]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \regs_rtl_0_bypass[50] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \regs~56 (
// Equation(s):
// \regs~56_combout  = ( \regs_rtl_0|auto_generated|ram_block1a20  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[50])) # (regs_rtl_0_bypass[49]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a20  & ( (regs_rtl_0_bypass[49] & ((!regs_rtl_0_bypass[50]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[49]),
	.datac(gnd),
	.datad(!regs_rtl_0_bypass[50]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~56 .extended_lut = "off";
defparam \regs~56 .lut_mask = 64'h3311331133BB33BB;
defparam \regs~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \regval1_DL[20]_NEW367 (
// Equation(s):
// \regval1_DL[20]_OTERM368  = ( \always3~2_combout  & ( \regs~56_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[20]_NEW367_RTM0369~combout  & ((\regval2_DL~0_combout ) # (regval1_DL[20])))) ) ) ) # ( !\always3~2_combout  & ( \regs~56_combout  & ( 
// (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & !\regval1_DL[20]_NEW367_RTM0369~combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~56_combout  & ( (regval1_DL[20] & (!\isnop_D~0_combout  & !\regval1_DL[20]_NEW367_RTM0369~combout )) ) ) )

	.dataa(!regval1_DL[20]),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval1_DL[20]_NEW367_RTM0369~combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[20]_OTERM368 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[20]_NEW367 .extended_lut = "off";
defparam \regval1_DL[20]_NEW367 .lut_mask = 64'h0000500030007000;
defparam \regval1_DL[20]_NEW367 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N35
dffeas \regval1_DL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[20]_OTERM368 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[20] .is_wysiwyg = "true";
defparam \regval1_DL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \regval1_DL[19]_NEW370_RTM0372 (
// Equation(s):
// \regval1_DL[19]_NEW370_RTM0372~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[19]_NEW370_RTM0372~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[19]_NEW370_RTM0372 .extended_lut = "off";
defparam \regval1_DL[19]_NEW370_RTM0372 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[19]_NEW370_RTM0372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \regs_rtl_0_bypass[47] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \regs_rtl_0_bypass[48]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N32
dffeas \regs_rtl_0_bypass[48] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \regs~55 (
// Equation(s):
// \regs~55_combout  = ( \regs_rtl_0|auto_generated|ram_block1a19  & ( ((regs_rtl_0_bypass[48] & !\regs~4_combout )) # (regs_rtl_0_bypass[47]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a19  & ( (regs_rtl_0_bypass[47] & ((!regs_rtl_0_bypass[48]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[47]),
	.datab(!regs_rtl_0_bypass[48]),
	.datac(!\regs~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~55 .extended_lut = "off";
defparam \regs~55 .lut_mask = 64'h4545454575757575;
defparam \regs~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \regval1_DL[19]_NEW370 (
// Equation(s):
// \regval1_DL[19]_OTERM371  = ( \regval2_DL~0_combout  & ( \regs~55_combout  & ( (!\regval1_DL[19]_NEW370_RTM0372~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~55_combout  & ( (!\regval1_DL[19]_NEW370_RTM0372~combout  & 
// (\regval1_DL[19]~DUPLICATE_q  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~55_combout  & ( (!\regval1_DL[19]_NEW370_RTM0372~combout  & (\regval1_DL[19]~DUPLICATE_q  & (!\isnop_D~0_combout  & 
// \always3~2_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\regs~55_combout  & ( (!\regval1_DL[19]_NEW370_RTM0372~combout  & (\regval1_DL[19]~DUPLICATE_q  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) )

	.dataa(!\regval1_DL[19]_NEW370_RTM0372~combout ),
	.datab(!\regval1_DL[19]~DUPLICATE_q ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[19]_OTERM371 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[19]_NEW370 .extended_lut = "off";
defparam \regval1_DL[19]_NEW370 .lut_mask = 64'h002000200020A0A0;
defparam \regval1_DL[19]_NEW370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N44
dffeas \regval1_DL[19]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[19]_OTERM371 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N14
dffeas \regval1_DL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[17]_OTERM377 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[17] .is_wysiwyg = "true";
defparam \regval1_DL[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \regval1_DL[17]_NEW376_RTM0378 (
// Equation(s):
// \regval1_DL[17]_NEW376_RTM0378~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[17]_NEW376_RTM0378~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[17]_NEW376_RTM0378 .extended_lut = "off";
defparam \regval1_DL[17]_NEW376_RTM0378 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[17]_NEW376_RTM0378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \regs_rtl_0_bypass[44]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \regs_rtl_0_bypass[44] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \regs_rtl_0_bypass[43] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \regs~53 (
// Equation(s):
// \regs~53_combout  = ( \regs_rtl_0|auto_generated|ram_block1a17  & ( ((regs_rtl_0_bypass[44] & !\regs~4_combout )) # (regs_rtl_0_bypass[43]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a17  & ( (regs_rtl_0_bypass[43] & ((!regs_rtl_0_bypass[44]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[44]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[43]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~53 .extended_lut = "off";
defparam \regs~53 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \regval1_DL[17]_NEW376 (
// Equation(s):
// \regval1_DL[17]_OTERM377  = ( \always3~2_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[17]_NEW376_RTM0378~combout  & (((\regval2_DL~0_combout  & \regs~53_combout )) # (regval1_DL[17]))) ) ) ) # ( !\always3~2_combout  & ( !\isnop_D~0_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[17]_NEW376_RTM0378~combout  & \regs~53_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!regval1_DL[17]),
	.datac(!\regval1_DL[17]_NEW376_RTM0378~combout ),
	.datad(!\regs~53_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[17]_OTERM377 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[17]_NEW376 .extended_lut = "off";
defparam \regval1_DL[17]_NEW376 .lut_mask = 64'h0050307000000000;
defparam \regval1_DL[17]_NEW376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \regval1_DL[17]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[17]_OTERM377 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N8
dffeas \sxtimm_DL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[13]_OTERM725 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[13] .is_wysiwyg = "true";
defparam \sxtimm_DL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N20
dffeas \regval1_DL[15]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[15]_OTERM383 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \regval1_DL[13]_NEW388_RTM0390 (
// Equation(s):
// \regval1_DL[13]_NEW388_RTM0390~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[13]_NEW388_RTM0390~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[13]_NEW388_RTM0390 .extended_lut = "off";
defparam \regval1_DL[13]_NEW388_RTM0390 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \regval1_DL[13]_NEW388_RTM0390 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \regs_rtl_0_bypass[36]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N38
dffeas \regs_rtl_0_bypass[36] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N41
dffeas \regs_rtl_0_bypass[35] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N39
cyclonev_lcell_comb \regs~49 (
// Equation(s):
// \regs~49_combout  = ( \regs_rtl_0|auto_generated|ram_block1a13  & ( ((regs_rtl_0_bypass[36] & !\regs~4_combout )) # (regs_rtl_0_bypass[35]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a13  & ( (regs_rtl_0_bypass[35] & ((!regs_rtl_0_bypass[36]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[36]),
	.datab(gnd),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[35]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~49 .extended_lut = "off";
defparam \regs~49 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \regval1_DL[13]_NEW388 (
// Equation(s):
// \regval1_DL[13]_OTERM389  = ( !\isnop_D~0_combout  & ( \always3~2_combout  & ( (!\regval1_DL[13]_NEW388_RTM0390~combout  & (((\regs~49_combout  & \regval2_DL~0_combout )) # (regval1_DL[13]))) ) ) ) # ( !\isnop_D~0_combout  & ( !\always3~2_combout  & ( 
// (!\regval1_DL[13]_NEW388_RTM0390~combout  & (\regs~49_combout  & \regval2_DL~0_combout )) ) ) )

	.dataa(!regval1_DL[13]),
	.datab(!\regval1_DL[13]_NEW388_RTM0390~combout ),
	.datac(!\regs~49_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[13]_OTERM389 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[13]_NEW388 .extended_lut = "off";
defparam \regval1_DL[13]_NEW388 .lut_mask = 64'h000C0000444C0000;
defparam \regval1_DL[13]_NEW388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N2
dffeas \regval1_DL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[13]_OTERM389 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[13] .is_wysiwyg = "true";
defparam \regval1_DL[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N39
cyclonev_lcell_comb \sxtimm_DL~11 (
// Equation(s):
// \sxtimm_DL~11_combout  = ( \always3~2_combout  & ( \sxtimm_DL[11]~DUPLICATE_q  ) ) # ( !\always3~2_combout  & ( inst_FL[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_FL[19]),
	.datad(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~11 .extended_lut = "off";
defparam \sxtimm_DL~11 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \sxtimm_DL~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \sxtimm_DL[11]_NEW734 (
// Equation(s):
// \sxtimm_DL[11]_OTERM735  = ( \sxtimm_DL~11_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regBusy_D~0_combout ),
	.datae(gnd),
	.dataf(!\sxtimm_DL~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[11]_OTERM735 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[11]_NEW734 .extended_lut = "off";
defparam \sxtimm_DL[11]_NEW734 .lut_mask = 64'h00000000FF00FF00;
defparam \sxtimm_DL[11]_NEW734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N2
dffeas \sxtimm_DL[11]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[11]_OTERM735 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N20
dffeas \sxtimm_DL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[10]_OTERM743 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[10] .is_wysiwyg = "true";
defparam \sxtimm_DL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \sxtimm_DL[10]_NEW742 (
// Equation(s):
// \sxtimm_DL[10]_OTERM743  = ( \always3~2_combout  & ( (sxtimm_DL[10] & !\regBusy_D~0_combout ) ) ) # ( !\always3~2_combout  & ( (inst_FL[18] & !\regBusy_D~0_combout ) ) )

	.dataa(gnd),
	.datab(!sxtimm_DL[10]),
	.datac(!inst_FL[18]),
	.datad(!\regBusy_D~0_combout ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[10]_OTERM743 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[10]_NEW742 .extended_lut = "off";
defparam \sxtimm_DL[10]_NEW742 .lut_mask = 64'h0F000F0033003300;
defparam \sxtimm_DL[10]_NEW742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \sxtimm_DL[10]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[10]_OTERM743 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \regs_rtl_0_bypass[32]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \regs_rtl_0_bypass[32] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \regs_rtl_0_bypass[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \regs~47 (
// Equation(s):
// \regs~47_combout  = ( \regs_rtl_0|auto_generated|ram_block1a11  & ( ((regs_rtl_0_bypass[32] & !\regs~4_combout )) # (regs_rtl_0_bypass[31]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a11  & ( (regs_rtl_0_bypass[31] & ((!regs_rtl_0_bypass[32]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[32]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~47 .extended_lut = "off";
defparam \regs~47 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N21
cyclonev_lcell_comb \regval1_DL[11]_NEW394_RTM0396 (
// Equation(s):
// \regval1_DL[11]_NEW394_RTM0396~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[11]_NEW394_RTM0396~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[11]_NEW394_RTM0396 .extended_lut = "off";
defparam \regval1_DL[11]_NEW394_RTM0396 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[11]_NEW394_RTM0396 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \regval1_DL[11]_NEW394 (
// Equation(s):
// \regval1_DL[11]_OTERM395  = ( regval1_DL[11] & ( \always3~2_combout  & ( (!\isnop_D~0_combout  & !\regval1_DL[11]_NEW394_RTM0396~combout ) ) ) ) # ( !regval1_DL[11] & ( \always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~47_combout  & 
// (!\regval1_DL[11]_NEW394_RTM0396~combout  & \regval2_DL~0_combout ))) ) ) ) # ( regval1_DL[11] & ( !\always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~47_combout  & (!\regval1_DL[11]_NEW394_RTM0396~combout  & \regval2_DL~0_combout ))) ) ) ) # ( 
// !regval1_DL[11] & ( !\always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~47_combout  & (!\regval1_DL[11]_NEW394_RTM0396~combout  & \regval2_DL~0_combout ))) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regs~47_combout ),
	.datac(!\regval1_DL[11]_NEW394_RTM0396~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[11]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[11]_OTERM395 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[11]_NEW394 .extended_lut = "off";
defparam \regval1_DL[11]_NEW394 .lut_mask = 64'h002000200020A0A0;
defparam \regval1_DL[11]_NEW394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N32
dffeas \regval1_DL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[11]_OTERM395 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[11] .is_wysiwyg = "true";
defparam \regval1_DL[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N3
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (PC[4] & (\imem~0_combout  & !\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\imem~0_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0200020000000000;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N12
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[6] & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[3] & PC[4]))) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!PC[4])))) ) ) ) # ( !PC[6] & ( !PC[7] & ( (!\PC[5]~DUPLICATE_q  & (PC[4] & (!\PC[2]~DUPLICATE_q 
//  $ (!PC[3])))) # (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (PC[3] & !PC[4]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h0148000000004420;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \inst_FL~31 (
// Equation(s):
// \inst_FL~31_combout  = ( \inst_FL~1_combout  & ( ((\imem~56_combout  & !PC[9])) # (\imem~57_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~57_combout ),
	.datac(!\imem~56_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~31 .extended_lut = "off";
defparam \inst_FL~31 .lut_mask = 64'h000000003F333F33;
defparam \inst_FL~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \inst_FL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[15] .is_wysiwyg = "true";
defparam \inst_FL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \sxtimm_DL~9 (
// Equation(s):
// \sxtimm_DL~9_combout  = (!\always3~2_combout  & ((inst_FL[15]))) # (\always3~2_combout  & (\sxtimm_DL[7]~DUPLICATE_q ))

	.dataa(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!inst_FL[15]),
	.datad(!\always3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~9 .extended_lut = "off";
defparam \sxtimm_DL~9 .lut_mask = 64'h0F550F550F550F55;
defparam \sxtimm_DL~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \sxtimm_DL[7]_NEW738 (
// Equation(s):
// \sxtimm_DL[7]_OTERM739  = ( \sxtimm_DL~9_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regBusy_D~0_combout ),
	.datae(gnd),
	.dataf(!\sxtimm_DL~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[7]_OTERM739 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[7]_NEW738 .extended_lut = "off";
defparam \sxtimm_DL[7]_NEW738 .lut_mask = 64'h00000000FF00FF00;
defparam \sxtimm_DL[7]_NEW738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N20
dffeas \sxtimm_DL[7]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[7]_OTERM739 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \regval1_DL[9]_NEW400_RTM0402 (
// Equation(s):
// \regval1_DL[9]_NEW400_RTM0402~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[9]_NEW400_RTM0402~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[9]_NEW400_RTM0402 .extended_lut = "off";
defparam \regval1_DL[9]_NEW400_RTM0402 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[9]_NEW400_RTM0402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \regs_rtl_0_bypass[28]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N37
dffeas \regs_rtl_0_bypass[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N41
dffeas \regs_rtl_0_bypass[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \regs~45 (
// Equation(s):
// \regs~45_combout  = ( \regs_rtl_0|auto_generated|ram_block1a9  & ( ((regs_rtl_0_bypass[28] & !\regs~4_combout )) # (regs_rtl_0_bypass[27]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a9  & ( (regs_rtl_0_bypass[27] & ((!regs_rtl_0_bypass[28]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[28]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[27]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~45 .extended_lut = "off";
defparam \regs~45 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N33
cyclonev_lcell_comb \regval1_DL[9]_NEW400 (
// Equation(s):
// \regval1_DL[9]_OTERM401  = ( \regs~45_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[9]_NEW400_RTM0402~combout  & (((\regval1_DL[9]~DUPLICATE_q  & \always3~2_combout )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\regs~45_combout  & ( !\isnop_D~0_combout 
//  & ( (!\regval1_DL[9]_NEW400_RTM0402~combout  & (\regval1_DL[9]~DUPLICATE_q  & \always3~2_combout )) ) ) )

	.dataa(!\regval1_DL[9]_NEW400_RTM0402~combout ),
	.datab(!\regval1_DL[9]~DUPLICATE_q ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regs~45_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[9]_OTERM401 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[9]_NEW400 .extended_lut = "off";
defparam \regval1_DL[9]_NEW400 .lut_mask = 64'h00220A2A00000000;
defparam \regval1_DL[9]_NEW400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N32
dffeas \regval1_DL[9]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[9]_OTERM401 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \regval1_DL[8]_NEW499_RTM0501 (
// Equation(s):
// \regval1_DL[8]_NEW499_RTM0501~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[8]_NEW499_RTM0501~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[8]_NEW499_RTM0501 .extended_lut = "off";
defparam \regval1_DL[8]_NEW499_RTM0501 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[8]_NEW499_RTM0501 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N55
dffeas \regval1_DL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[8]_OTERM500 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[8] .is_wysiwyg = "true";
defparam \regval1_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[26]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \regs_rtl_0_bypass[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N47
dffeas \regs_rtl_0_bypass[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \regs~12 (
// Equation(s):
// \regs~12_combout  = ( \regs_rtl_0|auto_generated|ram_block1a8  & ( ((regs_rtl_0_bypass[26] & !\regs~4_combout )) # (regs_rtl_0_bypass[25]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a8  & ( (regs_rtl_0_bypass[25] & ((!regs_rtl_0_bypass[26]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[26]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[25]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~12 .extended_lut = "off";
defparam \regs~12 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \regval1_DL[8]_NEW499 (
// Equation(s):
// \regval1_DL[8]_OTERM500  = ( regval1_DL[8] & ( \regs~12_combout  & ( (!\regval1_DL[8]_NEW499_RTM0501~combout  & (!\isnop_D~0_combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[8] & ( \regs~12_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[8]_NEW499_RTM0501~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[8] & ( !\regs~12_combout  & ( (!\regval1_DL[8]_NEW499_RTM0501~combout  & (\always3~2_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\regval1_DL[8]_NEW499_RTM0501~combout ),
	.datac(!\always3~2_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[8]),
	.dataf(!\regs~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[8]_OTERM500 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[8]_NEW499 .extended_lut = "off";
defparam \regval1_DL[8]_NEW499 .lut_mask = 64'h00000C0044004C00;
defparam \regval1_DL[8]_NEW499 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N56
dffeas \regval1_DL[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[8]_OTERM500 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (!PC[4] & (!PC[3] & !PC[6]))) # (PC[7] & (((PC[6])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & (!PC[6] & ((!PC[4]) # (!PC[3])))) # (PC[7] & (PC[6] 
// & ((!PC[4]) # (PC[3])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[7] & (!PC[6] & ((!PC[4]) # (PC[3])))) # (PC[7] & (((PC[6])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[7] & (!PC[6] & ((!PC[4]) # (!PC[3])))) 
// # (PC[7] & (PC[6] & ((PC[3]) # (PC[4])))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[6]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'hA8158A55A8458055;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \inst_FL~32 (
// Equation(s):
// \inst_FL~32_combout  = ( \inst_FL~1_combout  & ( ((!PC[9] & !\imem~62_combout )) # (\imem~57_combout ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~62_combout ),
	.datad(!\imem~57_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~32 .extended_lut = "off";
defparam \inst_FL~32 .lut_mask = 64'h00000000C0FFC0FF;
defparam \inst_FL~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \inst_FL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[13] .is_wysiwyg = "true";
defparam \inst_FL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N45
cyclonev_lcell_comb \sxtimm_DL~10 (
// Equation(s):
// \sxtimm_DL~10_combout  = ( \always3~2_combout  & ( sxtimm_DL[5] ) ) # ( !\always3~2_combout  & ( inst_FL[13] ) )

	.dataa(gnd),
	.datab(!inst_FL[13]),
	.datac(!sxtimm_DL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~10 .extended_lut = "off";
defparam \sxtimm_DL~10 .lut_mask = 64'h333333330F0F0F0F;
defparam \sxtimm_DL~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \sxtimm_DL[5]_NEW736 (
// Equation(s):
// \sxtimm_DL[5]_OTERM737  = ( \sxtimm_DL~10_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regBusy_D~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[5]_OTERM737 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[5]_NEW736 .extended_lut = "off";
defparam \sxtimm_DL[5]_NEW736 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sxtimm_DL[5]_NEW736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N49
dffeas \sxtimm_DL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[5]_OTERM737 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[5] .is_wysiwyg = "true";
defparam \sxtimm_DL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N46
dffeas \regs_rtl_0_bypass[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[24]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N43
dffeas \regs_rtl_0_bypass[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \regs~13 (
// Equation(s):
// \regs~13_combout  = ( \regs_rtl_0|auto_generated|ram_block1a7  & ( ((regs_rtl_0_bypass[24] & !\regs~4_combout )) # (regs_rtl_0_bypass[23]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a7  & ( (regs_rtl_0_bypass[23] & ((!regs_rtl_0_bypass[24]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[23]),
	.datab(!regs_rtl_0_bypass[24]),
	.datac(gnd),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13 .extended_lut = "off";
defparam \regs~13 .lut_mask = 64'h4455445577557755;
defparam \regs~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N3
cyclonev_lcell_comb \regval1_DL[7]_NEW496_RTM0498 (
// Equation(s):
// \regval1_DL[7]_NEW496_RTM0498~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[7]_NEW496_RTM0498~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[7]_NEW496_RTM0498 .extended_lut = "off";
defparam \regval1_DL[7]_NEW496_RTM0498 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[7]_NEW496_RTM0498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N55
dffeas \regval1_DL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[7]_OTERM497 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[7] .is_wysiwyg = "true";
defparam \regval1_DL[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \regval1_DL[7]_NEW496 (
// Equation(s):
// \regval1_DL[7]_OTERM497  = ( regval1_DL[7] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[7]_NEW496_RTM0498~combout  & (((\regs~13_combout  & \regval2_DL~0_combout )) # (\always3~2_combout ))) ) ) ) # ( !regval1_DL[7] & ( !\isnop_D~0_combout  & ( 
// (\regs~13_combout  & (\regval2_DL~0_combout  & !\regval1_DL[7]_NEW496_RTM0498~combout )) ) ) )

	.dataa(!\regs~13_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval1_DL[7]_NEW496_RTM0498~combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval1_DL[7]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[7]_OTERM497 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[7]_NEW496 .extended_lut = "off";
defparam \regval1_DL[7]_NEW496 .lut_mask = 64'h101010F000000000;
defparam \regval1_DL[7]_NEW496 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N56
dffeas \regval1_DL[7]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[7]_OTERM497 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[6] & ((PC[7]) # (PC[4]))) # (PC[6] & ((!PC[7]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[6] & ((PC[7]) # (PC[4]))) # (PC[6] & 
// ((!PC[7]))))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[6] $ (!PC[7])) # (PC[4]))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[3] & ( (!PC[6] & ((!PC[7] & (PC[4] & \PC[2]~DUPLICATE_q )) # (PC[7] & ((!\PC[2]~DUPLICATE_q ))))) # 
// (PC[6] & ((!PC[7] & ((!\PC[2]~DUPLICATE_q ))) # (PC[7] & (!PC[4])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[4]),
	.datac(!PC[7]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h5E247B007A007A00;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \inst_FL~27 (
// Equation(s):
// \inst_FL~27_combout  = ( \inst_FL~3_combout  & ( (\imem~51_combout  & \inst_FL~14_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~51_combout ),
	.datac(!\inst_FL~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_FL~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~27 .extended_lut = "off";
defparam \inst_FL~27 .lut_mask = 64'h0000000003030303;
defparam \inst_FL~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N8
dffeas \inst_FL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[12] .is_wysiwyg = "true";
defparam \inst_FL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N9
cyclonev_lcell_comb \sxtimm_DL[4]_NEW744 (
// Equation(s):
// \sxtimm_DL[4]_OTERM745  = (!\regBusy_D~0_combout  & ((!\always3~2_combout  & (inst_FL[12])) # (\always3~2_combout  & ((sxtimm_DL[4])))))

	.dataa(!\regBusy_D~0_combout ),
	.datab(!\always3~2_combout ),
	.datac(!inst_FL[12]),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[4]_OTERM745 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[4]_NEW744 .extended_lut = "off";
defparam \sxtimm_DL[4]_NEW744 .lut_mask = 64'h082A082A082A082A;
defparam \sxtimm_DL[4]_NEW744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \sxtimm_DL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[4]_OTERM745 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[4] .is_wysiwyg = "true";
defparam \sxtimm_DL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N24
cyclonev_lcell_comb \regval1_DL[4]_NEW520_RTM0522 (
// Equation(s):
// \regval1_DL[4]_NEW520_RTM0522~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[4]_NEW520_RTM0522~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[4]_NEW520_RTM0522 .extended_lut = "off";
defparam \regval1_DL[4]_NEW520_RTM0522 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[4]_NEW520_RTM0522 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \regs_rtl_0_bypass[18]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \regs_rtl_0_bypass[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \regs_rtl_0_bypass[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \regs~5 (
// Equation(s):
// \regs~5_combout  = ( \regs_rtl_0|auto_generated|ram_block1a4  & ( ((regs_rtl_0_bypass[18] & !\regs~4_combout )) # (regs_rtl_0_bypass[17]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a4  & ( (regs_rtl_0_bypass[17] & ((!regs_rtl_0_bypass[18]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[18]),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5 .extended_lut = "off";
defparam \regs~5 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \regs~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N55
dffeas \regval1_DL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[4]_OTERM521 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[4] .is_wysiwyg = "true";
defparam \regval1_DL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \regval1_DL[4]_NEW520 (
// Equation(s):
// \regval1_DL[4]_OTERM521  = ( regval1_DL[4] & ( \regval2_DL~0_combout  & ( (!\regval1_DL[4]_NEW520_RTM0522~combout  & (!\isnop_D~0_combout  & ((\regs~5_combout ) # (\always3~2_combout )))) ) ) ) # ( !regval1_DL[4] & ( \regval2_DL~0_combout  & ( 
// (!\regval1_DL[4]_NEW520_RTM0522~combout  & (!\isnop_D~0_combout  & \regs~5_combout )) ) ) ) # ( regval1_DL[4] & ( !\regval2_DL~0_combout  & ( (!\regval1_DL[4]_NEW520_RTM0522~combout  & (\always3~2_combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval1_DL[4]_NEW520_RTM0522~combout ),
	.datab(!\always3~2_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regs~5_combout ),
	.datae(!regval1_DL[4]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[4]_OTERM521 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[4]_NEW520 .extended_lut = "off";
defparam \regval1_DL[4]_NEW520 .lut_mask = 64'h0000202000A020A0;
defparam \regval1_DL[4]_NEW520 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \regval1_DL[4]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[4]_OTERM521 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \regval1_DL[3]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[3]_OTERM518 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \regval1_DL[3]_NEW517_RTM0519 (
// Equation(s):
// \regval1_DL[3]_NEW517_RTM0519~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[3]_NEW517_RTM0519~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[3]_NEW517_RTM0519 .extended_lut = "off";
defparam \regval1_DL[3]_NEW517_RTM0519 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \regval1_DL[3]_NEW517_RTM0519 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \regs_rtl_0_bypass[16]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N8
dffeas \regs_rtl_0_bypass[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \regs_rtl_0_bypass[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \regs~6 (
// Equation(s):
// \regs~6_combout  = ( \regs_rtl_0|auto_generated|ram_block1a3  & ( ((regs_rtl_0_bypass[16] & !\regs~4_combout )) # (regs_rtl_0_bypass[15]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a3  & ( (regs_rtl_0_bypass[15] & ((!regs_rtl_0_bypass[16]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[16]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[15]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6 .extended_lut = "off";
defparam \regs~6 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \regval1_DL[3]_NEW517 (
// Equation(s):
// \regval1_DL[3]_OTERM518  = ( \regval2_DL~0_combout  & ( \regs~6_combout  & ( (!\regval1_DL[3]_NEW517_RTM0519~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~6_combout  & ( (\regval1_DL[3]~DUPLICATE_q  & 
// (!\regval1_DL[3]_NEW517_RTM0519~combout  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~6_combout  & ( (\regval1_DL[3]~DUPLICATE_q  & (!\regval1_DL[3]_NEW517_RTM0519~combout  & (!\isnop_D~0_combout  & 
// \always3~2_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\regs~6_combout  & ( (\regval1_DL[3]~DUPLICATE_q  & (!\regval1_DL[3]_NEW517_RTM0519~combout  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) )

	.dataa(!\regval1_DL[3]~DUPLICATE_q ),
	.datab(!\regval1_DL[3]_NEW517_RTM0519~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[3]_OTERM518 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[3]_NEW517 .extended_lut = "off";
defparam \regval1_DL[3]_NEW517 .lut_mask = 64'h004000400040C0C0;
defparam \regval1_DL[3]_NEW517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N4
dffeas \regval1_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[3]_OTERM518 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[3] .is_wysiwyg = "true";
defparam \regval1_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~66  = CARRY(( regval1_DL[2] ) + ( \sxtimm_DL[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[0]~DUPLICATE_q ),
	.datad(!regval1_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N3
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( sxtimm_DL[1] ) + ( regval1_DL[3] ) + ( \Add4~66  ))
// \Add4~2  = CARRY(( sxtimm_DL[1] ) + ( regval1_DL[3] ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[3]),
	.datad(!sxtimm_DL[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add4~2  ))
// \Add4~70  = CARRY(( \sxtimm_DL[2]~DUPLICATE_q  ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[4]~DUPLICATE_q ),
	.datad(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N9
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( sxtimm_DL[3] ) + ( regval1_DL[5] ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( sxtimm_DL[3] ) + ( regval1_DL[5] ) + ( \Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[5]),
	.datad(!sxtimm_DL[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( sxtimm_DL[4] ) + ( regval1_DL[6] ) + ( \Add4~74  ))
// \Add4~78  = CARRY(( sxtimm_DL[4] ) + ( regval1_DL[6] ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[6]),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N15
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( sxtimm_DL[5] ) + ( \regval1_DL[7]~DUPLICATE_q  ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( sxtimm_DL[5] ) + ( \regval1_DL[7]~DUPLICATE_q  ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(!sxtimm_DL[5]),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( sxtimm_DL[6] ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( sxtimm_DL[6] ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[8]~DUPLICATE_q ),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( \regval1_DL[9]~DUPLICATE_q  ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( \regval1_DL[9]~DUPLICATE_q  ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \regval1_DL[10]~DUPLICATE_q  ) + ( \sxtimm_DL[8]~DUPLICATE_q  ) + ( \Add4~90  ))
// \Add4~94  = CARRY(( \regval1_DL[10]~DUPLICATE_q  ) + ( \sxtimm_DL[8]~DUPLICATE_q  ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[8]~DUPLICATE_q ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N27
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( sxtimm_DL[9] ) + ( regval1_DL[11] ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( sxtimm_DL[9] ) + ( regval1_DL[11] ) + ( \Add4~94  ))

	.dataa(!sxtimm_DL[9]),
	.datab(gnd),
	.datac(!regval1_DL[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \sxtimm_DL[10]~DUPLICATE_q  ) + ( regval1_DL[12] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \sxtimm_DL[10]~DUPLICATE_q  ) + ( regval1_DL[12] ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[12]),
	.datad(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N33
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( regval1_DL[13] ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( \sxtimm_DL[11]~DUPLICATE_q  ) + ( regval1_DL[13] ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[13]),
	.datad(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( regval1_DL[14] ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add4~106  ))
// \Add4~110  = CARRY(( regval1_DL[14] ) + ( \sxtimm_DL[12]~DUPLICATE_q  ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[12]~DUPLICATE_q ),
	.datad(!regval1_DL[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( \regval1_DL[15]~DUPLICATE_q  ) + ( sxtimm_DL[13] ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( \regval1_DL[15]~DUPLICATE_q  ) + ( sxtimm_DL[13] ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[13]),
	.datad(!\regval1_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( regval1_DL[16] ) + ( \sxtimm_DL[14]~DUPLICATE_q  ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( regval1_DL[16] ) + ( \sxtimm_DL[14]~DUPLICATE_q  ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[14]~DUPLICATE_q ),
	.datad(!regval1_DL[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N45
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add4~118  ))
// \Add4~6  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[17]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[19]~DUPLICATE_q  ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[19]~DUPLICATE_q  ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[20] ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[20] ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[20]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N57
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[21] ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[21] ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[21]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[22] ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[22] ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[22]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \pcgood_B[22]~7 (
// Equation(s):
// \pcgood_B[22]~7_combout  = ( pcpred_DL[22] & ( \Add4~25_sumout  ) ) # ( !pcpred_DL[22] & ( \Add4~25_sumout  & ( \isjump_DL~q  ) ) ) # ( pcpred_DL[22] & ( !\Add4~25_sumout  & ( !\isjump_DL~q  ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[22]),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~7 .extended_lut = "off";
defparam \pcgood_B[22]~7 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \pcgood_B[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \pcgood_B[22]~44 (
// Equation(s):
// \pcgood_B[22]~44_combout  = ( \Selector46~25_combout  & ( \pcgood_B[22]~7_combout  & ( (!\isbranch_DL~q ) # (\Add3~25_sumout ) ) ) ) # ( !\Selector46~25_combout  & ( \pcgood_B[22]~7_combout  & ( (!\isbranch_DL~q ) # ((!\Selector46~23_combout ) # 
// (\Add3~25_sumout )) ) ) ) # ( \Selector46~25_combout  & ( !\pcgood_B[22]~7_combout  & ( (\isbranch_DL~q  & \Add3~25_sumout ) ) ) ) # ( !\Selector46~25_combout  & ( !\pcgood_B[22]~7_combout  & ( (\isbranch_DL~q  & (\Selector46~23_combout  & \Add3~25_sumout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~23_combout ),
	.datad(!\Add3~25_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\pcgood_B[22]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~44 .extended_lut = "off";
defparam \pcgood_B[22]~44 .lut_mask = 64'h00030033FCFFCCFF;
defparam \pcgood_B[22]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~40_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[22]~44_combout ))) # 
// (\isnop_DL~q  & (\PC~40_combout )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~40_combout ),
	.datad(!\pcgood_B[22]~44_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h0145014505050505;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \PC[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~78  ))
// \Add0~94  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(!PC[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~102  ))
// \Add0~82  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(!PC[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \PC[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \PC[27]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \PC[28]~DUPLICATE_q  ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \PC[28]~DUPLICATE_q  ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N21
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~106  = CARRY(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(!\PC[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~110  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \pcpred_FL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[31] .is_wysiwyg = "true";
defparam \pcpred_FL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \pcplus_DL~10 (
// Equation(s):
// \pcplus_DL~10_combout  = ( pcpred_FL[31] & ( (!\always3~2_combout ) # (pcpred_DL[31]) ) ) # ( !pcpred_FL[31] & ( (\always3~2_combout  & pcpred_DL[31]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[31]),
	.datae(gnd),
	.dataf(!pcpred_FL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~10 .extended_lut = "off";
defparam \pcplus_DL~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcplus_DL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \pcpred_DL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[31] .is_wysiwyg = "true";
defparam \pcpred_DL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N52
dffeas \pcplus_AL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[31] .is_wysiwyg = "true";
defparam \pcplus_AL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \regval2_DL[31]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[31]_OTERM461 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N3
cyclonev_lcell_comb \aluin2_A[31]~24 (
// Equation(s):
// \aluin2_A[31]~24_combout  = ( \regval2_DL[31]~DUPLICATE_q  & ( (!\aluimm_DL~q ) # (sxtimm_DL[15]) ) ) # ( !\regval2_DL[31]~DUPLICATE_q  & ( (sxtimm_DL[15] & \aluimm_DL~q ) ) )

	.dataa(!sxtimm_DL[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!\regval2_DL[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~24 .extended_lut = "off";
defparam \aluin2_A[31]~24 .lut_mask = 64'h00550055FF55FF55;
defparam \aluin2_A[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N21
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \alufunc_DL[2]~DUPLICATE_q  & ( !alufunc_DL[3] $ (((!\alufunc_DL[0]~DUPLICATE_q  & ((!regval1_DL[31]) # (!\aluin2_A[31]~24_combout ))) # (\alufunc_DL[0]~DUPLICATE_q  & (!regval1_DL[31] & !\aluin2_A[31]~24_combout )))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!regval1_DL[31]),
	.datad(!\aluin2_A[31]~24_combout ),
	.datae(gnd),
	.dataf(!\alufunc_DL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h00000000566A566A;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( regval1_DL[31] & ( sxtimm_DL[15] & ( (!\aluimm_DL~q  & !regval2_DL[31]) ) ) ) # ( !regval1_DL[31] & ( sxtimm_DL[15] & ( (regval2_DL[31]) # (\aluimm_DL~q ) ) ) ) # ( regval1_DL[31] & ( !sxtimm_DL[15] & ( (!regval2_DL[31]) # 
// (\aluimm_DL~q ) ) ) ) # ( !regval1_DL[31] & ( !sxtimm_DL[15] & ( (!\aluimm_DL~q  & regval2_DL[31]) ) ) )

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!regval2_DL[31]),
	.datad(gnd),
	.datae(!regval1_DL[31]),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0A0AF5F55F5FA0A0;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = ( \Selector28~0_combout  & ( \Equal0~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!alufunc_DL[3]) # (!\alufunc_DL[1]~DUPLICATE_q ))) ) ) ) # ( !\Selector28~0_combout  & ( \Equal0~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & 
// !\alufunc_DL[1]~DUPLICATE_q ) ) ) ) # ( \Selector28~0_combout  & ( !\Equal0~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (alufunc_DL[3]))) ) ) ) # ( !\Selector28~0_combout  & ( !\Equal0~0_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!alufunc_DL[3]),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\Selector28~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~4 .extended_lut = "off";
defparam \Selector15~4 .lut_mask = 64'h3300330333003330;
defparam \Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( regval1_DL[31] & ( !\alufunc_DL[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N12
cyclonev_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ( \Selector15~0_combout  & ( \Equal0~0_combout  & ( ((\Selector28~0_combout  & !alufunc_DL[3])) # (\Selector46~1_combout ) ) ) ) # ( !\Selector15~0_combout  & ( \Equal0~0_combout  & ( (\Selector28~0_combout  & !alufunc_DL[3]) ) ) 
// ) # ( \Selector15~0_combout  & ( !\Equal0~0_combout  & ( ((\Selector28~0_combout  & alufunc_DL[3])) # (\Selector46~1_combout ) ) ) ) # ( !\Selector15~0_combout  & ( !\Equal0~0_combout  & ( (\Selector28~0_combout  & alufunc_DL[3]) ) ) )

	.dataa(gnd),
	.datab(!\Selector28~0_combout ),
	.datac(!\Selector46~1_combout ),
	.datad(!alufunc_DL[3]),
	.datae(!\Selector15~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~5 .extended_lut = "off";
defparam \Selector15~5 .lut_mask = 64'h00330F3F33003F0F;
defparam \Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N24
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( \alufunc_DL[0]~DUPLICATE_q  & ( !\ShiftRight0~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h0000FFFF00000000;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N30
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \Selector46~1_combout  & ( \Selector46~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector46~1_combout ),
	.dataf(!\Selector46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h000000000000FFFF;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N27
cyclonev_lcell_comb \aluin2_A[3]~3 (
// Equation(s):
// \aluin2_A[3]~3_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[3] ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[3]),
	.datad(!\regval2_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~3 .extended_lut = "off";
defparam \aluin2_A[3]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N27
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_DL[7] & ( regval1_DL[4] & ( (!\aluin2_A[1]~1_combout  & (((!\aluin2_A[0]~0_combout ) # (regval1_DL[6])))) # (\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout )) # (\regval1_DL[5]~DUPLICATE_q ))) ) ) ) # ( 
// !regval1_DL[7] & ( regval1_DL[4] & ( (!\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout  & regval1_DL[6])))) # (\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout )) # (\regval1_DL[5]~DUPLICATE_q ))) ) ) ) # ( regval1_DL[7] & ( !regval1_DL[4] & ( 
// (!\aluin2_A[1]~1_combout  & (((!\aluin2_A[0]~0_combout ) # (regval1_DL[6])))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q  & (!\aluin2_A[0]~0_combout ))) ) ) ) # ( !regval1_DL[7] & ( !regval1_DL[4] & ( (!\aluin2_A[1]~1_combout  & 
// (((\aluin2_A[0]~0_combout  & regval1_DL[6])))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q  & (!\aluin2_A[0]~0_combout ))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!\regval1_DL[5]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[6]),
	.datae(!regval1_DL[7]),
	.dataf(!regval1_DL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N43
dffeas \regval1_DL[14]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[14]_OTERM386 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[12] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[14]~DUPLICATE_q  ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( regval1_DL[13] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[15] ) ) )

	.dataa(!regval1_DL[15]),
	.datab(!regval1_DL[13]),
	.datac(!regval1_DL[12]),
	.datad(!\regval1_DL[14]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N20
dffeas \regval1_DL[9]~_Duplicate_45DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[9]_OTERM401 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[9]~_Duplicate_45DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9]~_Duplicate_45DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[9]~_Duplicate_45DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \regval1_DL[10]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[10]_OTERM398 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[10]~_Duplicate_54 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[10]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[10]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \regval1_DL[11]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[11]_OTERM395 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N3
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \regval1_DL[8]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[9]~_Duplicate_45DUPLICATE_q ) ) ) ) # ( !\regval1_DL[8]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( 
// (\regval1_DL[9]~_Duplicate_45DUPLICATE_q  & !\aluin2_A[0]~0_combout ) ) ) ) # ( \regval1_DL[8]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & 
// (\regval1_DL[10]~_Duplicate_54 )) ) ) ) # ( !\regval1_DL[8]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[10]~_Duplicate_54 )) ) ) )

	.dataa(!\regval1_DL[9]~_Duplicate_45DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\regval1_DL[10]~_Duplicate_54 ),
	.datad(!\regval1_DL[11]~DUPLICATE_q ),
	.datae(!\regval1_DL[8]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h03CF03CF44447777;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~21_combout  & ( ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout ))) # (\aluin2_A[2]~2_combout ) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( \ShiftLeft0~21_combout  & ( (!\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~23_combout )))) # (\aluin2_A[3]~3_combout  & (((\ShiftLeft0~25_combout )) # (\aluin2_A[2]~2_combout ))) ) ) ) # ( 
// \ShiftLeft0~24_combout  & ( !\ShiftLeft0~21_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftLeft0~23_combout )) # (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~25_combout ))) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~21_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h048C26AE159D37BF;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N43
dffeas \regval1_DL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[19]_OTERM371 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[19] .is_wysiwyg = "true";
defparam \regval1_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N0
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[19] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[17]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[19] & ( 
// (!\aluin2_A[0]~0_combout ) # (\regval1_DL[18]~DUPLICATE_q ) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[19] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[17]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) ) ) ) # ( 
// !\aluin2_A[1]~1_combout  & ( !regval1_DL[19] & ( (\regval1_DL[18]~DUPLICATE_q  & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!\regval1_DL[18]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\regval1_DL[17]~DUPLICATE_q ),
	.datad(!regval1_DL[16]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N36
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( regval1_DL[29] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((\regval1_DL[30]~DUPLICATE_q ))) # (\aluin2_A[1]~1_combout  & (regval1_DL[28])) ) ) ) # ( !regval1_DL[29] & ( \aluin2_A[0]~0_combout  & ( 
// (!\aluin2_A[1]~1_combout  & ((\regval1_DL[30]~DUPLICATE_q ))) # (\aluin2_A[1]~1_combout  & (regval1_DL[28])) ) ) ) # ( regval1_DL[29] & ( !\aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout ) # (regval1_DL[31]) ) ) ) # ( !regval1_DL[29] & ( 
// !\aluin2_A[0]~0_combout  & ( (regval1_DL[31] & !\aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[28]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(!regval1_DL[29]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h4444777703CF03CF;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \regs_rtl_0_bypass[60]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N43
dffeas \regs_rtl_0_bypass[60] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \regs_rtl_0_bypass[59] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \regs~65 (
// Equation(s):
// \regs~65_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[59] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[60] & ((regs_rtl_0_bypass[59]))) # (regs_rtl_0_bypass[60] & (\regs_rtl_0|auto_generated|ram_block1a25 )) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[60]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!regs_rtl_0_bypass[59]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~65 .extended_lut = "off";
defparam \regs~65 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \regs~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \regval1_DL[25]_NEW340_RTM0342 (
// Equation(s):
// \regval1_DL[25]_NEW340_RTM0342~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[25]_NEW340_RTM0342~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[25]_NEW340_RTM0342 .extended_lut = "off";
defparam \regval1_DL[25]_NEW340_RTM0342 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \regval1_DL[25]_NEW340_RTM0342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \regval1_DL[25]_NEW340 (
// Equation(s):
// \regval1_DL[25]_OTERM341  = ( regval1_DL[25] & ( \always3~2_combout  & ( (!\isnop_D~0_combout  & !\regval1_DL[25]_NEW340_RTM0342~combout ) ) ) ) # ( !regval1_DL[25] & ( \always3~2_combout  & ( (\regs~65_combout  & (!\isnop_D~0_combout  & 
// (!\regval1_DL[25]_NEW340_RTM0342~combout  & \regval2_DL~0_combout ))) ) ) ) # ( regval1_DL[25] & ( !\always3~2_combout  & ( (\regs~65_combout  & (!\isnop_D~0_combout  & (!\regval1_DL[25]_NEW340_RTM0342~combout  & \regval2_DL~0_combout ))) ) ) ) # ( 
// !regval1_DL[25] & ( !\always3~2_combout  & ( (\regs~65_combout  & (!\isnop_D~0_combout  & (!\regval1_DL[25]_NEW340_RTM0342~combout  & \regval2_DL~0_combout ))) ) ) )

	.dataa(!\regs~65_combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regval1_DL[25]_NEW340_RTM0342~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[25]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[25]_OTERM341 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[25]_NEW340 .extended_lut = "off";
defparam \regval1_DL[25]_NEW340 .lut_mask = 64'h004000400040C0C0;
defparam \regval1_DL[25]_NEW340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \regval1_DL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[25]_OTERM341 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[25] .is_wysiwyg = "true";
defparam \regval1_DL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \regval1_DL[24]_NEW343_RTM0345 (
// Equation(s):
// \regval1_DL[24]_NEW343_RTM0345~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[24]_NEW343_RTM0345~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[24]_NEW343_RTM0345 .extended_lut = "off";
defparam \regval1_DL[24]_NEW343_RTM0345 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[24]_NEW343_RTM0345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[58]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \regs_rtl_0_bypass[58] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \regs_rtl_0_bypass[57] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \regs~64 (
// Equation(s):
// \regs~64_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[57] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[58] & ((regs_rtl_0_bypass[57]))) # (regs_rtl_0_bypass[58] & (\regs_rtl_0|auto_generated|ram_block1a24 )) ) )

	.dataa(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!regs_rtl_0_bypass[58]),
	.datac(!regs_rtl_0_bypass[57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~64 .extended_lut = "off";
defparam \regs~64 .lut_mask = 64'h1D1D1D1D0F0F0F0F;
defparam \regs~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \regval1_DL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[24]_OTERM344 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[24] .is_wysiwyg = "true";
defparam \regval1_DL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \regval1_DL[24]_NEW343 (
// Equation(s):
// \regval1_DL[24]_OTERM344  = ( regval1_DL[24] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[24]_NEW343_RTM0345~combout  & ((\always3~2_combout ) # (\regs~64_combout )))) ) ) ) # ( !regval1_DL[24] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[24]_NEW343_RTM0345~combout  & \regs~64_combout )) ) ) ) # ( regval1_DL[24] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[24]_NEW343_RTM0345~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[24]_NEW343_RTM0345~combout ),
	.datac(!\regs~64_combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval1_DL[24]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[24]_OTERM344 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[24]_NEW343 .extended_lut = "off";
defparam \regval1_DL[24]_NEW343 .lut_mask = 64'h0000008808080888;
defparam \regval1_DL[24]_NEW343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \regval1_DL[24]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[24]_OTERM344 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \regval1_DL[26]_NEW337_RTM0339 (
// Equation(s):
// \regval1_DL[26]_NEW337_RTM0339~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[26]_NEW337_RTM0339~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[26]_NEW337_RTM0339 .extended_lut = "off";
defparam \regval1_DL[26]_NEW337_RTM0339 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[26]_NEW337_RTM0339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \regs_rtl_0_bypass[62]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N20
dffeas \regs_rtl_0_bypass[62] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \regs_rtl_0_bypass[61] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( regs_rtl_0_bypass[61] & ( \regs_rtl_0|auto_generated|ram_block1a26  ) ) # ( !regs_rtl_0_bypass[61] & ( \regs_rtl_0|auto_generated|ram_block1a26  & ( (regs_rtl_0_bypass[62] & !\regs~4_combout ) ) ) ) # ( regs_rtl_0_bypass[61] & ( 
// !\regs_rtl_0|auto_generated|ram_block1a26  & ( (!regs_rtl_0_bypass[62]) # (\regs~4_combout ) ) ) )

	.dataa(!regs_rtl_0_bypass[62]),
	.datab(gnd),
	.datac(!\regs~4_combout ),
	.datad(gnd),
	.datae(!regs_rtl_0_bypass[61]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h0000AFAF5050FFFF;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \regval1_DL[26]_NEW337 (
// Equation(s):
// \regval1_DL[26]_OTERM338  = ( \always3~2_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[26]_NEW337_RTM0339~combout  & (((\regval2_DL~0_combout  & \regs~66_combout )) # (regval1_DL[26]))) ) ) ) # ( !\always3~2_combout  & ( !\isnop_D~0_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[26]_NEW337_RTM0339~combout  & \regs~66_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!regval1_DL[26]),
	.datac(!\regval1_DL[26]_NEW337_RTM0339~combout ),
	.datad(!\regs~66_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[26]_OTERM338 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[26]_NEW337 .extended_lut = "off";
defparam \regval1_DL[26]_NEW337 .lut_mask = 64'h0050307000000000;
defparam \regval1_DL[26]_NEW337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \regval1_DL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[26]_OTERM338 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[26] .is_wysiwyg = "true";
defparam \regval1_DL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N18
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( regval1_DL[27] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[26]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[24]~DUPLICATE_q )) ) ) ) # ( !regval1_DL[27] & ( \aluin2_A[0]~0_combout  & ( 
// (!\aluin2_A[1]~1_combout  & ((regval1_DL[26]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[24]~DUPLICATE_q )) ) ) ) # ( regval1_DL[27] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[25]) ) ) ) # ( !regval1_DL[27] & ( 
// !\aluin2_A[0]~0_combout  & ( (regval1_DL[25] & \aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[25]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[24]~DUPLICATE_q ),
	.datad(!regval1_DL[26]),
	.datae(!regval1_DL[27]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[21] & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[22]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[20])) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[21] & ( (\aluin2_A[1]~1_combout ) # 
// (regval1_DL[23]) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[21] & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[22]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[20])) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !regval1_DL[21] & ( (regval1_DL[23] & 
// !\aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[20]),
	.datab(!regval1_DL[23]),
	.datac(!regval1_DL[22]),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h33000F5533FF0F55;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~48_combout  & ( \ShiftLeft0~49_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftLeft0~47_combout ) # (\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # (\ShiftLeft0~22_combout 
// ))) ) ) ) # ( !\ShiftLeft0~48_combout  & ( \ShiftLeft0~49_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftLeft0~47_combout ) # (\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~22_combout  & (\aluin2_A[3]~3_combout ))) ) ) ) # ( 
// \ShiftLeft0~48_combout  & ( !\ShiftLeft0~49_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout  & \ShiftLeft0~47_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # (\ShiftLeft0~22_combout ))) ) ) ) # ( 
// !\ShiftLeft0~48_combout  & ( !\ShiftLeft0~49_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout  & \ShiftLeft0~47_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~22_combout  & (\aluin2_A[3]~3_combout ))) ) ) )

	.dataa(!\ShiftLeft0~22_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~47_combout ),
	.datae(!\ShiftLeft0~48_combout ),
	.dataf(!\ShiftLeft0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N6
cyclonev_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = ( \ShiftLeft0~46_combout  & ( \ShiftLeft0~50_combout  & ( (!\Selector15~5_combout  & !\Selector15~1_combout ) ) ) ) # ( !\ShiftLeft0~46_combout  & ( \ShiftLeft0~50_combout  & ( (!\Selector15~5_combout  & ((!\Selector15~1_combout ) 
// # (\aluin2_A[4]~4_combout ))) ) ) ) # ( \ShiftLeft0~46_combout  & ( !\ShiftLeft0~50_combout  & ( (!\Selector15~5_combout  & ((!\aluin2_A[4]~4_combout ) # (!\Selector15~1_combout ))) ) ) ) # ( !\ShiftLeft0~46_combout  & ( !\ShiftLeft0~50_combout  & ( 
// !\Selector15~5_combout  ) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\Selector15~5_combout ),
	.datac(gnd),
	.datad(!\Selector15~1_combout ),
	.datae(!\ShiftLeft0~46_combout ),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~6 .extended_lut = "off";
defparam \Selector15~6 .lut_mask = 64'hCCCCCC88CC44CC00;
defparam \Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \regval2_DL[25]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[25]_OTERM452 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \sxtimm_DL[11]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[11]_OTERM735 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[11]~_Duplicate_23 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[11]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[11]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N26
dffeas \regval2_DL[11]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[11]_OTERM431 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[11]~_Duplicate_39 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[11]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[11]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \regval1_DL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[9]_OTERM401 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9] .is_wysiwyg = "true";
defparam \regval1_DL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \sxtimm_DL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[7]_OTERM739 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[7] .is_wysiwyg = "true";
defparam \sxtimm_DL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N22
dffeas \regval2_DL[6]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[6]_OTERM428 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \regval2_DL[4]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[4]_OTERM485 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[4]~_Duplicate_43 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[4]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[4]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \regval1_DL[0]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & (regval2_DL[0])) # (\aluimm_DL~q  & ((sxtimm_DL[0]))) ) + ( !VCC ))
// \Add1~106  = CARRY(( \regval1_DL[0]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & (regval2_DL[0])) # (\aluimm_DL~q  & ((sxtimm_DL[0]))) ) + ( !VCC ))

	.dataa(!regval2_DL[0]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[0]),
	.datad(!\regval1_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval1_DL[1] ) + ( (!\aluimm_DL~q  & ((regval2_DL[1]))) # (\aluimm_DL~q  & (\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \Add1~106  ))
// \Add1~6  = CARRY(( regval1_DL[1] ) + ( (!\aluimm_DL~q  & ((regval2_DL[1]))) # (\aluimm_DL~q  & (\sxtimm_DL[1]~DUPLICATE_q )) ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[1]~DUPLICATE_q ),
	.datad(!regval1_DL[1]),
	.datae(gnd),
	.dataf(!regval2_DL[1]),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( regval1_DL[2] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[2]~_Duplicate_44 ))) # (\aluimm_DL~q  & (\sxtimm_DL[2]~DUPLICATE_q )) ) + ( \Add1~6  ))
// \Add1~118  = CARRY(( regval1_DL[2] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[2]~_Duplicate_44 ))) # (\aluimm_DL~q  & (\sxtimm_DL[2]~DUPLICATE_q )) ) + ( \Add1~6  ))

	.dataa(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[2]~_Duplicate_44 ),
	.datad(!regval1_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N39
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add1~118  ))
// \Add1~110  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[3]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[3]),
	.datad(!\regval2_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[3]),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( regval1_DL[4] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[4]~_Duplicate_43 ))) # (\aluimm_DL~q  & (sxtimm_DL[4])) ) + ( \Add1~110  ))
// \Add1~126  = CARRY(( regval1_DL[4] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[4]~_Duplicate_43 ))) # (\aluimm_DL~q  & (sxtimm_DL[4])) ) + ( \Add1~110  ))

	.dataa(!sxtimm_DL[4]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[4]~_Duplicate_43 ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N45
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \regval1_DL[5]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[5]))) # (\aluimm_DL~q  & (sxtimm_DL[5])) ) + ( \Add1~126  ))
// \Add1~114  = CARRY(( \regval1_DL[5]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[5]))) # (\aluimm_DL~q  & (sxtimm_DL[5])) ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[5]),
	.datad(!\regval1_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[5]),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval1_DL[6] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[6])) ) + ( \Add1~114  ))
// \Add1~10  = CARRY(( regval1_DL[6] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[6])) ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[6]),
	.datad(!regval1_DL[6]),
	.datae(gnd),
	.dataf(!\regval2_DL[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N51
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_DL[7] ) + ( (!\aluimm_DL~q  & (regval2_DL[7])) # (\aluimm_DL~q  & ((sxtimm_DL[7]))) ) + ( \Add1~10  ))
// \Add1~122  = CARRY(( regval1_DL[7] ) + ( (!\aluimm_DL~q  & (regval2_DL[7])) # (\aluimm_DL~q  & ((sxtimm_DL[7]))) ) + ( \Add1~10  ))

	.dataa(!regval2_DL[7]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[7]),
	.datad(!regval1_DL[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[8]~DUPLICATE_q )) ) + ( regval1_DL[8] ) + ( \Add1~122  ))
// \Add1~2  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[8]~DUPLICATE_q )) ) + ( regval1_DL[8] ) + ( \Add1~122  ))

	.dataa(!regval1_DL[8]),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[8]~DUPLICATE_q ),
	.datad(!\regval2_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N57
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[9])) ) + ( regval1_DL[9] ) + ( \Add1~2  ))
// \Add1~62  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[9])) ) + ( regval1_DL[9] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[9]),
	.datad(!\regval2_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[9]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \regval1_DL[10]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[10]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[10]~DUPLICATE_q )) ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \regval1_DL[10]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[10]~DUPLICATE_q ))) # (\aluimm_DL~q  & (\sxtimm_DL[10]~DUPLICATE_q )) ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \regval1_DL[11]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[11]~_Duplicate_39 ))) # (\aluimm_DL~q  & (\sxtimm_DL[11]~_Duplicate_23 )) ) + ( \Add1~66  ))
// \Add1~86  = CARRY(( \regval1_DL[11]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[11]~_Duplicate_39 ))) # (\aluimm_DL~q  & (\sxtimm_DL[11]~_Duplicate_23 )) ) + ( \Add1~66  ))

	.dataa(!\sxtimm_DL[11]~_Duplicate_23 ),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[11]~_Duplicate_39 ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[12]))) # (\aluimm_DL~q  & (sxtimm_DL[12])) ) + ( regval1_DL[12] ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[12]))) # (\aluimm_DL~q  & (sxtimm_DL[12])) ) + ( regval1_DL[12] ) + ( \Add1~86  ))

	.dataa(!regval1_DL[12]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[12]),
	.datad(!regval2_DL[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[13]))) # (\aluimm_DL~q  & (\sxtimm_DL[13]~DUPLICATE_q )) ) + ( regval1_DL[13] ) + ( \Add1~90  ))
// \Add1~70  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[13]))) # (\aluimm_DL~q  & (\sxtimm_DL[13]~DUPLICATE_q )) ) + ( regval1_DL[13] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datad(!regval2_DL[13]),
	.datae(gnd),
	.dataf(!regval1_DL[13]),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \regval1_DL[14]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & (regval2_DL[14])) # (\aluimm_DL~q  & ((sxtimm_DL[14]))) ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( \regval1_DL[14]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & (regval2_DL[14])) # (\aluimm_DL~q  & ((sxtimm_DL[14]))) ) + ( \Add1~70  ))

	.dataa(!regval2_DL[14]),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[14]),
	.datad(!\regval1_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( regval1_DL[15] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[15]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~74  ))
// \Add1~102  = CARRY(( regval1_DL[15] ) + ( (!\aluimm_DL~q  & ((\regval2_DL[15]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[15]),
	.datad(!regval1_DL[15]),
	.datae(gnd),
	.dataf(!\regval2_DL[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval1_DL[16] ) + ( (!\aluimm_DL~q  & ((regval2_DL[16]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~102  ))
// \Add1~14  = CARRY(( regval1_DL[16] ) + ( (!\aluimm_DL~q  & ((regval2_DL[16]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~102  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[16]),
	.datad(!regval1_DL[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[17]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[17] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[17]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[17] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[15]),
	.datad(!regval2_DL[17]),
	.datae(gnd),
	.dataf(!regval1_DL[17]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[18]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[18] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[18]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[18] ) + ( \Add1~18  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[18]),
	.datad(!regval2_DL[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \regval1_DL[19]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[19]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \regval1_DL[19]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[19]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval1_DL[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[19]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((regval2_DL[20]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((regval2_DL[20]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~26  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval2_DL[20]),
	.datad(!regval1_DL[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[21]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[21] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[21]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[21] ) + ( \Add1~30  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[21]),
	.datad(!regval2_DL[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval1_DL[22] ) + ( (!\aluimm_DL~q  & ((regval2_DL[22]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~34  ))
// \Add1~78  = CARRY(( regval1_DL[22] ) + ( (!\aluimm_DL~q  & ((regval2_DL[22]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~34  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval2_DL[22]),
	.datad(!regval1_DL[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[23]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[23] ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[23]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[23] ) + ( \Add1~78  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[23]),
	.datad(!regval2_DL[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \regval1_DL[24]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[24]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~82  ))
// \Add1~54  = CARRY(( \regval1_DL[24]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((regval2_DL[24]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~82  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval2_DL[24]),
	.datad(!\regval1_DL[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\aluimm_DL~q  & ((\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[25] ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( (!\aluimm_DL~q  & ((\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[25] ) + ( \Add1~54  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[25]),
	.datad(!\regval2_DL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[26]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[26] ) + ( \Add1~58  ))
// \Add1~94  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[26]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[26] ) + ( \Add1~58  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(gnd),
	.datad(!regval2_DL[26]),
	.datae(gnd),
	.dataf(!regval1_DL[26]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF00000011BB;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( regval1_DL[27] ) + ( (!\aluimm_DL~q  & ((regval2_DL[27]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( regval1_DL[27] ) + ( (!\aluimm_DL~q  & ((regval2_DL[27]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~94  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[27]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000EE4400000F0F;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[28]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[28] ) + ( \Add1~98  ))
// \Add1~38  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[28]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[28] ) + ( \Add1~98  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[28]),
	.datad(!regval2_DL[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\aluimm_DL~q  & ((regval2_DL[29]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[29] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( (!\aluimm_DL~q  & ((regval2_DL[29]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( regval1_DL[29] ) + ( \Add1~38  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[29]),
	.datad(!regval2_DL[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \regval1_DL[30]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \regval1_DL[30]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~42  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!\regval2_DL[30]~DUPLICATE_q ),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( regval1_DL[31] ) + ( (!\aluimm_DL~q  & ((regval2_DL[31]))) # (\aluimm_DL~q  & (sxtimm_DL[15])) ) + ( \Add1~46  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[15]),
	.datac(!regval1_DL[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[31]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000EE4400000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N32
dffeas \regval1_DL[22]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[22]_OTERM362 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N43
dffeas \regval1_DL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[10]_OTERM398 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[10] .is_wysiwyg = "true";
defparam \regval1_DL[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \regval2_DL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[3]_OTERM503 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[3] .is_wysiwyg = "true";
defparam \regval2_DL[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \regval1_DL[0]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[0]))) # (\aluimm_DL~q  & (!\sxtimm_DL[0]~DUPLICATE_q )) ) + ( \Add2~130_cout  ))
// \Add2~106  = CARRY(( \regval1_DL[0]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[0]))) # (\aluimm_DL~q  & (!\sxtimm_DL[0]~DUPLICATE_q )) ) + ( \Add2~130_cout  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!\sxtimm_DL[0]~DUPLICATE_q ),
	.datac(!regval2_DL[0]),
	.datad(!\regval1_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00001B1B000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \regval1_DL[1]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[1]))) # (\aluimm_DL~q  & (!sxtimm_DL[1])) ) + ( \Add2~106  ))
// \Add2~6  = CARRY(( \regval1_DL[1]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[1]))) # (\aluimm_DL~q  & (!sxtimm_DL[1])) ) + ( \Add2~106  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[1]),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[1]),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[2]))) # (\aluimm_DL~q  & (!\sxtimm_DL[2]~DUPLICATE_q )) ) + ( regval1_DL[2] ) + ( \Add2~6  ))
// \Add2~118  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[2]))) # (\aluimm_DL~q  & (!\sxtimm_DL[2]~DUPLICATE_q )) ) + ( regval1_DL[2] ) + ( \Add2~6  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!\sxtimm_DL[2]~DUPLICATE_q ),
	.datac(!regval1_DL[2]),
	.datad(!regval2_DL[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000F0F00000EE44;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[3]))) # (\aluimm_DL~q  & (!sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add2~118  ))
// \Add2~110  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[3]))) # (\aluimm_DL~q  & (!sxtimm_DL[3])) ) + ( regval1_DL[3] ) + ( \Add2~118  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[3]),
	.datad(!regval2_DL[3]),
	.datae(gnd),
	.dataf(!regval1_DL[3]),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[4])) ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add2~110  ))
// \Add2~126  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[4]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[4])) ) + ( \regval1_DL[4]~DUPLICATE_q  ) + ( \Add2~110  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[4]),
	.datad(!\regval2_DL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[5]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[5])) ) + ( regval1_DL[5] ) + ( \Add2~126  ))
// \Add2~114  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[5]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[5])) ) + ( regval1_DL[5] ) + ( \Add2~126  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[5]),
	.datad(!\regval2_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[5]),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[6])) ) + ( regval1_DL[6] ) + ( \Add2~114  ))
// \Add2~10  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[6]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[6])) ) + ( regval1_DL[6] ) + ( \Add2~114  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!regval1_DL[6]),
	.datac(!sxtimm_DL[6]),
	.datad(!\regval2_DL[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000CCCC0000FA50;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[7]))) # (\aluimm_DL~q  & (!\sxtimm_DL[7]~DUPLICATE_q )) ) + ( \Add2~10  ))
// \Add2~122  = CARRY(( \regval1_DL[7]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[7]))) # (\aluimm_DL~q  & (!\sxtimm_DL[7]~DUPLICATE_q )) ) + ( \Add2~10  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[7]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[8])) ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add2~122  ))
// \Add2~2  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[8]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[8])) ) + ( \regval1_DL[8]~DUPLICATE_q  ) + ( \Add2~122  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!\regval1_DL[8]~DUPLICATE_q ),
	.datac(!sxtimm_DL[8]),
	.datad(!\regval2_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000CCCC0000FA50;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[9])) ) + ( \regval1_DL[9]~DUPLICATE_q  ) + ( \Add2~2  ))
// \Add2~62  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[9]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[9])) ) + ( \regval1_DL[9]~DUPLICATE_q  ) + ( \Add2~2  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[9]),
	.datad(!\regval2_DL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[10]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[10]~DUPLICATE_q )) ) + ( regval1_DL[10] ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[10]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[10]~DUPLICATE_q )) ) + ( regval1_DL[10] ) + ( \Add2~62  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datad(!\regval2_DL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[10]),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[11]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[11]~DUPLICATE_q )) ) + ( regval1_DL[11] ) + ( \Add2~66  ))
// \Add2~86  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[11]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!\sxtimm_DL[11]~DUPLICATE_q )) ) + ( regval1_DL[11] ) + ( \Add2~66  ))

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datad(!\regval2_DL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_DL[11]),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( regval1_DL[12] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[12])) ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( regval1_DL[12] ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[12]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[12])) ) + ( \Add2~86  ))

	.dataa(!\aluimm_DL~q ),
	.datab(!sxtimm_DL[12]),
	.datac(!\regval2_DL[12]~DUPLICATE_q ),
	.datad(!regval1_DL[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h00001B1B000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[13]))) # (\aluimm_DL~q  & (!\sxtimm_DL[13]~DUPLICATE_q )) ) + ( regval1_DL[13] ) + ( \Add2~90  ))
// \Add2~70  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[13]))) # (\aluimm_DL~q  & (!\sxtimm_DL[13]~DUPLICATE_q )) ) + ( regval1_DL[13] ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datad(!regval2_DL[13]),
	.datae(gnd),
	.dataf(!regval1_DL[13]),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( \regval1_DL[14]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[14]))) # (\aluimm_DL~q  & (!sxtimm_DL[14])) ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( \regval1_DL[14]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[14]))) # (\aluimm_DL~q  & (!sxtimm_DL[14])) ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[14]),
	.datad(!\regval1_DL[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[14]),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[15]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[15] ) + ( \Add2~74  ))
// \Add2~102  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[15]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[15] ) + ( \Add2~74  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[15]),
	.datad(!\regval2_DL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( regval1_DL[16] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[16]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~102  ))
// \Add2~14  = CARRY(( regval1_DL[16] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[16]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~102  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[16]),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[17]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[17]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[17]~DUPLICATE_q  ) + ( \Add2~14  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval2_DL[17]),
	.datae(gnd),
	.dataf(!\regval1_DL[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[18]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[18]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[18]~DUPLICATE_q  ) + ( \Add2~18  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \regval1_DL[19]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[19]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \regval1_DL[19]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[19]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~22  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[19]),
	.datad(!\regval1_DL[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[20]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( regval1_DL[20] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[20]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~26  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[20]),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( regval1_DL[21] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[21]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( regval1_DL[21] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[21]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~30  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[21]),
	.datad(!regval1_DL[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \regval1_DL[22]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[22]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~34  ))
// \Add2~78  = CARRY(( \regval1_DL[22]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!regval2_DL[22]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~34  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[22]),
	.datad(!\regval1_DL[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[23]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[23]~DUPLICATE_q  ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[23]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[23]~DUPLICATE_q  ) + ( \Add2~78  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval1_DL[23]~DUPLICATE_q ),
	.datad(!regval2_DL[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[24]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[24]~DUPLICATE_q  ) + ( \Add2~82  ))
// \Add2~54  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[24]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \regval1_DL[24]~DUPLICATE_q  ) + ( \Add2~82  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_DL[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( (!\aluimm_DL~q  & ((!\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[25] ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( (!\aluimm_DL~q  & ((!\regval2_DL[25]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[25] ) + ( \Add2~54  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[25]),
	.datad(!\regval2_DL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[26]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[26] ) + ( \Add2~58  ))
// \Add2~94  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[26]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[26] ) + ( \Add2~58  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval1_DL[26]),
	.datad(!regval2_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[27]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[27] ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[27]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[27] ) + ( \Add2~94  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!regval2_DL[27]),
	.datae(gnd),
	.dataf(!regval1_DL[27]),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[28]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[28] ) + ( \Add2~98  ))
// \Add2~38  = CARRY(( (!\aluimm_DL~q  & ((!regval2_DL[28]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[28] ) + ( \Add2~98  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_DL[28]),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( regval1_DL[29] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[29]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( regval1_DL[29] ) + ( (!\aluimm_DL~q  & ((!regval2_DL[29]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~38  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[29]),
	.datad(!regval1_DL[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N51
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \regval1_DL[30]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \regval1_DL[30]~DUPLICATE_q  ) + ( (!\aluimm_DL~q  & ((!\regval2_DL[30]~DUPLICATE_q ))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( \Add2~42  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!\regval2_DL[30]~DUPLICATE_q ),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( (!\aluimm_DL~q  & ((!regval2_DL[31]))) # (\aluimm_DL~q  & (!sxtimm_DL[15])) ) + ( regval1_DL[31] ) + ( \Add2~46  ))

	.dataa(!sxtimm_DL[15]),
	.datab(!\aluimm_DL~q ),
	.datac(!regval2_DL[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_DL[31]),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( \Add2~49_sumout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[2]~DUPLICATE_q  & ((\Add1~49_sumout ) # (alufunc_DL[3])))) ) ) # ( !\Add2~49_sumout  & ( (!alufunc_DL[3] & (!\alufunc_DL[0]~DUPLICATE_q  & (\Add1~49_sumout  & 
// !\alufunc_DL[2]~DUPLICATE_q ))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!\Add1~49_sumout ),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'h080008004C004C00;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \Selector15~7 (
// Equation(s):
// \Selector15~7_combout  = ( \Selector15~6_combout  & ( \Selector15~3_combout  & ( (!\alufunc_DL[4]~DUPLICATE_q  & \Selector15~4_combout ) ) ) ) # ( !\Selector15~6_combout  & ( \Selector15~3_combout  & ( \Selector15~4_combout  ) ) ) # ( 
// \Selector15~6_combout  & ( !\Selector15~3_combout  & ( (\Selector15~2_combout  & (!\alufunc_DL[4]~DUPLICATE_q  & \Selector15~4_combout )) ) ) ) # ( !\Selector15~6_combout  & ( !\Selector15~3_combout  & ( \Selector15~4_combout  ) ) )

	.dataa(!\Selector15~2_combout ),
	.datab(!\alufunc_DL[4]~DUPLICATE_q ),
	.datac(!\Selector15~4_combout ),
	.datad(gnd),
	.datae(!\Selector15~6_combout ),
	.dataf(!\Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~7 .extended_lut = "off";
defparam \Selector15~7 .lut_mask = 64'h0F0F04040F0F0C0C;
defparam \Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N50
dffeas \aluout_AL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[31] .is_wysiwyg = "true";
defparam \aluout_AL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \wregval_ML~87 (
// Equation(s):
// \wregval_ML~87_combout  = ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[31]) ) ) # ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & ((pcplus_AL[31]) # (\selmemout_AL~q ))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\always13~0_combout ),
	.datac(!pcplus_AL[31]),
	.datad(!aluout_AL[31]),
	.datae(gnd),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~87 .extended_lut = "off";
defparam \wregval_ML~87 .lut_mask = 64'h4C4C4C4C00CC00CC;
defparam \wregval_ML~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \wregval_ML[31]_NEW_REG134 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[31]_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[31]_NEW_REG134 .is_wysiwyg = "true";
defparam \wregval_ML[31]_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \Selector46~1_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & \alufunc_DL[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0000000000F000F0;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N0
cyclonev_lcell_comb \ShiftRight0~62_RTM0303 (
// Equation(s):
// \ShiftRight0~62_RTM0303_combout  = ( \sxtimm_DL~11_combout  ) # ( !\sxtimm_DL~11_combout  & ( (((\sxtimm_DL~8_combout ) # (\sxtimm_DL~9_combout )) # (\sxtimm_DL~12_combout )) # (\sxtimm_DL~10_combout ) ) )

	.dataa(!\sxtimm_DL~10_combout ),
	.datab(!\sxtimm_DL~12_combout ),
	.datac(!\sxtimm_DL~9_combout ),
	.datad(!\sxtimm_DL~8_combout ),
	.datae(gnd),
	.dataf(!\sxtimm_DL~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_RTM0303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62_RTM0303 .extended_lut = "off";
defparam \ShiftRight0~62_RTM0303 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \ShiftRight0~62_RTM0303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N2
dffeas \ShiftRight0~62_NEW_REG300 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~62_RTM0303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~62_OTERM301 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~62_NEW_REG300 .is_wysiwyg = "true";
defparam \ShiftRight0~62_NEW_REG300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \ShiftRight0~61_RTM0594 (
// Equation(s):
// \ShiftRight0~61_RTM0594_combout  = ( \regval2_DL[8]_OTERM440  & ( \regval2_DL[5]_OTERM434  ) ) # ( !\regval2_DL[8]_OTERM440  & ( \regval2_DL[5]_OTERM434  ) ) # ( \regval2_DL[8]_OTERM440  & ( !\regval2_DL[5]_OTERM434  ) ) # ( !\regval2_DL[8]_OTERM440  & ( 
// !\regval2_DL[5]_OTERM434  & ( (((\regval2_DL[7]_OTERM437 ) # (\regval2_DL[9]_OTERM443 )) # (\regval2_DL[6]_OTERM428 )) # (\regval2_DL[11]_OTERM431 ) ) ) )

	.dataa(!\regval2_DL[11]_OTERM431 ),
	.datab(!\regval2_DL[6]_OTERM428 ),
	.datac(!\regval2_DL[9]_OTERM443 ),
	.datad(!\regval2_DL[7]_OTERM437 ),
	.datae(!\regval2_DL[8]_OTERM440 ),
	.dataf(!\regval2_DL[5]_OTERM434 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_RTM0594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61_RTM0594 .extended_lut = "off";
defparam \ShiftRight0~61_RTM0594 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~61_RTM0594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N7
dffeas \ShiftRight0~61_NEW_REG591 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~61_RTM0594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~61_OTERM592 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~61_NEW_REG591 .is_wysiwyg = "true";
defparam \ShiftRight0~61_NEW_REG591 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N33
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( \ShiftRight0~61_OTERM592  & ( \aluimm_DL~q  & ( (!\ShiftRight0~62_OTERM301  & (!\sxtimm_DL[10]~DUPLICATE_q  & !sxtimm_DL[9])) ) ) ) # ( !\ShiftRight0~61_OTERM592  & ( \aluimm_DL~q  & ( (!\ShiftRight0~62_OTERM301  & 
// (!\sxtimm_DL[10]~DUPLICATE_q  & !sxtimm_DL[9])) ) ) ) # ( !\ShiftRight0~61_OTERM592  & ( !\aluimm_DL~q  & ( !\regval2_DL[10]~DUPLICATE_q  ) ) )

	.dataa(!\ShiftRight0~62_OTERM301 ),
	.datab(!\sxtimm_DL[10]~DUPLICATE_q ),
	.datac(!sxtimm_DL[9]),
	.datad(!\regval2_DL[10]~DUPLICATE_q ),
	.datae(!\ShiftRight0~61_OTERM592 ),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'hFF00000080808080;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N21
cyclonev_lcell_comb \ShiftRight0~60_RTM0299 (
// Equation(s):
// \ShiftRight0~60_RTM0299_combout  = ( \sxtimm_DL~14_combout  ) # ( !\sxtimm_DL~14_combout  & ( (\sxtimm_DL~13_combout ) # (\sxtimm_DL~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL~15_combout ),
	.datad(!\sxtimm_DL~13_combout ),
	.datae(gnd),
	.dataf(!\sxtimm_DL~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_RTM0299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60_RTM0299 .extended_lut = "off";
defparam \ShiftRight0~60_RTM0299 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \ShiftRight0~60_RTM0299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N23
dffeas \ShiftRight0~60_NEW_REG296 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~60_RTM0299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~60_OTERM297 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~60_NEW_REG296 .is_wysiwyg = "true";
defparam \ShiftRight0~60_NEW_REG296 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N12
cyclonev_lcell_comb \ShiftRight0~59_RTM0590 (
// Equation(s):
// \ShiftRight0~59_RTM0590_combout  = ( \regval2_DL[20]_OTERM413  & ( \regval2_DL[19]_OTERM410  ) ) # ( !\regval2_DL[20]_OTERM413  & ( \regval2_DL[19]_OTERM410  ) ) # ( \regval2_DL[20]_OTERM413  & ( !\regval2_DL[19]_OTERM410  ) ) # ( 
// !\regval2_DL[20]_OTERM413  & ( !\regval2_DL[19]_OTERM410  & ( (((\regval2_DL[12]_OTERM416 ) # (\regval2_DL[18]_OTERM407 )) # (\regval2_DL[17]_OTERM404 )) # (\regval2_DL[13]_OTERM419 ) ) ) )

	.dataa(!\regval2_DL[13]_OTERM419 ),
	.datab(!\regval2_DL[17]_OTERM404 ),
	.datac(!\regval2_DL[18]_OTERM407 ),
	.datad(!\regval2_DL[12]_OTERM416 ),
	.datae(!\regval2_DL[20]_OTERM413 ),
	.dataf(!\regval2_DL[19]_OTERM410 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_RTM0590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59_RTM0590 .extended_lut = "off";
defparam \ShiftRight0~59_RTM0590 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~59_RTM0590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N14
dffeas \ShiftRight0~59_NEW_REG587 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~59_RTM0590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~59_OTERM588 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~59_NEW_REG587 .is_wysiwyg = "true";
defparam \ShiftRight0~59_NEW_REG587 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N48
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !\aluimm_DL~q  & ( sxtimm_DL[15] & ( (!\ShiftRight0~59_OTERM588  & (!regval2_DL[15] & !regval2_DL[14])) ) ) ) # ( \aluimm_DL~q  & ( !sxtimm_DL[15] & ( !\ShiftRight0~60_OTERM297  ) ) ) # ( !\aluimm_DL~q  & ( !sxtimm_DL[15] & ( 
// (!\ShiftRight0~59_OTERM588  & (!regval2_DL[15] & !regval2_DL[14])) ) ) )

	.dataa(!\ShiftRight0~60_OTERM297 ),
	.datab(!\ShiftRight0~59_OTERM588 ),
	.datac(!regval2_DL[15]),
	.datad(!regval2_DL[14]),
	.datae(!\aluimm_DL~q ),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'hC000AAAAC0000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N57
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftRight0~0_combout  & ( (\ShiftRight0~1_combout  & (\ShiftRight0~2_combout  & !\aluin2_A[4]~4_combout )) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0000000005000500;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[7]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[8] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  
// & ( \regval1_DL[9]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[10]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[7]~DUPLICATE_q ),
	.datab(!\regval1_DL[10]~DUPLICATE_q ),
	.datac(!\regval1_DL[9]~DUPLICATE_q ),
	.datad(!regval1_DL[8]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[3] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[4]~DUPLICATE_q  ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  
// & ( regval1_DL[5] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[6] ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!regval1_DL[5]),
	.datac(!\regval1_DL[4]~DUPLICATE_q ),
	.datad(!regval1_DL[3]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h555533330F0F00FF;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( \aluin2_A[0]~0_combout  & ( (\regval1_DL[1]~DUPLICATE_q  & !\aluin2_A[1]~1_combout ) ) ) # ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[0]~DUPLICATE_q ))) 
// ) )

	.dataa(!regval1_DL[2]),
	.datab(!\regval1_DL[1]~DUPLICATE_q ),
	.datac(!\regval1_DL[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h550F550F33003300;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftLeft0~6_combout  & ( (!\aluin2_A[3]~3_combout  & ((\aluin2_A[2]~2_combout ) # (\ShiftLeft0~19_combout ))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout ))) ) ) ) # ( 
// !\ShiftLeft0~7_combout  & ( \ShiftLeft0~6_combout  & ( (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~19_combout ) # (\aluin2_A[3]~3_combout ))) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftLeft0~6_combout  & ( (!\aluin2_A[3]~3_combout  & 
// ((\aluin2_A[2]~2_combout ) # (\ShiftLeft0~19_combout ))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( !\ShiftLeft0~6_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~19_combout  & !\aluin2_A[2]~2_combout )) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~19_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N15
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \Selector46~0_combout  & ( \ShiftLeft0~54_combout  & ( \Selector29~0_combout  ) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector46~0_combout ),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h0000000000005555;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N54
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( regval1_DL[31] & ( \regval1_DL[30]~DUPLICATE_q  ) ) # ( !regval1_DL[31] & ( \regval1_DL[30]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & !\aluin2_A[1]~1_combout ) ) ) ) # ( regval1_DL[31] & ( !\regval1_DL[30]~DUPLICATE_q  & ( 
// (\aluin2_A[1]~1_combout ) # (\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(gnd),
	.datae(!regval1_DL[31]),
	.dataf(!\regval1_DL[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h00005F5FA0A0FFFF;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N36
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( regval1_DL[28] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[27]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[29])) ) ) ) # ( !regval1_DL[28] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  
// & ((regval1_DL[27]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[29])) ) ) ) # ( regval1_DL[28] & ( !\aluin2_A[0]~0_combout  & ( (regval1_DL[26]) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[28] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout 
//  & regval1_DL[26]) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[29]),
	.datac(!regval1_DL[27]),
	.datad(!regval1_DL[26]),
	.datae(!regval1_DL[28]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N27
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \ShiftRight0~23_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftRight0~24_combout ) ) ) # ( !\ShiftRight0~23_combout  & ( (\aluin2_A[2]~2_combout  & \ShiftRight0~24_combout ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~24_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \Selector36~0_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( !\Selector36~0_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( 
// \Selector36~0_combout  & ( !\ShiftRight0~8_combout  & ( (\Selector43~0_combout  & (\aluin2_A[4]~4_combout  & ((!\aluin2_A[3]~3_combout ) # (regval1_DL[31])))) ) ) ) # ( !\Selector36~0_combout  & ( !\ShiftRight0~8_combout  & ( (regval1_DL[31] & 
// (\Selector43~0_combout  & (\aluin2_A[4]~4_combout  & \aluin2_A[3]~3_combout ))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\Selector43~0_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\aluin2_A[3]~3_combout ),
	.datae(!\Selector36~0_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h0001030111111111;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N18
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[21] & ( (regval1_DL[20]) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[21] & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[18]~DUPLICATE_q ))) # 
// (\aluin2_A[0]~0_combout  & (regval1_DL[19])) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[21] & ( (!\aluin2_A[0]~0_combout  & regval1_DL[20]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[21] & ( (!\aluin2_A[0]~0_combout  & 
// ((\regval1_DL[18]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[19])) ) ) )

	.dataa(!regval1_DL[19]),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!regval1_DL[20]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N30
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( regval1_DL[25] & ( \regval1_DL[24]~DUPLICATE_q  & ( ((!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[23]~DUPLICATE_q )))) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[25] & ( 
// \regval1_DL[24]~DUPLICATE_q  & ( (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[23]~DUPLICATE_q ))))) # (\aluin2_A[1]~1_combout  & (!\aluin2_A[0]~0_combout )) ) ) ) # ( regval1_DL[25] 
// & ( !\regval1_DL[24]~DUPLICATE_q  & ( (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[23]~DUPLICATE_q ))))) # (\aluin2_A[1]~1_combout  & (\aluin2_A[0]~0_combout )) ) ) ) # ( 
// !regval1_DL[25] & ( !\regval1_DL[24]~DUPLICATE_q  & ( (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (regval1_DL[22])) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[23]~DUPLICATE_q ))))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!regval1_DL[22]),
	.datad(!\regval1_DL[23]~DUPLICATE_q ),
	.datae(!regval1_DL[25]),
	.dataf(!\regval1_DL[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N48
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[14]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[17]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[14]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[15]) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\regval1_DL[14]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) # (\aluin2_A[0]~0_combout  & 
// (\regval1_DL[17]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\regval1_DL[14]~DUPLICATE_q  & ( (regval1_DL[15] & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[15]),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\regval1_DL[17]~DUPLICATE_q ),
	.datad(!regval1_DL[16]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\regval1_DL[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N18
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[12]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[10]~DUPLICATE_q )) # 
// (\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (regval1_DL[12] & !\aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & 
// (\regval1_DL[10]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[12]),
	.datab(!\regval1_DL[10]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[11]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N0
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \aluin2_A[3]~3_combout  & ( \ShiftRight0~27_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftRight0~29_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~22_combout ))) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( 
// \ShiftRight0~27_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftRight0~28_combout ) ) ) ) # ( \aluin2_A[3]~3_combout  & ( !\ShiftRight0~27_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftRight0~29_combout )) # (\aluin2_A[2]~2_combout  & 
// ((\ShiftRight0~22_combout ))) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( !\ShiftRight0~27_combout  & ( (\ShiftRight0~28_combout  & \aluin2_A[2]~2_combout ) ) ) )

	.dataa(!\ShiftRight0~29_combout ),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N45
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \ShiftRight0~39_combout  & ( (\Selector43~0_combout  & \Selector46~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector43~0_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h00000000000F000F;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N59
dffeas \regval2_DL[10]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[10]_OTERM446 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[10]~_Duplicate_38 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[10]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[10]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N52
dffeas \sxtimm_DL[10]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[10]_OTERM743 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[10]~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[10]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[10]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \aluimm_DL~_Duplicate_7 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_8 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_7 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N51
cyclonev_lcell_comb \aluin2_A[10]~6 (
// Equation(s):
// \aluin2_A[10]~6_combout  = ( \aluimm_DL~_Duplicate_8  & ( \sxtimm_DL[10]~_Duplicate_22  ) ) # ( !\aluimm_DL~_Duplicate_8  & ( \regval2_DL[10]~_Duplicate_38  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[10]~_Duplicate_38 ),
	.datad(!\sxtimm_DL[10]~_Duplicate_22 ),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~6 .extended_lut = "off";
defparam \aluin2_A[10]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N9
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \aluin2_A[10]~6_combout  & ( \regval1_DL[10]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!alufunc_DL[3] & ((!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[3] & (!alufunc_DL[0] & \alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[10]~6_combout  & ( \regval1_DL[10]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!alufunc_DL[0] & (!alufunc_DL[3] $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[0] & (!alufunc_DL[3] & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( 
// \aluin2_A[10]~6_combout  & ( !\regval1_DL[10]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!alufunc_DL[0] & (!alufunc_DL[3] $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[0] & (!alufunc_DL[3] & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[10]~6_combout  & ( !\regval1_DL[10]~DUPLICATE_q  & ( (alufunc_DL[3] & (\Selector39~0_combout  & ((!alufunc_DL[0]) # (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector39~0_combout ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[10]~6_combout ),
	.dataf(!\regval1_DL[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'h0302060806080C02;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( \Selector44~0_combout  & ( \Add2~65_sumout  & ( (!\Selector36~4_combout  & (!\Add1~65_sumout  & !alufunc_DL[3])) ) ) ) # ( !\Selector44~0_combout  & ( \Add2~65_sumout  & ( !\Selector36~4_combout  ) ) ) # ( \Selector44~0_combout  
// & ( !\Add2~65_sumout  & ( (!\Selector36~4_combout  & ((!\Add1~65_sumout ) # (alufunc_DL[3]))) ) ) ) # ( !\Selector44~0_combout  & ( !\Add2~65_sumout  & ( !\Selector36~4_combout  ) ) )

	.dataa(!\Selector36~4_combout ),
	.datab(!\Add1~65_sumout ),
	.datac(gnd),
	.datad(!alufunc_DL[3]),
	.datae(!\Selector44~0_combout ),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'hAAAA88AAAAAA8800;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \Selector36~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector36~2_combout ) # (\Selector36~1_combout )) # (\Selector36~3_combout ))) ) ) # ( !\Selector36~5_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector36~3_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector36~2_combout ),
	.datae(gnd),
	.dataf(!\Selector36~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'h5555555515551555;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N17
dffeas \aluout_AL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector36~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[10] .is_wysiwyg = "true";
defparam \aluout_AL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \regval1_DL[30]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (regval1_DL[28]) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !\regval1_DL[30]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & regval1_DL[28]) ) ) 
// ) # ( \regval1_DL[30]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[27])) # (\aluin2_A[1]~1_combout  & ((regval1_DL[29]))) ) ) ) # ( !\regval1_DL[30]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( 
// (!\aluin2_A[1]~1_combout  & (regval1_DL[27])) # (\aluin2_A[1]~1_combout  & ((regval1_DL[29]))) ) ) )

	.dataa(!regval1_DL[27]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[29]),
	.datad(!regval1_DL[28]),
	.datae(!\regval1_DL[30]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[18]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[17]~DUPLICATE_q  ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( regval1_DL[16] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[15] ) ) )

	.dataa(!\regval1_DL[17]~DUPLICATE_q ),
	.datab(!regval1_DL[15]),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!regval1_DL[16]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h333300FF55550F0F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[20] & ( (!\aluin2_A[1]~1_combout ) # (\regval1_DL[22]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[20] & ( (!\aluin2_A[1]~1_combout  & ((\regval1_DL[19]~DUPLICATE_q ))) 
// # (\aluin2_A[1]~1_combout  & (regval1_DL[21])) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[20] & ( (\aluin2_A[1]~1_combout  & \regval1_DL[22]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !regval1_DL[20] & ( (!\aluin2_A[1]~1_combout  & 
// ((\regval1_DL[19]~DUPLICATE_q ))) # (\aluin2_A[1]~1_combout  & (regval1_DL[21])) ) ) )

	.dataa(!regval1_DL[21]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[22]~DUPLICATE_q ),
	.datad(!\regval1_DL[19]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N3
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[14]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[13] ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( regval1_DL[12] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[11]~DUPLICATE_q ),
	.datab(!regval1_DL[12]),
	.datac(!\regval1_DL[14]~DUPLICATE_q ),
	.datad(!regval1_DL[13]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h5555333300FF0F0F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[25] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[24]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[26]))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[25] & ( 
// (\aluin2_A[1]~1_combout ) # (regval1_DL[23]) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[25] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[24]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[26]))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( 
// !regval1_DL[25] & ( (regval1_DL[23] & !\aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[23]),
	.datab(!\regval1_DL[24]~DUPLICATE_q ),
	.datac(!regval1_DL[26]),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h5500330F55FF330F;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~42_combout  & ( \ShiftRight0~34_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftRight0~33_combout )))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )) # 
// (\ShiftRight0~43_combout ))) ) ) ) # ( !\ShiftRight0~42_combout  & ( \ShiftRight0~34_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftRight0~33_combout )))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )) # 
// (\ShiftRight0~43_combout ))) ) ) ) # ( \ShiftRight0~42_combout  & ( !\ShiftRight0~34_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftRight0~33_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftRight0~43_combout  & 
// (!\aluin2_A[3]~3_combout ))) ) ) ) # ( !\ShiftRight0~42_combout  & ( !\ShiftRight0~34_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftRight0~33_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftRight0~43_combout  & 
// (!\aluin2_A[3]~3_combout ))) ) ) )

	.dataa(!\ShiftRight0~43_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftRight0~33_combout ),
	.datae(!\ShiftRight0~42_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( !\aluin2_A[4]~4_combout  & ( ((\Selector43~0_combout  & ((!\ShiftRight0~8_combout  & ((\ShiftRight0~44_combout ))) # (\ShiftRight0~8_combout  & (regval1_DL[31]))))) ) ) # ( \aluin2_A[4]~4_combout  & ( (\Selector43~0_combout  & 
// ((!\ShiftLeft0~4_combout  & ((!\ShiftRight0~8_combout  & ((\ShiftRight0~35_combout ))) # (\ShiftRight0~8_combout  & (regval1_DL[31])))) # (\ShiftLeft0~4_combout  & (regval1_DL[31])))) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\aluin2_A[4]~4_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(!\ShiftRight0~44_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "on";
defparam \Selector35~4 .lut_mask = 64'h000F001D00550055;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N57
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~24_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftLeft0~25_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & \ShiftLeft0~21_combout )))) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout  & (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & \ShiftLeft0~21_combout )))) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h02520252A2F2A2F2;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N57
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \ShiftLeft0~58_combout  & ( (\Selector46~0_combout  & \Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h00000000000F000F;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N27
cyclonev_lcell_comb \aluin2_A[11]~29 (
// Equation(s):
// \aluin2_A[11]~29_combout  = ( \aluimm_DL~q  & ( \sxtimm_DL[11]~_Duplicate_23  ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[11]~_Duplicate_39  ) )

	.dataa(!\sxtimm_DL[11]~_Duplicate_23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval2_DL[11]~_Duplicate_39 ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~29 .extended_lut = "off";
defparam \aluin2_A[11]~29 .lut_mask = 64'h00FF00FF55555555;
defparam \aluin2_A[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \regval1_DL[11]~DUPLICATE_q  & ( \aluin2_A[11]~29_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q )) # (\alufunc_DL[3]~DUPLICATE_q  & (\alufunc_DL[1]~DUPLICATE_q  & 
// !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_DL[11]~DUPLICATE_q  & ( \aluin2_A[11]~29_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # 
// (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( \regval1_DL[11]~DUPLICATE_q  & ( !\aluin2_A[11]~29_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_DL[11]~DUPLICATE_q  & ( !\aluin2_A[11]~29_combout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (!\alufunc_DL[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\Selector39~0_combout ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!\regval1_DL[11]~DUPLICATE_q ),
	.dataf(!\aluin2_A[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0504060806080908;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Add2~85_sumout  & ( (!\Selector35~1_combout  & ((!\Selector44~0_combout ) # ((!\Add1~85_sumout  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) # ( !\Add2~85_sumout  & ( (!\Selector35~1_combout  & ((!\Add1~85_sumout ) # 
// ((!\Selector44~0_combout ) # (\alufunc_DL[3]~DUPLICATE_q )))) ) )

	.dataa(!\Add1~85_sumout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector35~1_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'hE0F0E0F0E0C0E0C0;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( \Selector35~0_combout  & ( \Selector35~2_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector35~0_combout  & ( \Selector35~2_combout  & ( (\Selector35~4_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( 
// \Selector35~0_combout  & ( !\Selector35~2_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector35~0_combout  & ( !\Selector35~2_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\Selector35~4_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h0F0F0F0F03030F0F;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \aluout_AL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector35~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[11] .is_wysiwyg = "true";
defparam \aluout_AL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N58
dffeas \aluout_AL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector34~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[12] .is_wysiwyg = "true";
defparam \aluout_AL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \regval2_DL[14]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[14]_OTERM422 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[14]~_Duplicate_41 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[14]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[14]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N45
cyclonev_lcell_comb \aluin2_A[14]~12 (
// Equation(s):
// \aluin2_A[14]~12_combout  = ( sxtimm_DL[14] & ( (\aluimm_DL~_Duplicate_8 ) # (\regval2_DL[14]~_Duplicate_41 ) ) ) # ( !sxtimm_DL[14] & ( (\regval2_DL[14]~_Duplicate_41  & !\aluimm_DL~_Duplicate_8 ) ) )

	.dataa(gnd),
	.datab(!\regval2_DL[14]~_Duplicate_41 ),
	.datac(!\aluimm_DL~_Duplicate_8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sxtimm_DL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~12 .extended_lut = "off";
defparam \aluin2_A[14]~12 .lut_mask = 64'h303030303F3F3F3F;
defparam \aluin2_A[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N36
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( alufunc_DL[3] & ( \Selector39~0_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & ((!\regval1_DL[14]~DUPLICATE_q  & ((!\alufunc_DL[0]~DUPLICATE_q ) # (!\aluin2_A[14]~12_combout ))) # (\regval1_DL[14]~DUPLICATE_q  & 
// (!\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[14]~12_combout )))) # (\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & (!\regval1_DL[14]~DUPLICATE_q  $ (\aluin2_A[14]~12_combout )))) ) ) ) # ( !alufunc_DL[3] & ( \Selector39~0_combout  & ( 
// (!\regval1_DL[14]~DUPLICATE_q  & (\aluin2_A[14]~12_combout  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q )))) # (\regval1_DL[14]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[14]~12_combout 
// ))))) ) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!\regval1_DL[14]~DUPLICATE_q ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[14]~12_combout ),
	.datae(!alufunc_DL[3]),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h00000000126AE890;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N54
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~28_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~29_combout )))) # (\aluin2_A[3]~3_combout ) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~28_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~29_combout ))))) # (\aluin2_A[3]~3_combout  & 
// (((!\aluin2_A[2]~2_combout )))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~28_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~29_combout ))))) # 
// (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~28_combout )) # (\aluin2_A[2]~2_combout  & 
// ((\ShiftRight0~29_combout ))))) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[12] ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( regval1_DL[13] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[14] ) ) )

	.dataa(!\regval1_DL[11]~DUPLICATE_q ),
	.datab(!regval1_DL[12]),
	.datac(!regval1_DL[14]),
	.datad(!regval1_DL[13]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~7_combout  & ( ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout ))) # (\aluin2_A[3]~3_combout ) ) ) ) # ( 
// !\ShiftLeft0~6_combout  & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftLeft0~18_combout )) # (\aluin2_A[3]~3_combout ))) # (\aluin2_A[2]~2_combout  & (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~19_combout ))) ) ) ) # ( 
// \ShiftLeft0~6_combout  & ( !\ShiftLeft0~7_combout  & ( (!\aluin2_A[2]~2_combout  & (!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~18_combout )))) # (\aluin2_A[2]~2_combout  & (((\ShiftLeft0~19_combout )) # (\aluin2_A[3]~3_combout ))) ) ) ) # ( 
// !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~7_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout )))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftLeft0~19_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \aluin2_A[0]~0_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[4]~4_combout ) ) ) # ( !\aluin2_A[0]~0_combout  & ( (!\ShiftLeft0~4_combout  & ((!\aluin2_A[1]~1_combout ) # ((!\alufunc_DL[0]~DUPLICATE_q  & 
// !\aluin2_A[4]~4_combout )))) # (\ShiftLeft0~4_combout  & (((!\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[4]~4_combout )))) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'hF888F888F000F000;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N20
dffeas \sxtimm_DL[4]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[4]_OTERM745 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[4]~_Duplicate_26 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[4]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[4]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N56
dffeas \aluimm_DL~_Duplicate_19 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_20 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_19 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N39
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( !\alufunc_DL[0]~DUPLICATE_q  & ( ((!\aluimm_DL~_Duplicate_20  & ((!regval2_DL[4]))) # (\aluimm_DL~_Duplicate_20  & (!\sxtimm_DL[4]~_Duplicate_26 ))) # (\regval1_DL[30]~DUPLICATE_q ) ) )

	.dataa(!\sxtimm_DL[4]~_Duplicate_26 ),
	.datab(!regval2_DL[4]),
	.datac(!\regval1_DL[30]~DUPLICATE_q ),
	.datad(!\aluimm_DL~_Duplicate_20 ),
	.datae(gnd),
	.dataf(!\alufunc_DL[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'hCFAFCFAF00000000;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \ShiftRight0~0_combout  & ( \Selector32~1_combout  & ( (!\Selector15~0_combout  & ((!\Selector32~0_combout ) # ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~2_combout )))) ) ) ) # ( !\ShiftRight0~0_combout  & ( 
// \Selector32~1_combout  & ( !\Selector15~0_combout  ) ) ) # ( \ShiftRight0~0_combout  & ( !\Selector32~1_combout  & ( (!\Selector15~0_combout ) # ((\Selector32~0_combout  & (\ShiftRight0~1_combout  & \ShiftRight0~2_combout ))) ) ) ) # ( 
// !\ShiftRight0~0_combout  & ( !\Selector32~1_combout  & ( !\Selector15~0_combout  ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\ShiftRight0~1_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\Selector15~0_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\Selector32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'hFF00FF01FF00FE00;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \ShiftLeft0~41_combout  & ( \Selector32~2_combout  & ( (\Selector46~0_combout  & \Selector29~0_combout ) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\Selector32~2_combout  & ( (!\Selector46~0_combout  & (((\Selector46~2_combout )))) 
// # (\Selector46~0_combout  & (((\ShiftRight0~41_combout  & \Selector46~2_combout )) # (\Selector29~0_combout ))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( !\Selector32~2_combout  & ( (\Selector46~2_combout  & ((!\Selector46~0_combout ) # 
// (\ShiftRight0~41_combout ))) ) ) )

	.dataa(!\Selector46~0_combout ),
	.datab(!\Selector29~0_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!\Selector46~2_combout ),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h00AF11BF00001111;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Add1~73_sumout  & ( (!alufunc_DL[3] & \Selector44~0_combout ) ) )

	.dataa(!alufunc_DL[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector44~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'h0000000000AA00AA;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N57
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( \Selector32~5_combout  & ( \Add2~73_sumout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector32~5_combout  & ( \Add2~73_sumout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector32~3_combout ) # (\Selector37~6_combout )) # 
// (\Selector32~4_combout ))) ) ) ) # ( \Selector32~5_combout  & ( !\Add2~73_sumout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector32~5_combout  & ( !\Add2~73_sumout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((\Selector32~3_combout ) # (\Selector32~4_combout 
// ))) ) ) )

	.dataa(!\Selector32~4_combout ),
	.datab(!\Selector37~6_combout ),
	.datac(!\Selector32~3_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector32~5_combout ),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'h005F00FF007F00FF;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N59
dffeas \aluout_AL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[14] .is_wysiwyg = "true";
defparam \aluout_AL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector43~1_combout  & ( \ShiftLeft0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N6
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftRight0~29_combout ) # (\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # 
// (\ShiftRight0~24_combout ))) ) ) ) # ( !\ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout  & \ShiftRight0~29_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # 
// (\ShiftRight0~24_combout ))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftRight0~29_combout ) # (\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftRight0~24_combout  & 
// (\aluin2_A[3]~3_combout ))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout  & \ShiftRight0~29_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftRight0~24_combout  & 
// (\aluin2_A[3]~3_combout ))) ) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[3] & ( (!\aluin2_A[1]~1_combout ) # (\regval1_DL[5]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[3] & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # 
// (\aluin2_A[1]~1_combout  & ((\regval1_DL[4]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[3] & ( (\regval1_DL[5]~DUPLICATE_q  & \aluin2_A[1]~1_combout ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !regval1_DL[3] & ( (!\aluin2_A[1]~1_combout 
//  & (regval1_DL[2])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_DL[5]~DUPLICATE_q ),
	.datab(!regval1_DL[2]),
	.datac(!\regval1_DL[4]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h330F0055330FFF55;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N24
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( regval1_DL[9] & ( \aluin2_A[0]~0_combout  & ( (regval1_DL[7]) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[9] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & regval1_DL[7]) ) ) ) # ( regval1_DL[9] & ( 
// !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[6]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[8])) ) ) ) # ( !regval1_DL[9] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[6]))) # (\aluin2_A[1]~1_combout  & 
// (regval1_DL[8])) ) ) )

	.dataa(!regval1_DL[8]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[6]),
	.datad(!regval1_DL[7]),
	.datae(!regval1_DL[9]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N54
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~54_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~27_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~28_combout )))) ) ) ) # ( 
// !\ShiftRight0~54_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~3_combout  & (\aluin2_A[2]~2_combout )) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~27_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~28_combout 
// ))))) ) ) ) # ( \ShiftRight0~54_combout  & ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout )) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~27_combout )) # (\aluin2_A[2]~2_combout  & 
// ((\ShiftRight0~28_combout ))))) ) ) ) # ( !\ShiftRight0~54_combout  & ( !\ShiftRight0~26_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~27_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~28_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~54_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \ShiftRight0~32_combout  & ( \ShiftRight0~55_combout  & ( (\Selector43~0_combout  & ((!\ShiftRight0~8_combout ) # (regval1_DL[31]))) ) ) ) # ( !\ShiftRight0~32_combout  & ( \ShiftRight0~55_combout  & ( (\Selector43~0_combout  & 
// ((!\ShiftRight0~8_combout  & (!\aluin2_A[4]~4_combout )) # (\ShiftRight0~8_combout  & ((regval1_DL[31]))))) ) ) ) # ( \ShiftRight0~32_combout  & ( !\ShiftRight0~55_combout  & ( (\Selector43~0_combout  & ((!\ShiftRight0~8_combout  & (\aluin2_A[4]~4_combout 
// )) # (\ShiftRight0~8_combout  & ((regval1_DL[31]))))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\ShiftRight0~55_combout  & ( (\Selector43~0_combout  & (\ShiftRight0~8_combout  & regval1_DL[31])) ) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\Selector43~0_combout ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!regval1_DL[31]),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftRight0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h0003101320233033;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \alufunc_DL[0]~DUPLICATE_q  & ( \aluin2_A[2]~2_combout  & ( (!alufunc_DL[1] & (\Selector39~0_combout  & !\alufunc_DL[3]~DUPLICATE_q )) ) ) ) # ( !\alufunc_DL[0]~DUPLICATE_q  & ( \aluin2_A[2]~2_combout  & ( (\Selector39~0_combout 
//  & (!regval1_DL[2] $ (!alufunc_DL[1] $ (\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( \alufunc_DL[0]~DUPLICATE_q  & ( !\aluin2_A[2]~2_combout  & ( (!alufunc_DL[1] & (\Selector39~0_combout  & (!regval1_DL[2] $ (!\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\alufunc_DL[0]~DUPLICATE_q  & ( !\aluin2_A[2]~2_combout  & ( (\Selector39~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[2]) # (!alufunc_DL[1]))))) ) ) )

	.dataa(!regval1_DL[2]),
	.datab(!alufunc_DL[1]),
	.datac(!\Selector39~0_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h010E040806090C00;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Add2~117_sumout  & ( \Add1~117_sumout  & ( (!\Selector44~0_combout  & !\Selector44~2_combout ) ) ) ) # ( !\Add2~117_sumout  & ( \Add1~117_sumout  & ( (!\Selector44~2_combout  & ((!\Selector44~0_combout ) # 
// (\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( \Add2~117_sumout  & ( !\Add1~117_sumout  & ( (!\Selector44~2_combout  & ((!\Selector44~0_combout ) # (!\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\Add2~117_sumout  & ( !\Add1~117_sumout  & ( !\Selector44~2_combout  
// ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector44~2_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Add2~117_sumout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'hCCCCC8C88C8C8888;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \aluout_AL~1 (
// Equation(s):
// \aluout_AL~1_combout  = ( \Selector44~1_combout  & ( \Selector44~3_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector44~1_combout  & ( \Selector44~3_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (!\always6~0_combout  & 
// (\Selector44~4_combout  & !\ShiftRight0~8_combout ))) ) ) ) # ( \Selector44~1_combout  & ( !\Selector44~3_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector44~1_combout  & ( !\Selector44~3_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\always6~0_combout ),
	.datac(!\Selector44~4_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\Selector44~1_combout ),
	.dataf(!\Selector44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~1 .extended_lut = "off";
defparam \aluout_AL~1 .lut_mask = 64'h4444444404004444;
defparam \aluout_AL~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( regval1_DL[31] & ( \ShiftRight0~34_combout  & ( ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~33_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~35_combout ))) # (\aluin2_A[2]~2_combout ) ) ) ) # ( !regval1_DL[31] & ( 
// \ShiftRight0~34_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout ) # (\ShiftRight0~33_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~35_combout  & ((!\aluin2_A[2]~2_combout )))) ) ) ) # ( regval1_DL[31] & ( 
// !\ShiftRight0~34_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftRight0~33_combout  & !\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # (\ShiftRight0~35_combout ))) ) ) ) # ( !regval1_DL[31] & ( 
// !\ShiftRight0~34_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~33_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~35_combout )))) ) ) )

	.dataa(!\ShiftRight0~35_combout ),
	.datab(!\ShiftRight0~33_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!regval1_DL[31]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h3500350F35F035FF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[7] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[8]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[7] & ( 
// (!\aluin2_A[1]~1_combout ) # (\regval1_DL[9]~DUPLICATE_q ) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[7] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[8]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) ) ) ) # ( 
// !\aluin2_A[0]~0_combout  & ( !regval1_DL[7] & ( (\aluin2_A[1]~1_combout  & \regval1_DL[9]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!\regval1_DL[8]~DUPLICATE_q ),
	.datac(!\regval1_DL[9]~DUPLICATE_q ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h05052277AFAF2277;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N42
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[6] & ( (\regval1_DL[4]~DUPLICATE_q ) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[6] & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[3])) # 
// (\aluin2_A[1]~1_combout  & ((\regval1_DL[5]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[6] & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[4]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !regval1_DL[6] & ( 
// (!\aluin2_A[1]~1_combout  & (regval1_DL[3])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[5]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[3]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[4]~DUPLICATE_q ),
	.datad(!\regval1_DL[5]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h44770C0C44773F3F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N48
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~43_combout  & ( \ShiftRight0~50_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftRight0~51_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # 
// (\ShiftRight0~42_combout ))) ) ) ) # ( !\ShiftRight0~43_combout  & ( \ShiftRight0~50_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftRight0~51_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~42_combout  & 
// ((!\aluin2_A[2]~2_combout )))) ) ) ) # ( \ShiftRight0~43_combout  & ( !\ShiftRight0~50_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftRight0~51_combout  & \aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # 
// (\ShiftRight0~42_combout ))) ) ) ) # ( !\ShiftRight0~43_combout  & ( !\ShiftRight0~50_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftRight0~51_combout  & \aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~42_combout  & 
// ((!\aluin2_A[2]~2_combout )))) ) ) )

	.dataa(!\ShiftRight0~42_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~51_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~43_combout ),
	.dataf(!\ShiftRight0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N54
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( \ShiftRight0~36_combout  & ( \ShiftRight0~52_combout  & ( (\Selector43~0_combout  & ((!\ShiftRight0~8_combout ) # (regval1_DL[31]))) ) ) ) # ( !\ShiftRight0~36_combout  & ( \ShiftRight0~52_combout  & ( (\Selector43~0_combout  & 
// ((!\ShiftRight0~8_combout  & (!\aluin2_A[4]~4_combout )) # (\ShiftRight0~8_combout  & ((regval1_DL[31]))))) ) ) ) # ( \ShiftRight0~36_combout  & ( !\ShiftRight0~52_combout  & ( (\Selector43~0_combout  & ((!\ShiftRight0~8_combout  & (\aluin2_A[4]~4_combout 
// )) # (\ShiftRight0~8_combout  & ((regval1_DL[31]))))) ) ) ) # ( !\ShiftRight0~36_combout  & ( !\ShiftRight0~52_combout  & ( (\ShiftRight0~8_combout  & (\Selector43~0_combout  & regval1_DL[31])) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\Selector43~0_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!regval1_DL[31]),
	.datae(!\ShiftRight0~36_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'h0011021320312233;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( regval1_DL[3] & ( \aluin2_A[3]~3_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q )) # (\alufunc_DL[3]~DUPLICATE_q  & (\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q 
// )))) ) ) ) # ( !regval1_DL[3] & ( \aluin2_A[3]~3_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & 
// !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( regval1_DL[3] & ( !\aluin2_A[3]~3_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[3] & ( !\aluin2_A[3]~3_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (!\alufunc_DL[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!regval1_DL[3]),
	.dataf(!\aluin2_A[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h1110122012202120;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N12
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Add1~109_sumout  & ( \Add2~109_sumout  & ( (!\Selector43~3_combout  & !\Selector44~0_combout ) ) ) ) # ( !\Add1~109_sumout  & ( \Add2~109_sumout  & ( (!\Selector43~3_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # 
// (!\Selector44~0_combout ))) ) ) ) # ( \Add1~109_sumout  & ( !\Add2~109_sumout  & ( (!\Selector43~3_combout  & ((!\Selector44~0_combout ) # (\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\Add1~109_sumout  & ( !\Add2~109_sumout  & ( !\Selector43~3_combout  ) ) 
// )

	.dataa(!\Selector43~3_combout ),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector44~0_combout ),
	.datae(!\Add1~109_sumout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'hAAAAAA0AAAA0AA00;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N24
cyclonev_lcell_comb \aluout_AL~2 (
// Equation(s):
// \aluout_AL~2_combout  = ( \Selector43~5_combout  & ( \Selector43~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector43~5_combout  & ( \Selector43~4_combout  & ( (!\ShiftRight0~8_combout  & (\Selector43~2_combout  & 
// (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ))) ) ) ) # ( \Selector43~5_combout  & ( !\Selector43~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector43~5_combout  & ( !\Selector43~4_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\Selector43~2_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\always6~0_combout ),
	.datae(!\Selector43~5_combout ),
	.dataf(!\Selector43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~2 .extended_lut = "off";
defparam \aluout_AL~2 .lut_mask = 64'h0F000F0002000F00;
defparam \aluout_AL~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \aluin2_A[4]~4_combout  & ( \regval1_DL[4]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q )) # (\alufunc_DL[3]~DUPLICATE_q  & (\alufunc_DL[1]~DUPLICATE_q  & 
// !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[4]~4_combout  & ( \regval1_DL[4]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # 
// (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[4]~4_combout  & ( !\regval1_DL[4]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  
// $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[4]~4_combout  & ( !\regval1_DL[4]~DUPLICATE_q  & ( (\alufunc_DL[3]~DUPLICATE_q  & 
// (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (!\alufunc_DL[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\Selector39~0_combout ),
	.datae(!\aluin2_A[4]~4_combout ),
	.dataf(!\regval1_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h0054006800680098;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Add1~125_sumout  & ( (!\Selector42~2_combout  & ((!\Selector44~0_combout ) # ((!\Add2~125_sumout  & \alufunc_DL[3]~DUPLICATE_q )))) ) ) # ( !\Add1~125_sumout  & ( (!\Selector42~2_combout  & ((!\Add2~125_sumout ) # 
// ((!\Selector44~0_combout ) # (!\alufunc_DL[3]~DUPLICATE_q )))) ) )

	.dataa(!\Add2~125_sumout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector42~2_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'hF0E0F0E0C0E0C0E0;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \regval1_DL[0]~DUPLICATE_q  & ( \aluimm_DL~q  & ( (!sxtimm_DL[1] & !sxtimm_DL[0]) ) ) ) # ( \regval1_DL[0]~DUPLICATE_q  & ( !\aluimm_DL~q  & ( (!regval2_DL[1] & !regval2_DL[0]) ) ) )

	.dataa(!sxtimm_DL[1]),
	.datab(!regval2_DL[1]),
	.datac(!sxtimm_DL[0]),
	.datad(!regval2_DL[0]),
	.datae(!\regval1_DL[0]~DUPLICATE_q ),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h0000CC000000A0A0;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[1]~DUPLICATE_q  & ( (regval1_DL[2]) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & 
// (\regval1_DL[4]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[3]))) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\regval1_DL[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & regval1_DL[2]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( 
// !\regval1_DL[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[4]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[3]))) ) ) )

	.dataa(!\regval1_DL[4]~DUPLICATE_q ),
	.datab(!regval1_DL[3]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[2]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h535300F053530FFF;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N21
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~0_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~2_combout ))) ) ) # ( !\ShiftLeft0~0_combout  & ( (\aluin2_A[2]~2_combout  & (!\aluin2_A[3]~3_combout  & \ShiftLeft0~2_combout )) 
// ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h00500050A0F0A0F0;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \Selector46~0_combout  & ( (\Selector29~0_combout  & \ShiftLeft0~27_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector29~0_combout ),
	.datad(!\ShiftLeft0~27_combout ),
	.datae(gnd),
	.dataf(!\Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h00000000000F000F;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \aluout_AL~3 (
// Equation(s):
// \aluout_AL~3_combout  = ( \Selector42~1_combout  & ( \Selector42~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector42~1_combout  & ( \Selector42~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (!\always6~0_combout  & 
// ((!\Selector42~3_combout ) # (\Selector43~0_combout )))) ) ) ) # ( \Selector42~1_combout  & ( !\Selector42~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector42~1_combout  & ( !\Selector42~0_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & (!\Selector42~3_combout  & !\always6~0_combout )) ) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector43~0_combout ),
	.datac(!\Selector42~3_combout ),
	.datad(!\always6~0_combout ),
	.datae(!\Selector42~1_combout ),
	.dataf(!\Selector42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~3 .extended_lut = "off";
defparam \aluout_AL~3 .lut_mask = 64'h5000550051005500;
defparam \aluout_AL~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[2] & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[3]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[2] & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[5]~DUPLICATE_q ))) # 
// (\aluin2_A[0]~0_combout  & (regval1_DL[4])) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[2] & ( (regval1_DL[3] & !\aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[2] & ( (!\aluin2_A[0]~0_combout  & 
// ((\regval1_DL[5]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[4])) ) ) )

	.dataa(!regval1_DL[3]),
	.datab(!regval1_DL[4]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[5]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h03F3505003F35F5F;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N3
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( \ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~5_combout ))) ) ) # ( !\ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~3_combout  & (\aluin2_A[2]~2_combout  & \ShiftLeft0~5_combout 
// )) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N3
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \ShiftLeft0~30_combout  & ( (\Selector29~0_combout  & \Selector46~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector29~0_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h00000000000F000F;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N6
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[10]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (regval1_DL[12])) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[10]~DUPLICATE_q  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[9]) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\regval1_DL[10]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[11]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & 
// (regval1_DL[12])) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\regval1_DL[10]~DUPLICATE_q  & ( (regval1_DL[9] & !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[12]),
	.datab(!\regval1_DL[11]~DUPLICATE_q ),
	.datac(!regval1_DL[9]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\regval1_DL[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N26
dffeas \regval1_DL[18]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[18]_OTERM374 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[18]~_Duplicate_35 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[18]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N18
cyclonev_lcell_comb \aluin2_A[0]~0_Duplicate (
// Equation(s):
// \aluin2_A[0]~0_Duplicate_35  = ( \aluimm_DL~q  & ( sxtimm_DL[0] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[0] ) )

	.dataa(gnd),
	.datab(!regval2_DL[0]),
	.datac(gnd),
	.datad(!sxtimm_DL[0]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~0_Duplicate_35 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~0_Duplicate .extended_lut = "off";
defparam \aluin2_A[0]~0_Duplicate .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[0]~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N24
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \aluin2_A[0]~0_Duplicate_35  & ( regval1_DL[20] & ( (\regval1_DL[18]~_Duplicate_35 ) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !\aluin2_A[0]~0_Duplicate_35  & ( regval1_DL[20] & ( (!\aluin2_A[1]~1_combout  & 
// (\regval1_DL[17]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[19]))) ) ) ) # ( \aluin2_A[0]~0_Duplicate_35  & ( !regval1_DL[20] & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[18]~_Duplicate_35 ) ) ) ) # ( !\aluin2_A[0]~0_Duplicate_35  & ( 
// !regval1_DL[20] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[17]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[19]))) ) ) )

	.dataa(!\regval1_DL[17]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[19]),
	.datad(!\regval1_DL[18]~_Duplicate_35 ),
	.datae(!\aluin2_A[0]~0_Duplicate_35 ),
	.dataf(!regval1_DL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \aluin2_A[1]~1_combout  & ( \regval1_DL[5]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[7]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[8])) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[5]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~0_combout ) # (regval1_DL[6]) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\regval1_DL[5]~DUPLICATE_q  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[7]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[8])) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( 
// !\regval1_DL[5]~DUPLICATE_q  & ( (\aluin2_A[0]~0_combout  & regval1_DL[6]) ) ) )

	.dataa(!regval1_DL[8]),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!regval1_DL[6]),
	.datad(!regval1_DL[7]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\regval1_DL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N6
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~11_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~19_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftRight0~20_combout ) # 
// (\aluin2_A[2]~2_combout )))) ) ) ) # ( !\ShiftRight0~11_combout  & ( \ShiftRight0~18_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~19_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & 
// \ShiftRight0~20_combout )))) ) ) ) # ( \ShiftRight0~11_combout  & ( !\ShiftRight0~18_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~19_combout  & (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftRight0~20_combout ) # 
// (\aluin2_A[2]~2_combout )))) ) ) ) # ( !\ShiftRight0~11_combout  & ( !\ShiftRight0~18_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~19_combout  & (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & 
// \ShiftRight0~20_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftRight0~19_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \ShiftRight0~14_combout  & ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[31]) ) ) # ( !\ShiftRight0~14_combout  & ( (\aluin2_A[1]~1_combout  & regval1_DL[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!regval1_DL[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N42
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( regval1_DL[25] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[26])) # (\aluin2_A[1]~1_combout  & ((regval1_DL[28]))) ) ) ) # ( !regval1_DL[25] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  
// & (regval1_DL[26])) # (\aluin2_A[1]~1_combout  & ((regval1_DL[28]))) ) ) ) # ( regval1_DL[25] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[27]) ) ) ) # ( !regval1_DL[25] & ( !\aluin2_A[0]~0_combout  & ( (regval1_DL[27] & 
// \aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[26]),
	.datab(!regval1_DL[28]),
	.datac(!regval1_DL[27]),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!regval1_DL[25]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N30
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[21] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[22]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[24]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[21] & 
// ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[23]) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[21] & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[22]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[24]~DUPLICATE_q ))) ) ) ) # ( 
// !\aluin2_A[0]~0_combout  & ( !regval1_DL[21] & ( (regval1_DL[23] & \aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[23]),
	.datab(!\regval1_DL[22]~DUPLICATE_q ),
	.datac(!\regval1_DL[24]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h0055330FFF55330F;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~15_combout ))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31]))) ) ) ) # ( 
// !\ShiftRight0~13_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftRight0~15_combout )))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31] & ((\aluin2_A[3]~3_combout )))) ) ) ) # ( 
// \ShiftRight0~13_combout  & ( !\ShiftRight0~12_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftRight0~15_combout  & \aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # (regval1_DL[31]))) ) ) ) # ( 
// !\ShiftRight0~13_combout  & ( !\ShiftRight0~12_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~15_combout ))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31])))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\ShiftRight0~15_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\aluin2_A[3]~3_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N24
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~38_combout  & ( regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~38_combout  & ( (\ShiftRight0~53_combout ) # (\aluin2_A[4]~4_combout ) ) ) ) # ( \ShiftRight0~8_combout  
// & ( !\ShiftRight0~38_combout  & ( regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~38_combout  & ( (!\aluin2_A[4]~4_combout  & \ShiftRight0~53_combout ) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!regval1_DL[31]),
	.datad(!\ShiftRight0~53_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h00CC0F0F33FF0F0F;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N48
cyclonev_lcell_comb \aluout_AL~4 (
// Equation(s):
// \aluout_AL~4_combout  = ( \Selector41~1_combout  & ( \Selector41~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector41~1_combout  & ( \Selector41~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (!\always6~0_combout  & 
// ((!\Selector41~3_combout ) # (\Selector43~0_combout )))) ) ) ) # ( \Selector41~1_combout  & ( !\Selector41~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector41~1_combout  & ( !\Selector41~0_combout  & ( 
// (!\Selector41~3_combout  & (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout )) ) ) )

	.dataa(!\Selector41~3_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\always6~0_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\Selector41~1_combout ),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~4 .extended_lut = "off";
defparam \aluout_AL~4 .lut_mask = 64'h2020303020303030;
defparam \aluout_AL~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N45
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \ShiftLeft0~7_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~6_combout ) ) ) # ( !\ShiftLeft0~7_combout  & ( (\ShiftLeft0~6_combout  & \aluin2_A[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N39
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \Selector29~0_combout  & ( (!\aluin2_A[3]~3_combout  & (!\aluin2_A[4]~4_combout  & (!\ShiftRight0~8_combout  & \ShiftLeft0~8_combout ))) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'h0000000000800080;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N6
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31]))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31])))) 
// ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A[2]~2_combout  & 
// (regval1_DL[31])))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~22_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftRight0~24_combout ))) # (\aluin2_A[2]~2_combout  & (regval1_DL[31])))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N12
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \aluin2_A[3]~3_combout  & ( \ShiftRight0~26_combout  & ( (!\aluin2_A[2]~2_combout  & ((\ShiftRight0~28_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftRight0~29_combout )) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( 
// \ShiftRight0~26_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftRight0~27_combout ) ) ) ) # ( \aluin2_A[3]~3_combout  & ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[2]~2_combout  & ((\ShiftRight0~28_combout ))) # (\aluin2_A[2]~2_combout  & 
// (\ShiftRight0~29_combout )) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( !\ShiftRight0~26_combout  & ( (\aluin2_A[2]~2_combout  & \ShiftRight0~27_combout ) ) ) )

	.dataa(!\ShiftRight0~29_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N12
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~30_combout  & ( regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~30_combout  & ( (!\aluin2_A[4]~4_combout ) # (\ShiftRight0~25_combout ) ) ) ) # ( \ShiftRight0~8_combout 
//  & ( !\ShiftRight0~30_combout  & ( regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~30_combout  & ( (\ShiftRight0~25_combout  & \aluin2_A[4]~4_combout ) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!regval1_DL[31]),
	.datad(gnd),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N30
cyclonev_lcell_comb \aluout_AL~5 (
// Equation(s):
// \aluout_AL~5_combout  = ( \Selector40~3_combout  & ( \Selector40~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector40~3_combout  & ( \Selector40~0_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & 
// ((!\Selector40~2_combout ) # (\Selector43~0_combout )))) ) ) ) # ( \Selector40~3_combout  & ( !\Selector40~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector40~3_combout  & ( !\Selector40~0_combout  & ( 
// (!\Selector40~2_combout  & (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q )) ) ) )

	.dataa(!\Selector40~2_combout ),
	.datab(!\Selector43~0_combout ),
	.datac(!\always6~0_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector40~3_combout ),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~5 .extended_lut = "off";
defparam \aluout_AL~5 .lut_mask = 64'h00A000F000B000F0;
defparam \aluout_AL~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \aluin2_A[2]~2_combout  & ( \ShiftLeft0~21_combout  ) ) # ( !\aluin2_A[2]~2_combout  & ( \ShiftLeft0~25_combout  ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h3333333355555555;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N30
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( !\aluin2_A[3]~3_combout  & ( \Selector29~0_combout  & ( (!\ShiftRight0~8_combout  & (\ShiftLeft0~56_combout  & !\aluin2_A[4]~4_combout )) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\ShiftLeft0~56_combout ),
	.datac(gnd),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h0000000022000000;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \Selector39~8 (
// Equation(s):
// \Selector39~8_combout  = ( !\aluin2_A[3]~3_combout  & ( (\Selector46~0_combout  & (((!\aluin2_A[2]~2_combout  & ((!\ShiftRight0~51_combout ))) # (\aluin2_A[2]~2_combout  & (!\ShiftRight0~42_combout ))))) ) ) # ( \aluin2_A[3]~3_combout  & ( 
// ((\Selector46~0_combout  & ((!\aluin2_A[2]~2_combout  & (!\ShiftRight0~43_combout )) # (\aluin2_A[2]~2_combout  & ((!\ShiftRight0~33_combout )))))) ) )

	.dataa(!\ShiftRight0~42_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!\ShiftRight0~33_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(!\ShiftRight0~51_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~8 .extended_lut = "on";
defparam \Selector39~8 .lut_mask = 64'h3030303022223300;
defparam \Selector39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \Selector46~11 (
// Equation(s):
// \Selector46~11_combout  = ( !\alufunc_DL[0]~DUPLICATE_q  & ( alufunc_DL[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_DL[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~11 .extended_lut = "off";
defparam \Selector46~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector46~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N22
dffeas \aluimm_DL~_Duplicate_17 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_18 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_17 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \aluin2_A[7]~9 (
// Equation(s):
// \aluin2_A[7]~9_combout  = ( sxtimm_DL[7] & ( (\aluimm_DL~_Duplicate_18 ) # (regval2_DL[7]) ) ) # ( !sxtimm_DL[7] & ( (regval2_DL[7] & !\aluimm_DL~_Duplicate_18 ) ) )

	.dataa(!regval2_DL[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluimm_DL~_Duplicate_18 ),
	.datae(gnd),
	.dataf(!sxtimm_DL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~9 .extended_lut = "off";
defparam \aluin2_A[7]~9 .lut_mask = 64'h5500550055FF55FF;
defparam \aluin2_A[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( \Selector39~0_combout  & ( \aluin2_A[7]~9_combout  & ( (\Selector46~11_combout  & (!alufunc_DL[3] $ (\regval1_DL[7]~DUPLICATE_q ))) ) ) ) # ( \Selector39~0_combout  & ( !\aluin2_A[7]~9_combout  & ( (\Selector46~11_combout  & 
// (!alufunc_DL[3] $ (!\regval1_DL[7]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector46~11_combout ),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(!\Selector39~0_combout ),
	.dataf(!\aluin2_A[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'h0000030C00000C03;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( \Selector39~0_combout  & ( \aluin2_A[7]~9_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & (!alufunc_DL[3] $ (((!\regval1_DL[7]~DUPLICATE_q  & !alufunc_DL[0]))))) ) ) ) # ( \Selector39~0_combout  & ( !\aluin2_A[7]~9_combout  & ( 
// (!\alufunc_DL[1]~DUPLICATE_q  & (!alufunc_DL[3] $ (((!\regval1_DL[7]~DUPLICATE_q ) # (!alufunc_DL[0]))))) ) ) )

	.dataa(!\regval1_DL[7]~DUPLICATE_q ),
	.datab(!alufunc_DL[0]),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!alufunc_DL[3]),
	.datae(!\Selector39~0_combout ),
	.dataf(!\aluin2_A[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'h000010E000007080;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( \Add2~121_sumout  & ( \Add1~121_sumout  & ( (!\Selector44~0_combout  & (!\Selector39~4_combout  & !\Selector39~5_combout )) ) ) ) # ( !\Add2~121_sumout  & ( \Add1~121_sumout  & ( (!\Selector39~4_combout  & 
// (!\Selector39~5_combout  & ((!\Selector44~0_combout ) # (alufunc_DL[3])))) ) ) ) # ( \Add2~121_sumout  & ( !\Add1~121_sumout  & ( (!\Selector39~4_combout  & (!\Selector39~5_combout  & ((!\Selector44~0_combout ) # (!alufunc_DL[3])))) ) ) ) # ( 
// !\Add2~121_sumout  & ( !\Add1~121_sumout  & ( (!\Selector39~4_combout  & !\Selector39~5_combout ) ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector39~4_combout ),
	.datac(!\Selector39~5_combout ),
	.datad(!alufunc_DL[3]),
	.datae(!\Add2~121_sumout ),
	.dataf(!\Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "off";
defparam \Selector39~6 .lut_mask = 64'hC0C0C08080C08080;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N36
cyclonev_lcell_comb \aluout_AL~6 (
// Equation(s):
// \aluout_AL~6_combout  = ( \Selector39~8_combout  & ( \Selector39~6_combout  & ( (\Selector39~3_combout  & (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q )) ) ) ) # ( !\Selector39~8_combout  & ( \Selector39~6_combout  & ( (!\always6~0_combout  & 
// (\alufunc_DL[5]~DUPLICATE_q  & ((\Selector39~3_combout ) # (\Selector39~2_combout )))) ) ) ) # ( \Selector39~8_combout  & ( !\Selector39~6_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector39~8_combout  & ( 
// !\Selector39~6_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector39~2_combout ),
	.datab(!\Selector39~3_combout ),
	.datac(!\always6~0_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector39~8_combout ),
	.dataf(!\Selector39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~6 .extended_lut = "off";
defparam \aluout_AL~6 .lut_mask = 64'h00F000F000700030;
defparam \aluout_AL~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[26] & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[27]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[26] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[24]~DUPLICATE_q )) # 
// (\aluin2_A[0]~0_combout  & ((regval1_DL[25]))) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[26] & ( (regval1_DL[27] & \aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[26] & ( (!\aluin2_A[0]~0_combout  & 
// (\regval1_DL[24]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[25]))) ) ) )

	.dataa(!\regval1_DL[24]~DUPLICATE_q ),
	.datab(!regval1_DL[27]),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[25]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h505F0303505FF3F3;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N45
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftRight0~9_combout ) ) ) # ( !\ShiftRight0~10_combout  & ( (\ShiftRight0~9_combout  & \aluin2_A[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N54
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \ShiftRight0~8_combout  & ( \Selector38~3_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( !\ShiftRight0~8_combout  & ( \Selector38~3_combout  & ( (\aluin2_A[4]~4_combout  & (\Selector43~0_combout  & 
// ((!\aluin2_A[3]~3_combout ) # (regval1_DL[31])))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\Selector38~3_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\Selector38~3_combout  & ( (\aluin2_A[3]~3_combout  & 
// (\aluin2_A[4]~4_combout  & (regval1_DL[31] & \Selector43~0_combout ))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!regval1_DL[31]),
	.datad(!\Selector43~0_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\Selector38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'h0001000F0023000F;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N30
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval1_DL[8] & ( regval1_DL[6] & ( (!\aluin2_A[0]~0_combout ) # ((!\aluin2_A[1]~1_combout  & ((regval1_DL[7]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[8] & ( regval1_DL[6] & ( 
// (!\aluin2_A[0]~0_combout  & (((\aluin2_A[1]~1_combout )))) # (\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[7]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q )))) ) ) ) # ( regval1_DL[8] & ( !regval1_DL[6] & ( 
// (!\aluin2_A[0]~0_combout  & (((!\aluin2_A[1]~1_combout )))) # (\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[7]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[8] & ( !regval1_DL[6] & ( 
// (\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[7]))) # (\aluin2_A[1]~1_combout  & (\regval1_DL[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_DL[5]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!regval1_DL[7]),
	.datae(!regval1_DL[8]),
	.dataf(!regval1_DL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \ShiftLeft0~0_combout  & ( \aluin2_A[2]~2_combout  & ( !\aluin2_A[3]~3_combout  ) ) ) # ( \ShiftLeft0~0_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A[3]~3_combout  
// & (\ShiftLeft0~2_combout )) ) ) ) # ( !\ShiftLeft0~0_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~1_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~2_combout )) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~2_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h05AF05AF0000AAAA;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[23]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[21] ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( regval1_DL[22] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[20] ) ) )

	.dataa(!regval1_DL[22]),
	.datab(!\regval1_DL[23]~DUPLICATE_q ),
	.datac(!regval1_DL[21]),
	.datad(!regval1_DL[20]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[15]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[13] ) ) ) # ( \aluin2_A[1]~1_combout  & ( 
// !\aluin2_A[0]~0_combout  & ( \regval1_DL[14]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[12] ) ) )

	.dataa(!\regval1_DL[15]~DUPLICATE_q ),
	.datab(!regval1_DL[12]),
	.datac(!\regval1_DL[14]~DUPLICATE_q ),
	.datad(!regval1_DL[13]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N2
dffeas \regval1_DL[16]~_Duplicate_50 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[16]_OTERM380 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[16]~_Duplicate_51 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16]~_Duplicate_50 .is_wysiwyg = "true";
defparam \regval1_DL[16]~_Duplicate_50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N3
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \aluin2_A[0]~0_Duplicate_35  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[19]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_Duplicate_35  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[18]~_Duplicate_35  ) ) ) # ( 
// \aluin2_A[0]~0_Duplicate_35  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[17] ) ) ) # ( !\aluin2_A[0]~0_Duplicate_35  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[16]~_Duplicate_51  ) ) )

	.dataa(!\regval1_DL[18]~_Duplicate_35 ),
	.datab(!regval1_DL[17]),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!\regval1_DL[16]~_Duplicate_51 ),
	.datae(!\aluin2_A[0]~0_Duplicate_35 ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[10]~_Duplicate_54  ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( \regval1_DL[9]~_Duplicate_45DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[8] ) ) )

	.dataa(!\regval1_DL[11]~DUPLICATE_q ),
	.datab(!\regval1_DL[10]~_Duplicate_54 ),
	.datac(!\regval1_DL[9]~_Duplicate_45DUPLICATE_q ),
	.datad(!regval1_DL[8]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~3_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~4_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~6_combout ))) ) ) ) # ( 
// !\ShiftRight0~5_combout  & ( \ShiftRight0~3_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftRight0~4_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~6_combout  & ((\aluin2_A[2]~2_combout )))) ) ) ) # ( 
// \ShiftRight0~5_combout  & ( !\ShiftRight0~3_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftRight0~4_combout  & \aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~6_combout ))) ) ) ) # ( 
// !\ShiftRight0~5_combout  & ( !\ShiftRight0~3_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~4_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~6_combout )))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \Selector29~0_combout  & ( \ShiftRight0~7_combout  & ( (\Selector46~0_combout  & ((\ShiftLeft0~3_combout ) # (\Selector43~0_combout ))) ) ) ) # ( !\Selector29~0_combout  & ( \ShiftRight0~7_combout  & ( (\Selector43~0_combout  & 
// \Selector46~0_combout ) ) ) ) # ( \Selector29~0_combout  & ( !\ShiftRight0~7_combout  & ( (\Selector46~0_combout  & \ShiftLeft0~3_combout ) ) ) )

	.dataa(!\Selector43~0_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(gnd),
	.datae(!\Selector29~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0000030311111313;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \aluout_AL~7 (
// Equation(s):
// \aluout_AL~7_combout  = ( \Selector38~4_combout  & ( \Selector38~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector38~4_combout  & ( \Selector38~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) 
// ) # ( \Selector38~4_combout  & ( !\Selector38~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector38~4_combout  & ( !\Selector38~0_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & 
// !\Selector38~2_combout )) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector38~2_combout ),
	.datad(gnd),
	.datae(!\Selector38~4_combout ),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~7 .extended_lut = "off";
defparam \aluout_AL~7 .lut_mask = 64'h2020222222222222;
defparam \aluout_AL~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \regval1_DL[7]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[8]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[6])) ) ) ) # ( !\regval1_DL[7]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( 
// (!\aluin2_A[1]~1_combout  & ((regval1_DL[8]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[6])) ) ) ) # ( \regval1_DL[7]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (\regval1_DL[9]~DUPLICATE_q ) # (\aluin2_A[1]~1_combout ) ) ) ) # ( 
// !\regval1_DL[7]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[9]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[9]~DUPLICATE_q ),
	.datad(!regval1_DL[8]),
	.datae(!\regval1_DL[7]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N21
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~15_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftLeft0~14_combout )) # (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~5_combout )))) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~14_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~5_combout ))))) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( \ShiftLeft0~52_combout  & ( (\Selector46~0_combout  & \Selector29~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h00000000000F000F;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N33
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \aluin2_A[2]~2_combout  & ( \ShiftRight0~15_combout  ) ) # ( !\aluin2_A[2]~2_combout  & ( \ShiftRight0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N48
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \ShiftRight0~8_combout  & ( \Selector37~0_combout  & ( (\Selector43~0_combout  & regval1_DL[31]) ) ) ) # ( !\ShiftRight0~8_combout  & ( \Selector37~0_combout  & ( (\Selector43~0_combout  & ((!\aluin2_A[4]~4_combout ) # 
// ((!\aluin2_A[3]~3_combout ) # (regval1_DL[31])))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\Selector37~0_combout  & ( (\Selector43~0_combout  & regval1_DL[31]) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\Selector37~0_combout  & ( (\Selector43~0_combout  & 
// ((!\aluin2_A[4]~4_combout ) # ((\aluin2_A[3]~3_combout  & regval1_DL[31])))) ) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\Selector43~0_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!regval1_DL[31]),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h2223003332330033;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N2
dffeas \aluimm_DL~_Duplicate_13 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_14 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_13 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N51
cyclonev_lcell_comb \aluin2_A[9]~7 (
// Equation(s):
// \aluin2_A[9]~7_combout  = ( \aluimm_DL~_Duplicate_14  & ( sxtimm_DL[9] ) ) # ( !\aluimm_DL~_Duplicate_14  & ( \regval2_DL[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[9]~DUPLICATE_q ),
	.datad(!sxtimm_DL[9]),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~7 .extended_lut = "off";
defparam \aluin2_A[9]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \aluin2_A[9]~7_combout  & ( \regval1_DL[9]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// \alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[9]~7_combout  & ( \regval1_DL[9]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  $ (!\alufunc_DL[1]~DUPLICATE_q ))) # 
// (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[9]~7_combout  & ( !\regval1_DL[9]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  
// $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[9]~7_combout  & ( !\regval1_DL[9]~DUPLICATE_q  & ( (\alufunc_DL[3]~DUPLICATE_q  & 
// (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[9]~7_combout ),
	.dataf(!\regval1_DL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'h1110122012202210;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \Add1~61_sumout  & ( (!\Selector37~2_combout  & ((!\Selector44~0_combout ) # ((\alufunc_DL[3]~DUPLICATE_q  & !\Add2~61_sumout )))) ) ) # ( !\Add1~61_sumout  & ( (!\Selector37~2_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # 
// ((!\Selector44~0_combout ) # (!\Add2~61_sumout )))) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector37~2_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'hCCC8CCC8C4C0C4C0;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \aluout_AL~8 (
// Equation(s):
// \aluout_AL~8_combout  = ( \Selector37~1_combout  & ( \Selector37~3_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector37~7_combout ) # (\Selector37~4_combout )))) ) ) ) # ( !\Selector37~1_combout  & ( \Selector37~3_combout  & 
// ( (!\always6~0_combout  & (\Selector37~4_combout  & \alufunc_DL[5]~DUPLICATE_q )) ) ) ) # ( \Selector37~1_combout  & ( !\Selector37~3_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector37~1_combout  & ( 
// !\Selector37~3_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector37~7_combout ),
	.datab(!\always6~0_combout ),
	.datac(!\Selector37~4_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector37~1_combout ),
	.dataf(!\Selector37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~8 .extended_lut = "off";
defparam \aluout_AL~8 .lut_mask = 64'h00CC00CC000C008C;
defparam \aluout_AL~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \aluout_AL~9 (
// Equation(s):
// \aluout_AL~9_combout  = ( \Selector36~2_combout  & ( \Selector36~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector36~2_combout  & ( \Selector36~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (!\always6~0_combout  & 
// ((\Selector36~3_combout ) # (\Selector36~1_combout )))) ) ) ) # ( \Selector36~2_combout  & ( !\Selector36~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) ) # ( !\Selector36~2_combout  & ( !\Selector36~5_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & !\always6~0_combout ) ) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\always6~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector36~3_combout ),
	.datae(!\Selector36~2_combout ),
	.dataf(!\Selector36~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~9 .extended_lut = "off";
defparam \aluout_AL~9 .lut_mask = 64'h4444444404444444;
defparam \aluout_AL~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \aluout_AL~10 (
// Equation(s):
// \aluout_AL~10_combout  = ( \Selector35~0_combout  & ( \Selector35~2_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector35~0_combout  & ( \Selector35~2_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & 
// \Selector35~4_combout )) ) ) ) # ( \Selector35~0_combout  & ( !\Selector35~2_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector35~0_combout  & ( !\Selector35~2_combout  & ( (!\always6~0_combout  & 
// \alufunc_DL[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\always6~0_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\Selector35~4_combout ),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~10 .extended_lut = "off";
defparam \aluout_AL~10 .lut_mask = 64'h0C0C0C0C000C0C0C;
defparam \aluout_AL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N38
dffeas \aluimm_DL~_Duplicate_9 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_9 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \aluin2_A[12]~14 (
// Equation(s):
// \aluin2_A[12]~14_combout  = ( \aluimm_DL~_Duplicate_10  & ( sxtimm_DL[12] ) ) # ( !\aluimm_DL~_Duplicate_10  & ( sxtimm_DL[12] & ( regval2_DL[12] ) ) ) # ( !\aluimm_DL~_Duplicate_10  & ( !sxtimm_DL[12] & ( regval2_DL[12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[12]),
	.datad(gnd),
	.datae(!\aluimm_DL~_Duplicate_10 ),
	.dataf(!sxtimm_DL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~14 .extended_lut = "off";
defparam \aluin2_A[12]~14 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N56
dffeas \regval1_DL[12]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[12]_OTERM392 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[12]~_Duplicate_37 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[12]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[12]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \regval1_DL[12]~_Duplicate_37  & ( \Selector39~0_combout  & ( (!alufunc_DL[0] & (!alufunc_DL[3] $ (!\aluin2_A[12]~14_combout  $ (\alufunc_DL[1]~DUPLICATE_q )))) # (alufunc_DL[0] & (!alufunc_DL[3] & ((!\alufunc_DL[1]~DUPLICATE_q 
// )))) ) ) ) # ( !\regval1_DL[12]~_Duplicate_37  & ( \Selector39~0_combout  & ( (!alufunc_DL[0] & (!alufunc_DL[3] $ (((!\aluin2_A[12]~14_combout ) # (!\alufunc_DL[1]~DUPLICATE_q ))))) # (alufunc_DL[0] & (!\alufunc_DL[1]~DUPLICATE_q  & (!alufunc_DL[3] $ 
// (!\aluin2_A[12]~14_combout )))) ) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\aluin2_A[12]~14_combout ),
	.datac(!alufunc_DL[0]),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\regval1_DL[12]~_Duplicate_37 ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h0000000056606A90;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N12
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( regval1_DL[12] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[10]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[9]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[12] & ( \aluin2_A[1]~1_combout  & ( 
// (!\aluin2_A[0]~0_combout  & (\regval1_DL[10]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[9]~DUPLICATE_q ))) ) ) ) # ( regval1_DL[12] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[11]) ) ) ) # ( !regval1_DL[12] & ( 
// !\aluin2_A[1]~1_combout  & ( (regval1_DL[11] & \aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[11]),
	.datab(!\regval1_DL[10]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[9]~DUPLICATE_q ),
	.datae(!regval1_DL[12]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h0505F5F5303F303F;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \aluin2_A[3]~3_combout  & ( \ShiftLeft0~10_combout  & ( (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~0_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~2_combout )) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( 
// \ShiftLeft0~10_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~1_combout ) ) ) ) # ( \aluin2_A[3]~3_combout  & ( !\ShiftLeft0~10_combout  & ( (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~0_combout ))) # (\aluin2_A[2]~2_combout  & 
// (\ShiftLeft0~2_combout )) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( !\ShiftLeft0~10_combout  & ( (\ShiftLeft0~1_combout  & \aluin2_A[2]~2_combout ) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\ShiftLeft0~2_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h050503F3F5F503F3;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N9
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \Selector29~0_combout  & ( (!\Selector34~1_combout  & ((!\Selector46~0_combout ) # (!\ShiftLeft0~33_combout ))) ) ) # ( !\Selector29~0_combout  & ( !\Selector34~1_combout  ) )

	.dataa(gnd),
	.datab(!\Selector34~1_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'hCCCCCCCCCCC0CCC0;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N42
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \Add1~89_sumout  & ( (\Selector44~0_combout  & ((!alufunc_DL[3]) # (\Add2~89_sumout ))) ) ) # ( !\Add1~89_sumout  & ( (alufunc_DL[3] & (\Selector44~0_combout  & \Add2~89_sumout )) ) )

	.dataa(!alufunc_DL[3]),
	.datab(gnd),
	.datac(!\Selector44~0_combout ),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h000500050A0F0A0F;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N12
cyclonev_lcell_comb \aluout_AL~11 (
// Equation(s):
// \aluout_AL~11_combout  = ( \Selector34~4_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) # ( !\Selector34~4_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector34~2_combout ) # (\Selector34~5_combout )))) 
// ) )

	.dataa(!\always6~0_combout ),
	.datab(!\Selector34~2_combout ),
	.datac(!\Selector34~5_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~11 .extended_lut = "off";
defparam \aluout_AL~11 .lut_mask = 64'h008A008A00AA00AA;
defparam \aluout_AL~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[11]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( 
// (!\aluin2_A[0]~0_combout ) # (regval1_DL[12]) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[11]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[10]~DUPLICATE_q ))) ) ) ) # ( 
// !\aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (\aluin2_A[0]~0_combout  & regval1_DL[12]) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!\regval1_DL[11]~DUPLICATE_q ),
	.datac(!\regval1_DL[10]~DUPLICATE_q ),
	.datad(!regval1_DL[12]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h00552727AAFF2727;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftLeft0~13_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~14_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( \ShiftLeft0~13_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout ) # ((\ShiftLeft0~14_combout )))) # (\aluin2_A[3]~3_combout  & (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~5_combout )))) ) ) ) # ( 
// \ShiftLeft0~15_combout  & ( !\ShiftLeft0~13_combout  & ( (!\aluin2_A[3]~3_combout  & (\aluin2_A[2]~2_combout  & (\ShiftLeft0~14_combout ))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout ) # ((\ShiftLeft0~5_combout )))) ) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( !\ShiftLeft0~13_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~14_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~5_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~20_combout  & ( \ShiftRight0~11_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~12_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~13_combout )))) ) ) ) # ( 
// !\ShiftRight0~20_combout  & ( \ShiftRight0~11_combout  & ( (!\aluin2_A[2]~2_combout  & (\aluin2_A[3]~3_combout  & (\ShiftRight0~12_combout ))) # (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout ) # ((\ShiftRight0~13_combout )))) ) ) ) # ( 
// \ShiftRight0~20_combout  & ( !\ShiftRight0~11_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout ) # ((\ShiftRight0~12_combout )))) # (\aluin2_A[2]~2_combout  & (\aluin2_A[3]~3_combout  & ((\ShiftRight0~13_combout )))) ) ) ) # ( 
// !\ShiftRight0~20_combout  & ( !\ShiftRight0~11_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~12_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~13_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!\ShiftRight0~13_combout ),
	.datae(!\ShiftRight0~20_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \ShiftRight0~40_combout  & ( (\Selector46~0_combout  & (((\ShiftLeft0~37_combout  & \Selector29~0_combout )) # (\Selector43~0_combout ))) ) ) # ( !\ShiftRight0~40_combout  & ( (\ShiftLeft0~37_combout  & (\Selector29~0_combout  & 
// \Selector46~0_combout )) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!\Selector29~0_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h01010101010F010F;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N6
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( \Add2~69_sumout  & ( (\Selector44~0_combout  & ((\Add1~69_sumout ) # (\alufunc_DL[3]~DUPLICATE_q ))) ) ) # ( !\Add2~69_sumout  & ( (\Selector44~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  & \Add1~69_sumout )) ) )

	.dataa(gnd),
	.datab(!\Selector44~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Add1~69_sumout ),
	.datae(gnd),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'h0030003003330333;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \aluout_AL~12 (
// Equation(s):
// \aluout_AL~12_combout  = ( \Selector33~6_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) # ( !\Selector33~6_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector33~4_combout ) # (\Selector33~0_combout )))) 
// ) )

	.dataa(!\Selector33~4_combout ),
	.datab(!\always6~0_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~12 .extended_lut = "off";
defparam \aluout_AL~12 .lut_mask = 64'h080C080C0C0C0C0C;
defparam \aluout_AL~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \Selector32~7 (
// Equation(s):
// \Selector32~7_combout  = ( \Add2~73_sumout  & ( (\Selector44~0_combout  & ((\Add1~73_sumout ) # (alufunc_DL[3]))) ) ) # ( !\Add2~73_sumout  & ( (!alufunc_DL[3] & (\Add1~73_sumout  & \Selector44~0_combout )) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\Add1~73_sumout ),
	.datac(gnd),
	.datad(!\Selector44~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~7 .extended_lut = "off";
defparam \Selector32~7 .lut_mask = 64'h0022002200770077;
defparam \Selector32~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N9
cyclonev_lcell_comb \aluout_AL~13 (
// Equation(s):
// \aluout_AL~13_combout  = ( \Selector32~7_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) # ( !\Selector32~7_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & ((\Selector32~3_combout ) # (\Selector32~4_combout )))) ) 
// )

	.dataa(!\Selector32~4_combout ),
	.datab(!\always6~0_combout ),
	.datac(!\Selector32~3_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector32~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~13 .extended_lut = "off";
defparam \aluout_AL~13 .lut_mask = 64'h004C004C00CC00CC;
defparam \aluout_AL~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[31]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029400000000001BF80000000000000000";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[31]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N33
cyclonev_lcell_comb \wregval_ML~84 (
// Equation(s):
// \wregval_ML~84_combout  = ( \dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( dmem_rtl_0_bypass[91] ) ) ) # ( !\dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!dmem_rtl_0_bypass[92] & 
// (((dmem_rtl_0_bypass[91])))) # (dmem_rtl_0_bypass[92] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( \dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & 
// ( dmem_rtl_0_bypass[91] ) ) ) # ( !\dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!dmem_rtl_0_bypass[92] & (((dmem_rtl_0_bypass[91])))) # (dmem_rtl_0_bypass[92] & (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(!dmem_rtl_0_bypass[91]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~8_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~84 .extended_lut = "off";
defparam \wregval_ML~84 .lut_mask = 64'h1B0A0F0F1B5F0F0F;
defparam \wregval_ML~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N34
dffeas \wregval_ML[31]_NEW_REG130 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[31]_OTERM131 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[31]_NEW_REG130 .is_wysiwyg = "true";
defparam \wregval_ML[31]_NEW_REG130 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N11
dffeas \wregval_ML[25]_NEW_REG96 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideNor0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_NEW_REG96 .is_wysiwyg = "true";
defparam \wregval_ML[25]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \wregval_ML~88 (
// Equation(s):
// \wregval_ML~88_combout  = ( \wregval_ML[31]_OTERM131  & ( \wregval_ML[25]_OTERM97  & ( (\wregval_ML[31]_OTERM135  & ((!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[31]_OTERM133 ))) ) ) ) # ( !\wregval_ML[31]_OTERM131  & ( \wregval_ML[25]_OTERM97  & ( 
// (\wregval_ML[31]_OTERM135  & ((!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[31]_OTERM133 ))) ) ) ) # ( \wregval_ML[31]_OTERM131  & ( !\wregval_ML[25]_OTERM97  & ( \wregval_ML[31]_OTERM135  ) ) ) # ( !\wregval_ML[31]_OTERM131  & ( !\wregval_ML[25]_OTERM97  & 
// ( (\wregval_ML[31]_OTERM135  & ((!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[31]_OTERM133 ))) ) ) )

	.dataa(gnd),
	.datab(!\wregval_ML[31]_OTERM133 ),
	.datac(!\wregval_ML[31]_OTERM135 ),
	.datad(!\wregval_ML[25]_OTERM99 ),
	.datae(!\wregval_ML[31]_OTERM131 ),
	.dataf(!\wregval_ML[25]_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~88 .extended_lut = "off";
defparam \wregval_ML~88 .lut_mask = 64'h0F030F0F0F030F03;
defparam \wregval_ML~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \regs~7 (
// Equation(s):
// \regs~7_combout  = ( \regs_rtl_0|auto_generated|ram_block1a2  & ( ((regs_rtl_0_bypass[14] & !\regs~4_combout )) # (regs_rtl_0_bypass[13]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a2  & ( (regs_rtl_0_bypass[13] & ((!regs_rtl_0_bypass[14]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[14]),
	.datab(gnd),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[13]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~7 .extended_lut = "off";
defparam \regs~7 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N27
cyclonev_lcell_comb \regval1_DL[2]_NEW514 (
// Equation(s):
// \regval1_DL[2]_OTERM515  = ( regval1_DL[2] & ( \regs~7_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[2]_NEW514_RTM0516~combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[2] & ( \regs~7_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[2]_NEW514_RTM0516~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[2] & ( !\regs~7_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[2]_NEW514_RTM0516~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[2]_NEW514_RTM0516~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval1_DL[2]),
	.dataf(!\regs~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[2]_OTERM515 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[2]_NEW514 .extended_lut = "off";
defparam \regval1_DL[2]_NEW514 .lut_mask = 64'h0000008808080888;
defparam \regval1_DL[2]_NEW514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \regval1_DL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[2]_OTERM515 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[2] .is_wysiwyg = "true";
defparam \regval1_DL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \pcgood_B[2]~14 (
// Equation(s):
// \pcgood_B[2]~14_combout  = ( \sxtimm_DL[0]~DUPLICATE_q  & ( \isjump_DL~q  & ( !regval1_DL[2] ) ) ) # ( !\sxtimm_DL[0]~DUPLICATE_q  & ( \isjump_DL~q  & ( regval1_DL[2] ) ) ) # ( \sxtimm_DL[0]~DUPLICATE_q  & ( !\isjump_DL~q  & ( pcpred_DL[2] ) ) ) # ( 
// !\sxtimm_DL[0]~DUPLICATE_q  & ( !\isjump_DL~q  & ( pcpred_DL[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[2]),
	.datad(!pcpred_DL[2]),
	.datae(!\sxtimm_DL[0]~DUPLICATE_q ),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~14 .extended_lut = "off";
defparam \pcgood_B[2]~14 .lut_mask = 64'h00FF00FF0F0FF0F0;
defparam \pcgood_B[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( (!\isbranch_DL~q  & ((!pcpred_DL[2] $ (!\pcgood_B[2]~14_combout )))) # (\isbranch_DL~q  & (sxtimm_DL[0])) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  & ( 
// (!\isbranch_DL~q  & ((!pcpred_DL[2] $ (!\pcgood_B[2]~14_combout )))) # (\isbranch_DL~q  & (sxtimm_DL[0])) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( (!\isbranch_DL~q  & ((!pcpred_DL[2] $ (!\pcgood_B[2]~14_combout )))) # 
// (\isbranch_DL~q  & (sxtimm_DL[0])) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[2] $ (!\pcgood_B[2]~14_combout ) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!sxtimm_DL[0]),
	.datac(!pcpred_DL[2]),
	.datad(!\pcgood_B[2]~14_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'h0FF01BB11BB11BB1;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \pcgood_B[3]~0 (
// Equation(s):
// \pcgood_B[3]~0_combout  = ( pcpred_DL[3] & ( (!\isjump_DL~q ) # (\Add4~1_sumout ) ) ) # ( !pcpred_DL[3] & ( (\isjump_DL~q  & \Add4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(!pcpred_DL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~0 .extended_lut = "off";
defparam \pcgood_B[3]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pcgood_B[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[3] $ (((!\isbranch_DL~q  & (!\pcgood_B[3]~0_combout )) # (\isbranch_DL~q  & ((!\Add3~1_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  & 
// ( !pcpred_DL[3] $ (((!\isbranch_DL~q  & (!\pcgood_B[3]~0_combout )) # (\isbranch_DL~q  & ((!\Add3~1_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[3] $ (((!\isbranch_DL~q  & (!\pcgood_B[3]~0_combout )) # 
// (\isbranch_DL~q  & ((!\Add3~1_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcgood_B[3]~0_combout  $ (!pcpred_DL[3]) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\pcgood_B[3]~0_combout ),
	.datac(!pcpred_DL[3]),
	.datad(!\Add3~1_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'h3C3C2D782D782D78;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \pcgood_B[5]~16 (
// Equation(s):
// \pcgood_B[5]~16_combout  = ( \Add4~73_sumout  & ( (pcpred_DL[5]) # (\isjump_DL~q ) ) ) # ( !\Add4~73_sumout  & ( (!\isjump_DL~q  & pcpred_DL[5]) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(!pcpred_DL[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~16 .extended_lut = "off";
defparam \pcgood_B[5]~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcgood_B[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \Equal1~18 (
// Equation(s):
// \Equal1~18_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[5] $ (((!\isbranch_DL~q  & ((!\pcgood_B[5]~16_combout ))) # (\isbranch_DL~q  & (!\Add3~73_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[5] $ (((!\isbranch_DL~q  & ((!\pcgood_B[5]~16_combout ))) # (\isbranch_DL~q  & (!\Add3~73_sumout )))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[5] $ (((!\isbranch_DL~q  & ((!\pcgood_B[5]~16_combout ))) # 
// (\isbranch_DL~q  & (!\Add3~73_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[5] $ (!\pcgood_B[5]~16_combout ) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!pcpred_DL[5]),
	.datac(!\Add3~73_sumout ),
	.datad(!\pcgood_B[5]~16_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~18 .extended_lut = "off";
defparam \Equal1~18 .lut_mask = 64'h33CC369C369C369C;
defparam \Equal1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~14  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \pcpred_FL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[6] .is_wysiwyg = "true";
defparam \pcpred_FL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \pcpred_DL~7 (
// Equation(s):
// \pcpred_DL~7_combout  = ( \always3~2_combout  & ( pcpred_DL[6] ) ) # ( !\always3~2_combout  & ( pcpred_FL[6] ) )

	.dataa(!pcpred_FL[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[6]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~7 .extended_lut = "off";
defparam \pcpred_DL~7 .lut_mask = 64'h5555555500FF00FF;
defparam \pcpred_DL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N28
dffeas \pcpred_DL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[6] .is_wysiwyg = "true";
defparam \pcpred_DL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( sxtimm_DL[4] ) + ( pcpred_DL[6] ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( sxtimm_DL[4] ) + ( pcpred_DL[6] ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[6]),
	.datad(!sxtimm_DL[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N51
cyclonev_lcell_comb \pcgood_B[6]~17 (
// Equation(s):
// \pcgood_B[6]~17_combout  = ( \isjump_DL~q  & ( \Add4~77_sumout  ) ) # ( !\isjump_DL~q  & ( pcpred_DL[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[6]),
	.datad(!\Add4~77_sumout ),
	.datae(gnd),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~17 .extended_lut = "off";
defparam \pcgood_B[6]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcgood_B[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \Equal1~19 (
// Equation(s):
// \Equal1~19_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[6] $ (((!\isbranch_DL~q  & ((!\pcgood_B[6]~17_combout ))) # (\isbranch_DL~q  & (!\Add3~77_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[6] $ (((!\isbranch_DL~q  & ((!\pcgood_B[6]~17_combout ))) # (\isbranch_DL~q  & (!\Add3~77_sumout )))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[6] $ (((!\isbranch_DL~q  & ((!\pcgood_B[6]~17_combout ))) # 
// (\isbranch_DL~q  & (!\Add3~77_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcgood_B[6]~17_combout  $ (!pcpred_DL[6]) ) ) )

	.dataa(!\Add3~77_sumout ),
	.datab(!\pcgood_B[6]~17_combout ),
	.datac(!\isbranch_DL~q ),
	.datad(!pcpred_DL[6]),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~19 .extended_lut = "off";
defparam \Equal1~19 .lut_mask = 64'h33CC35CA35CA35CA;
defparam \Equal1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N27
cyclonev_lcell_comb \pcgood_B[4]~15 (
// Equation(s):
// \pcgood_B[4]~15_combout  = ( \Add4~69_sumout  & ( (pcplus_DL[4]) # (\isjump_DL~q ) ) ) # ( !\Add4~69_sumout  & ( (!\isjump_DL~q  & pcplus_DL[4]) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_DL[4]),
	.datae(gnd),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~15 .extended_lut = "off";
defparam \pcgood_B[4]~15 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \pcgood_B[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \Equal1~17 (
// Equation(s):
// \Equal1~17_combout  = ( \pcgood_B[4]~15_combout  & ( \Selector46~23_combout  & ( !pcplus_DL[4] $ (((\isbranch_DL~q  & !\Add3~69_sumout ))) ) ) ) # ( !\pcgood_B[4]~15_combout  & ( \Selector46~23_combout  & ( !pcplus_DL[4] $ (((!\isbranch_DL~q ) # 
// (!\Add3~69_sumout ))) ) ) ) # ( \pcgood_B[4]~15_combout  & ( !\Selector46~23_combout  & ( !pcplus_DL[4] $ (((\isbranch_DL~q  & (!\Add3~69_sumout  & \Selector46~25_combout )))) ) ) ) # ( !\pcgood_B[4]~15_combout  & ( !\Selector46~23_combout  & ( 
// !pcplus_DL[4] $ (((!\isbranch_DL~q ) # ((!\Add3~69_sumout ) # (!\Selector46~25_combout )))) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!pcplus_DL[4]),
	.datac(!\Add3~69_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(!\pcgood_B[4]~15_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~17 .extended_lut = "off";
defparam \Equal1~17 .lut_mask = 64'h3336CC9C36369C9C;
defparam \Equal1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N16
dffeas \pcpred_FL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[7] .is_wysiwyg = "true";
defparam \pcpred_FL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \pcplus_DL~12 (
// Equation(s):
// \pcplus_DL~12_combout  = ( \always3~2_combout  & ( pcpred_DL[7] ) ) # ( !\always3~2_combout  & ( pcpred_FL[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[7]),
	.datad(!pcpred_DL[7]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~12 .extended_lut = "off";
defparam \pcplus_DL~12 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcplus_DL~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N16
dffeas \pcpred_DL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[7] .is_wysiwyg = "true";
defparam \pcpred_DL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N15
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( sxtimm_DL[5] ) + ( pcpred_DL[7] ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( sxtimm_DL[5] ) + ( pcpred_DL[7] ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[7]),
	.datad(!sxtimm_DL[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \pcpred_DL[7]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N9
cyclonev_lcell_comb \pcgood_B[7]~18 (
// Equation(s):
// \pcgood_B[7]~18_combout  = ( \isjump_DL~q  & ( \Add4~81_sumout  ) ) # ( !\isjump_DL~q  & ( \pcpred_DL[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcpred_DL[7]~DUPLICATE_q ),
	.datad(!\Add4~81_sumout ),
	.datae(gnd),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~18 .extended_lut = "off";
defparam \pcgood_B[7]~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcgood_B[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \Equal1~20 (
// Equation(s):
// \Equal1~20_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !\pcpred_DL[7]~DUPLICATE_q  $ (((!\isbranch_DL~q  & ((!\pcgood_B[7]~18_combout ))) # (\isbranch_DL~q  & (!\Add3~81_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !\pcpred_DL[7]~DUPLICATE_q  $ (((!\isbranch_DL~q  & ((!\pcgood_B[7]~18_combout ))) # (\isbranch_DL~q  & (!\Add3~81_sumout )))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcpred_DL[7]~DUPLICATE_q  $ 
// (((!\isbranch_DL~q  & ((!\pcgood_B[7]~18_combout ))) # (\isbranch_DL~q  & (!\Add3~81_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcpred_DL[7]~DUPLICATE_q  $ (!\pcgood_B[7]~18_combout ) ) ) )

	.dataa(!\Add3~81_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcpred_DL[7]~DUPLICATE_q ),
	.datad(!\pcgood_B[7]~18_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~20 .extended_lut = "off";
defparam \Equal1~20 .lut_mask = 64'h0FF01ED21ED21ED2;
defparam \Equal1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \Equal1~21 (
// Equation(s):
// \Equal1~21_combout  = ( !\Equal1~17_combout  & ( !\Equal1~20_combout  & ( (!\Equal1~15_combout  & (!\Equal1~16_combout  & (!\Equal1~18_combout  & !\Equal1~19_combout ))) ) ) )

	.dataa(!\Equal1~15_combout ),
	.datab(!\Equal1~16_combout ),
	.datac(!\Equal1~18_combout ),
	.datad(!\Equal1~19_combout ),
	.datae(!\Equal1~17_combout ),
	.dataf(!\Equal1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~21 .extended_lut = "off";
defparam \Equal1~21 .lut_mask = 64'h8000000000000000;
defparam \Equal1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \pcgood_B[17]~2 (
// Equation(s):
// \pcgood_B[17]~2_combout  = ( pcpred_DL[17] & ( \Add4~5_sumout  ) ) # ( !pcpred_DL[17] & ( \Add4~5_sumout  & ( \isjump_DL~q  ) ) ) # ( pcpred_DL[17] & ( !\Add4~5_sumout  & ( !\isjump_DL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(gnd),
	.datae(!pcpred_DL[17]),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~2 .extended_lut = "off";
defparam \pcgood_B[17]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \pcgood_B[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \Selector46~23_combout  & ( \Selector46~25_combout  & ( !pcpred_DL[17] $ (((!\isbranch_DL~q  & (!\pcgood_B[17]~2_combout )) # (\isbranch_DL~q  & ((!\Add3~5_sumout ))))) ) ) ) # ( !\Selector46~23_combout  & ( \Selector46~25_combout  
// & ( !pcpred_DL[17] $ (((!\isbranch_DL~q  & (!\pcgood_B[17]~2_combout )) # (\isbranch_DL~q  & ((!\Add3~5_sumout ))))) ) ) ) # ( \Selector46~23_combout  & ( !\Selector46~25_combout  & ( !pcpred_DL[17] $ (((!\isbranch_DL~q  & (!\pcgood_B[17]~2_combout )) # 
// (\isbranch_DL~q  & ((!\Add3~5_sumout ))))) ) ) ) # ( !\Selector46~23_combout  & ( !\Selector46~25_combout  & ( !\pcgood_B[17]~2_combout  $ (!pcpred_DL[17]) ) ) )

	.dataa(!\pcgood_B[17]~2_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!pcpred_DL[17]),
	.datad(!\Add3~5_sumout ),
	.datae(!\Selector46~23_combout ),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h5A5A4B784B784B78;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \pcgood_B[21]~6 (
// Equation(s):
// \pcgood_B[21]~6_combout  = ( pcpred_DL[21] & ( (!\isjump_DL~q ) # (\Add4~21_sumout ) ) ) # ( !pcpred_DL[21] & ( (\isjump_DL~q  & \Add4~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!\Add4~21_sumout ),
	.datae(gnd),
	.dataf(!pcpred_DL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~6 .extended_lut = "off";
defparam \pcgood_B[21]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pcgood_B[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \pcgood_B[21]~6_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[21] $ (((\isbranch_DL~q  & !\Add3~21_sumout ))) ) ) ) # ( !\pcgood_B[21]~6_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[21] $ (((!\isbranch_DL~q ) # 
// (!\Add3~21_sumout ))) ) ) ) # ( \pcgood_B[21]~6_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[21] $ (((\isbranch_DL~q  & (!\Add3~21_sumout  & \Selector46~25_combout )))) ) ) ) # ( !\pcgood_B[21]~6_combout  & ( !\Selector46~23_combout  & ( 
// !pcpred_DL[21] $ (((!\isbranch_DL~q ) # ((!\Add3~21_sumout ) # (!\Selector46~25_combout )))) ) ) )

	.dataa(!pcpred_DL[21]),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(!\pcgood_B[21]~6_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h5556AA9A56569A9A;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \pcgood_B[18]~3 (
// Equation(s):
// \pcgood_B[18]~3_combout  = ( \Add4~9_sumout  & ( (pcpred_DL[18]) # (\isjump_DL~q ) ) ) # ( !\Add4~9_sumout  & ( (!\isjump_DL~q  & pcpred_DL[18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[18]),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~3 .extended_lut = "off";
defparam \pcgood_B[18]~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[18] $ (((!\isbranch_DL~q  & (!\pcgood_B[18]~3_combout )) # (\isbranch_DL~q  & ((!\Add3~9_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[18] $ (((!\isbranch_DL~q  & (!\pcgood_B[18]~3_combout )) # (\isbranch_DL~q  & ((!\Add3~9_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[18] $ (((!\isbranch_DL~q  & (!\pcgood_B[18]~3_combout )) # 
// (\isbranch_DL~q  & ((!\Add3~9_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[18] $ (!\pcgood_B[18]~3_combout ) ) ) )

	.dataa(!pcpred_DL[18]),
	.datab(!\pcgood_B[18]~3_combout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\isbranch_DL~q ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h6666665A665A665A;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[22] $ (((!\isbranch_DL~q  & (!\pcgood_B[22]~7_combout )) # (\isbranch_DL~q  & ((!\Add3~25_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[22] $ (((!\isbranch_DL~q  & (!\pcgood_B[22]~7_combout )) # (\isbranch_DL~q  & ((!\Add3~25_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[22] $ (((!\isbranch_DL~q  & (!\pcgood_B[22]~7_combout )) # 
// (\isbranch_DL~q  & ((!\Add3~25_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[22] $ (!\pcgood_B[22]~7_combout ) ) ) )

	.dataa(!pcpred_DL[22]),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[22]~7_combout ),
	.datad(!\Add3~25_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h5A5A596A596A596A;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \pcgood_B[20]~5 (
// Equation(s):
// \pcgood_B[20]~5_combout  = ( \Add4~17_sumout  & ( (\isjump_DL~q ) # (pcpred_DL[20]) ) ) # ( !\Add4~17_sumout  & ( (pcpred_DL[20] & !\isjump_DL~q ) ) )

	.dataa(gnd),
	.datab(!pcpred_DL[20]),
	.datac(!\isjump_DL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~5 .extended_lut = "off";
defparam \pcgood_B[20]~5 .lut_mask = 64'h303030303F3F3F3F;
defparam \pcgood_B[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \pcgood_B[20]~5_combout  & ( \Selector46~25_combout  & ( !pcpred_DL[20] $ (((\isbranch_DL~q  & !\Add3~17_sumout ))) ) ) ) # ( !\pcgood_B[20]~5_combout  & ( \Selector46~25_combout  & ( !pcpred_DL[20] $ (((!\isbranch_DL~q ) # 
// (!\Add3~17_sumout ))) ) ) ) # ( \pcgood_B[20]~5_combout  & ( !\Selector46~25_combout  & ( !pcpred_DL[20] $ (((\isbranch_DL~q  & (!\Add3~17_sumout  & \Selector46~23_combout )))) ) ) ) # ( !\pcgood_B[20]~5_combout  & ( !\Selector46~25_combout  & ( 
// !pcpred_DL[20] $ (((!\isbranch_DL~q ) # ((!\Add3~17_sumout ) # (!\Selector46~23_combout )))) ) ) )

	.dataa(!pcpred_DL[20]),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~17_sumout ),
	.datad(!\Selector46~23_combout ),
	.datae(!\pcgood_B[20]~5_combout ),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h5556AA9A56569A9A;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \pcgood_B[19]~4 (
// Equation(s):
// \pcgood_B[19]~4_combout  = ( \Add4~13_sumout  & ( (pcpred_DL[19]) # (\isjump_DL~q ) ) ) # ( !\Add4~13_sumout  & ( (!\isjump_DL~q  & pcpred_DL[19]) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(!pcpred_DL[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~4 .extended_lut = "off";
defparam \pcgood_B[19]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcgood_B[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( pcpred_DL[19] & ( \Selector46~23_combout  & ( (!\isbranch_DL~q  & ((!\pcgood_B[19]~4_combout ))) # (\isbranch_DL~q  & (!\Add3~13_sumout )) ) ) ) # ( !pcpred_DL[19] & ( \Selector46~23_combout  & ( (!\isbranch_DL~q  & 
// ((\pcgood_B[19]~4_combout ))) # (\isbranch_DL~q  & (\Add3~13_sumout )) ) ) ) # ( pcpred_DL[19] & ( !\Selector46~23_combout  & ( (!\isbranch_DL~q  & (((!\pcgood_B[19]~4_combout )))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & 
// ((!\pcgood_B[19]~4_combout ))) # (\Selector46~25_combout  & (!\Add3~13_sumout )))) ) ) ) # ( !pcpred_DL[19] & ( !\Selector46~23_combout  & ( (!\isbranch_DL~q  & (((\pcgood_B[19]~4_combout )))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & 
// ((\pcgood_B[19]~4_combout ))) # (\Selector46~25_combout  & (\Add3~13_sumout )))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[19]~4_combout ),
	.datad(!\Selector46~25_combout ),
	.datae(!pcpred_DL[19]),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0F1DF0E21D1DE2E2;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( !\Equal1~3_combout  & ( !\Equal1~2_combout  & ( (!\Equal1~0_combout  & (!\Equal1~4_combout  & (!\Equal1~1_combout  & !\Equal1~5_combout ))) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\Equal1~4_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(!\Equal1~5_combout ),
	.datae(!\Equal1~3_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h8000000000000000;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N27
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( sxtimm_DL[9] ) + ( pcpred_DL[11] ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( sxtimm_DL[9] ) + ( pcpred_DL[11] ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[11]),
	.datad(!sxtimm_DL[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( pcpred_DL[12] ) + ( sxtimm_DL[10] ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( pcpred_DL[12] ) + ( sxtimm_DL[10] ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!pcpred_DL[12]),
	.datac(!sxtimm_DL[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( pcpred_DL[13] ) + ( \sxtimm_DL[11]~DUPLICATE_q  ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( pcpred_DL[13] ) + ( \sxtimm_DL[11]~DUPLICATE_q  ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[11]~DUPLICATE_q ),
	.datad(!pcpred_DL[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( sxtimm_DL[12] ) + ( pcpred_DL[14] ) + ( \Add3~106  ))
// \Add3~110  = CARRY(( sxtimm_DL[12] ) + ( pcpred_DL[14] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[14]),
	.datad(!sxtimm_DL[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \Equal1~30 (
// Equation(s):
// \Equal1~30_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & (!\pcgood_B[14]~24_combout )) # (\isbranch_DL~q  & ((!\Add3~109_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & (!\pcgood_B[14]~24_combout )) # (\isbranch_DL~q  & ((!\Add3~109_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[14] $ (((!\isbranch_DL~q  & 
// (!\pcgood_B[14]~24_combout )) # (\isbranch_DL~q  & ((!\Add3~109_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[14] $ (!\pcgood_B[14]~24_combout ) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!pcpred_DL[14]),
	.datac(!\pcgood_B[14]~24_combout ),
	.datad(!\Add3~109_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~30 .extended_lut = "off";
defparam \Equal1~30 .lut_mask = 64'h3C3C396C396C396C;
defparam \Equal1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Equal1~28 (
// Equation(s):
// \Equal1~28_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[12] $ (((!\isbranch_DL~q  & (!\pcgood_B[12]~22_combout )) # (\isbranch_DL~q  & ((!\Add3~101_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !pcpred_DL[12] $ (((!\isbranch_DL~q  & (!\pcgood_B[12]~22_combout )) # (\isbranch_DL~q  & ((!\Add3~101_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[12] $ (((!\isbranch_DL~q  & 
// (!\pcgood_B[12]~22_combout )) # (\isbranch_DL~q  & ((!\Add3~101_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcgood_B[12]~22_combout  $ (!pcpred_DL[12]) ) ) )

	.dataa(!\pcgood_B[12]~22_combout ),
	.datab(!pcpred_DL[12]),
	.datac(!\isbranch_DL~q ),
	.datad(!\Add3~101_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~28 .extended_lut = "off";
defparam \Equal1~28 .lut_mask = 64'h6666636C636C636C;
defparam \Equal1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \pcgood_B[16]~26 (
// Equation(s):
// \pcgood_B[16]~26_combout  = ( pcpred_DL[16] & ( (!\isjump_DL~q ) # (\Add4~117_sumout ) ) ) # ( !pcpred_DL[16] & ( (\isjump_DL~q  & \Add4~117_sumout ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~117_sumout ),
	.datae(gnd),
	.dataf(!pcpred_DL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~26 .extended_lut = "off";
defparam \pcgood_B[16]~26 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcgood_B[16]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \Equal1~32_Duplicate (
// Equation(s):
// \Equal1~32_Duplicate_36  = ( \Selector46~25_combout  & ( \pcgood_B[16]~26_combout  & ( !pcpred_DL[16] $ (((!\Add3~117_sumout  & \isbranch_DL~q ))) ) ) ) # ( !\Selector46~25_combout  & ( \pcgood_B[16]~26_combout  & ( !pcpred_DL[16] $ (((!\Add3~117_sumout  
// & (\isbranch_DL~q  & \Selector46~23_combout )))) ) ) ) # ( \Selector46~25_combout  & ( !\pcgood_B[16]~26_combout  & ( !pcpred_DL[16] $ (((!\Add3~117_sumout ) # (!\isbranch_DL~q ))) ) ) ) # ( !\Selector46~25_combout  & ( !\pcgood_B[16]~26_combout  & ( 
// !pcpred_DL[16] $ (((!\Add3~117_sumout ) # ((!\isbranch_DL~q ) # (!\Selector46~23_combout )))) ) ) )

	.dataa(!pcpred_DL[16]),
	.datab(!\Add3~117_sumout ),
	.datac(!\isbranch_DL~q ),
	.datad(!\Selector46~23_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\pcgood_B[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~32_Duplicate_36 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~32_Duplicate .extended_lut = "off";
defparam \Equal1~32_Duplicate .lut_mask = 64'h55565656AAA6A6A6;
defparam \Equal1~32_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \pcgood_B[13]~23 (
// Equation(s):
// \pcgood_B[13]~23_combout  = ( \Add4~105_sumout  & ( \isjump_DL~q  ) ) # ( \Add4~105_sumout  & ( !\isjump_DL~q  & ( pcpred_DL[13] ) ) ) # ( !\Add4~105_sumout  & ( !\isjump_DL~q  & ( pcpred_DL[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[13]),
	.datad(gnd),
	.datae(!\Add4~105_sumout ),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~23 .extended_lut = "off";
defparam \pcgood_B[13]~23 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcgood_B[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \Equal1~29 (
// Equation(s):
// \Equal1~29_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[13] $ (((!\isbranch_DL~q  & ((!\pcgood_B[13]~23_combout ))) # (\isbranch_DL~q  & (!\Add3~105_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !pcpred_DL[13] $ (((!\isbranch_DL~q  & ((!\pcgood_B[13]~23_combout ))) # (\isbranch_DL~q  & (!\Add3~105_sumout )))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[13] $ (((!\isbranch_DL~q  & 
// ((!\pcgood_B[13]~23_combout ))) # (\isbranch_DL~q  & (!\Add3~105_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[13] $ (!\pcgood_B[13]~23_combout ) ) ) )

	.dataa(!\Add3~105_sumout ),
	.datab(!pcpred_DL[13]),
	.datac(!\isbranch_DL~q ),
	.datad(!\pcgood_B[13]~23_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~29 .extended_lut = "off";
defparam \Equal1~29 .lut_mask = 64'h33CC36C636C636C6;
defparam \Equal1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \pcgood_B[11]~21 (
// Equation(s):
// \pcgood_B[11]~21_combout  = ( \Add4~97_sumout  & ( \isjump_DL~q  ) ) # ( \Add4~97_sumout  & ( !\isjump_DL~q  & ( pcpred_DL[11] ) ) ) # ( !\Add4~97_sumout  & ( !\isjump_DL~q  & ( pcpred_DL[11] ) ) )

	.dataa(gnd),
	.datab(!pcpred_DL[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~97_sumout ),
	.dataf(!\isjump_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~21 .extended_lut = "off";
defparam \pcgood_B[11]~21 .lut_mask = 64'h333333330000FFFF;
defparam \pcgood_B[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \Equal1~27 (
// Equation(s):
// \Equal1~27_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[11] $ (((!\isbranch_DL~q  & (!\pcgood_B[11]~21_combout )) # (\isbranch_DL~q  & ((!\Add3~97_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !pcpred_DL[11] $ (((!\isbranch_DL~q  & (!\pcgood_B[11]~21_combout )) # (\isbranch_DL~q  & ((!\Add3~97_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[11] $ (((!\isbranch_DL~q  & 
// (!\pcgood_B[11]~21_combout )) # (\isbranch_DL~q  & ((!\Add3~97_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[11] $ (!\pcgood_B[11]~21_combout ) ) ) )

	.dataa(!pcpred_DL[11]),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[11]~21_combout ),
	.datad(!\Add3~97_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~27 .extended_lut = "off";
defparam \Equal1~27 .lut_mask = 64'h5A5A596A596A596A;
defparam \Equal1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \pcgood_B[15]~25 (
// Equation(s):
// \pcgood_B[15]~25_combout  = ( \Add4~113_sumout  & ( (pcpred_DL[15]) # (\isjump_DL~q ) ) ) # ( !\Add4~113_sumout  & ( (!\isjump_DL~q  & pcpred_DL[15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[15]),
	.datae(gnd),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~25 .extended_lut = "off";
defparam \pcgood_B[15]~25 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \Equal1~31 (
// Equation(s):
// \Equal1~31_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[15] $ (((!\isbranch_DL~q  & (!\pcgood_B[15]~25_combout )) # (\isbranch_DL~q  & ((!\Add3~113_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( 
// \Selector46~23_combout  & ( !pcpred_DL[15] $ (((!\isbranch_DL~q  & (!\pcgood_B[15]~25_combout )) # (\isbranch_DL~q  & ((!\Add3~113_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[15] $ (((!\isbranch_DL~q  & 
// (!\pcgood_B[15]~25_combout )) # (\isbranch_DL~q  & ((!\Add3~113_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !\pcgood_B[15]~25_combout  $ (!pcpred_DL[15]) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\pcgood_B[15]~25_combout ),
	.datac(!\Add3~113_sumout ),
	.datad(!pcpred_DL[15]),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~31 .extended_lut = "off";
defparam \Equal1~31 .lut_mask = 64'h33CC27D827D827D8;
defparam \Equal1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \Equal1~33 (
// Equation(s):
// \Equal1~33_combout  = ( !\Equal1~27_combout  & ( !\Equal1~31_combout  & ( (!\Equal1~30_combout  & (!\Equal1~28_combout  & (!\Equal1~32_Duplicate_36  & !\Equal1~29_combout ))) ) ) )

	.dataa(!\Equal1~30_combout ),
	.datab(!\Equal1~28_combout ),
	.datac(!\Equal1~32_Duplicate_36 ),
	.datad(!\Equal1~29_combout ),
	.datae(!\Equal1~27_combout ),
	.dataf(!\Equal1~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~33 .extended_lut = "off";
defparam \Equal1~33 .lut_mask = 64'h8000000000000000;
defparam \Equal1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \pcpred_FL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[9] .is_wysiwyg = "true";
defparam \pcpred_FL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \pcpred_DL~8 (
// Equation(s):
// \pcpred_DL~8_combout  = ( pcpred_DL[9] & ( (\always3~2_combout ) # (pcpred_FL[9]) ) ) # ( !pcpred_DL[9] & ( (pcpred_FL[9] & !\always3~2_combout ) ) )

	.dataa(!pcpred_FL[9]),
	.datab(gnd),
	.datac(!\always3~2_combout ),
	.datad(gnd),
	.datae(!pcpred_DL[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~8 .extended_lut = "off";
defparam \pcpred_DL~8 .lut_mask = 64'h50505F5F50505F5F;
defparam \pcpred_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N49
dffeas \pcpred_DL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[9] .is_wysiwyg = "true";
defparam \pcpred_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \pcgood_B[9]~20 (
// Equation(s):
// \pcgood_B[9]~20_combout  = ( pcpred_DL[9] & ( \Add4~89_sumout  ) ) # ( !pcpred_DL[9] & ( \Add4~89_sumout  & ( \isjump_DL~q  ) ) ) # ( pcpred_DL[9] & ( !\Add4~89_sumout  & ( !\isjump_DL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(gnd),
	.datae(!pcpred_DL[9]),
	.dataf(!\Add4~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~20 .extended_lut = "off";
defparam \pcgood_B[9]~20 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \pcgood_B[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( sxtimm_DL[6] ) + ( pcpred_DL[8] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( sxtimm_DL[6] ) + ( pcpred_DL[8] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[8]),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N21
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( pcpred_DL[9] ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( pcpred_DL[9] ) + ( \sxtimm_DL[7]~DUPLICATE_q  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[7]~DUPLICATE_q ),
	.datad(!pcpred_DL[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \Equal1~25 (
// Equation(s):
// \Equal1~25_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[9] $ (((!\isbranch_DL~q  & (!\pcgood_B[9]~20_combout )) # (\isbranch_DL~q  & ((!\Add3~89_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[9] $ (((!\isbranch_DL~q  & (!\pcgood_B[9]~20_combout )) # (\isbranch_DL~q  & ((!\Add3~89_sumout ))))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[9] $ (((!\isbranch_DL~q  & (!\pcgood_B[9]~20_combout )) # 
// (\isbranch_DL~q  & ((!\Add3~89_sumout ))))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[9] $ (!\pcgood_B[9]~20_combout ) ) ) )

	.dataa(!pcpred_DL[9]),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[9]~20_combout ),
	.datad(!\Add3~89_sumout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~25 .extended_lut = "off";
defparam \Equal1~25 .lut_mask = 64'h5A5A596A596A596A;
defparam \Equal1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \pcgood_B[8]~19 (
// Equation(s):
// \pcgood_B[8]~19_combout  = ( pcpred_DL[8] & ( \Add4~85_sumout  ) ) # ( !pcpred_DL[8] & ( \Add4~85_sumout  & ( \isjump_DL~q  ) ) ) # ( pcpred_DL[8] & ( !\Add4~85_sumout  & ( !\isjump_DL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(gnd),
	.datae(!pcpred_DL[8]),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~19 .extended_lut = "off";
defparam \pcgood_B[8]~19 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \pcgood_B[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Equal1~24 (
// Equation(s):
// \Equal1~24_combout  = ( \Selector46~25_combout  & ( \Selector46~23_combout  & ( !pcpred_DL[8] $ (((!\isbranch_DL~q  & ((!\pcgood_B[8]~19_combout ))) # (\isbranch_DL~q  & (!\Add3~85_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( \Selector46~23_combout  
// & ( !pcpred_DL[8] $ (((!\isbranch_DL~q  & ((!\pcgood_B[8]~19_combout ))) # (\isbranch_DL~q  & (!\Add3~85_sumout )))) ) ) ) # ( \Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[8] $ (((!\isbranch_DL~q  & ((!\pcgood_B[8]~19_combout ))) # 
// (\isbranch_DL~q  & (!\Add3~85_sumout )))) ) ) ) # ( !\Selector46~25_combout  & ( !\Selector46~23_combout  & ( !pcpred_DL[8] $ (!\pcgood_B[8]~19_combout ) ) ) )

	.dataa(!pcpred_DL[8]),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~85_sumout ),
	.datad(!\pcgood_B[8]~19_combout ),
	.datae(!\Selector46~25_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~24 .extended_lut = "off";
defparam \Equal1~24 .lut_mask = 64'h55AA569A569A569A;
defparam \Equal1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N45
cyclonev_lcell_comb \Selector46~8_Duplicate (
// Equation(s):
// \Selector46~8_Duplicate_31  = ( \ShiftRight0~0_combout  & ( (\ShiftRight0~1_combout  & (!\alufunc_DL[0]~DUPLICATE_q  & (\aluin2_A[4]~4_combout  & \ShiftRight0~2_combout ))) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~8_Duplicate_31 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~8_Duplicate .extended_lut = "off";
defparam \Selector46~8_Duplicate .lut_mask = 64'h0000000000040004;
defparam \Selector46~8_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \Selector46~7_RESYN1048 (
// Equation(s):
// \Selector46~7_RESYN1048_BDD1049  = ( !\ShiftLeft0~4_combout  & ( (\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[4]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_RESYN1048_BDD1049 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7_RESYN1048 .extended_lut = "off";
defparam \Selector46~7_RESYN1048 .lut_mask = 64'h0F000F0000000000;
defparam \Selector46~7_RESYN1048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N15
cyclonev_lcell_comb \Selector46~7 (
// Equation(s):
// \Selector46~7_combout  = ( \Selector46~7_RESYN1048_BDD1049  & ( \Selector15~0_combout  & ( (!\ShiftRight0~1_combout ) # ((!\ShiftRight0~0_combout ) # ((!\ShiftRight0~2_combout ) # (\ShiftLeft0~2_combout ))) ) ) ) # ( !\Selector46~7_RESYN1048_BDD1049  & ( 
// \Selector15~0_combout  & ( (!\ShiftRight0~1_combout ) # ((!\ShiftRight0~0_combout ) # (!\ShiftRight0~2_combout )) ) ) ) # ( \Selector46~7_RESYN1048_BDD1049  & ( !\Selector15~0_combout  & ( (\ShiftRight0~1_combout  & (\ShiftRight0~0_combout  & 
// (\ShiftRight0~2_combout  & \ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\Selector46~7_RESYN1048_BDD1049 ),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~7 .extended_lut = "off";
defparam \Selector46~7 .lut_mask = 64'h00000001FEFEFEFF;
defparam \Selector46~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N6
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \ShiftRight0~0_combout  & ( (\ShiftRight0~2_combout  & (!\alufunc_DL[0]~DUPLICATE_q  & (\ShiftRight0~1_combout  & !\aluin2_A[4]~4_combout ))) ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'h0000000004000400;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[2] & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[3]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[2] & ( (!\aluin2_A[0]~0_combout  & (\regval1_DL[0]~DUPLICATE_q )) # 
// (\aluin2_A[0]~0_combout  & ((\regval1_DL[1]~DUPLICATE_q ))) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[2] & ( (\aluin2_A[0]~0_combout  & regval1_DL[3]) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[2] & ( (!\aluin2_A[0]~0_combout  & 
// (\regval1_DL[0]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((\regval1_DL[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_DL[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!regval1_DL[3]),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h447703034477CFCF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( \regval1_DL[7]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[5] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout 
//  & ( regval1_DL[6] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[4]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[4]~DUPLICATE_q ),
	.datab(!\regval1_DL[7]~DUPLICATE_q ),
	.datac(!regval1_DL[5]),
	.datad(!regval1_DL[6]),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \ShiftRight0~3_Duplicate (
// Equation(s):
// \ShiftRight0~3_Duplicate_65  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[11]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( \regval1_DL[10]~_Duplicate_54  ) ) ) # ( \aluin2_A[0]~0_combout  & ( 
// !\aluin2_A[1]~1_combout  & ( \regval1_DL[9]~_Duplicate_45DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( regval1_DL[8] ) ) )

	.dataa(!\regval1_DL[11]~DUPLICATE_q ),
	.datab(!\regval1_DL[10]~_Duplicate_54 ),
	.datac(!regval1_DL[8]),
	.datad(!\regval1_DL[9]~_Duplicate_45DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_Duplicate_65 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3_Duplicate .extended_lut = "off";
defparam \ShiftRight0~3_Duplicate .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \aluin2_A[2]~2_combout  & ( \ShiftRight0~3_Duplicate_65  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftRight0~48_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~4_combout )) ) ) ) # ( !\aluin2_A[2]~2_combout  & ( 
// \ShiftRight0~3_Duplicate_65  & ( (\aluin2_A[3]~3_combout ) # (\ShiftRight0~47_combout ) ) ) ) # ( \aluin2_A[2]~2_combout  & ( !\ShiftRight0~3_Duplicate_65  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftRight0~48_combout ))) # (\aluin2_A[3]~3_combout  & 
// (\ShiftRight0~4_combout )) ) ) ) # ( !\aluin2_A[2]~2_combout  & ( !\ShiftRight0~3_Duplicate_65  & ( (\ShiftRight0~47_combout  & !\aluin2_A[3]~3_combout ) ) ) )

	.dataa(!\ShiftRight0~47_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!\aluin2_A[3]~3_combout ),
	.datae(!\aluin2_A[2]~2_combout ),
	.dataf(!\ShiftRight0~3_Duplicate_65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h55000F3355FF0F33;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \ShiftRight0~31_Duplicate (
// Equation(s):
// \ShiftRight0~31_Duplicate_64  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~10_combout  & ( ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~5_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~6_combout )))) # (\aluin2_A[3]~3_combout ) ) ) ) # ( 
// !\ShiftRight0~9_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout  & (((\ShiftRight0~5_combout )) # (\aluin2_A[3]~3_combout ))) # (\aluin2_A[2]~2_combout  & (!\aluin2_A[3]~3_combout  & ((\ShiftRight0~6_combout )))) ) ) ) # ( 
// \ShiftRight0~9_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout  & (!\aluin2_A[3]~3_combout  & (\ShiftRight0~5_combout ))) # (\aluin2_A[2]~2_combout  & (((\ShiftRight0~6_combout )) # (\aluin2_A[3]~3_combout ))) ) ) ) # ( 
// !\ShiftRight0~9_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~5_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~6_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31_Duplicate .extended_lut = "off";
defparam \ShiftRight0~31_Duplicate .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftRight0~31_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \Selector46~9 (
// Equation(s):
// \Selector46~9_combout  = ( \ShiftRight0~49_combout  & ( \ShiftRight0~31_Duplicate_64  & ( (\Selector46~2_combout  & (((\Selector46~4_combout ) # (\Selector46~7_combout )) # (\Selector46~8_Duplicate_31 ))) ) ) ) # ( !\ShiftRight0~49_combout  & ( 
// \ShiftRight0~31_Duplicate_64  & ( (\Selector46~2_combout  & ((\Selector46~7_combout ) # (\Selector46~8_Duplicate_31 ))) ) ) ) # ( \ShiftRight0~49_combout  & ( !\ShiftRight0~31_Duplicate_64  & ( (\Selector46~2_combout  & ((\Selector46~4_combout ) # 
// (\Selector46~7_combout ))) ) ) ) # ( !\ShiftRight0~49_combout  & ( !\ShiftRight0~31_Duplicate_64  & ( (\Selector46~2_combout  & \Selector46~7_combout ) ) ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\Selector46~8_Duplicate_31 ),
	.datac(!\Selector46~7_combout ),
	.datad(!\Selector46~4_combout ),
	.datae(!\ShiftRight0~49_combout ),
	.dataf(!\ShiftRight0~31_Duplicate_64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~9 .extended_lut = "off";
defparam \Selector46~9 .lut_mask = 64'h0505055515151555;
defparam \Selector46~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \Add1~105_sumout  & ( \Add2~105_sumout  & ( (!\alufunc_DL[2]~DUPLICATE_q ) # (!alufunc_DL[3] $ (((!\regval1_DL[0]~DUPLICATE_q ) # (!\aluin2_A[0]~0_combout )))) ) ) ) # ( !\Add1~105_sumout  & ( \Add2~105_sumout  & ( 
// !alufunc_DL[3] $ (((!\regval1_DL[0]~DUPLICATE_q ) # ((!\aluin2_A[0]~0_combout ) # (!\alufunc_DL[2]~DUPLICATE_q )))) ) ) ) # ( \Add1~105_sumout  & ( !\Add2~105_sumout  & ( !alufunc_DL[3] $ (((\alufunc_DL[2]~DUPLICATE_q  & ((!\regval1_DL[0]~DUPLICATE_q ) # 
// (!\aluin2_A[0]~0_combout ))))) ) ) ) # ( !\Add1~105_sumout  & ( !\Add2~105_sumout  & ( (\alufunc_DL[2]~DUPLICATE_q  & (!alufunc_DL[3] $ (((!\regval1_DL[0]~DUPLICATE_q ) # (!\aluin2_A[0]~0_combout ))))) ) ) )

	.dataa(!\regval1_DL[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!alufunc_DL[3]),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(!\Add1~105_sumout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h001EF01E0F1EFF1E;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \Selector46~24 (
// Equation(s):
// \Selector46~24_combout  = ( \alufunc_DL[5]~DUPLICATE_q  & ( \Selector46~23_combout  ) ) # ( !\alufunc_DL[5]~DUPLICATE_q  & ( \Selector46~23_combout  ) ) # ( \alufunc_DL[5]~DUPLICATE_q  & ( !\Selector46~23_combout  & ( (((\Selector46~10_combout  & 
// \Selector46~5_combout )) # (\Selector46~9_combout )) # (\Selector46~26_combout ) ) ) )

	.dataa(!\Selector46~10_combout ),
	.datab(!\Selector46~26_combout ),
	.datac(!\Selector46~9_combout ),
	.datad(!\Selector46~5_combout ),
	.datae(!\alufunc_DL[5]~DUPLICATE_q ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~24 .extended_lut = "off";
defparam \Selector46~24 .lut_mask = 64'h00003F7FFFFFFFFF;
defparam \Selector46~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( pcpred_DL[1] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( pcpred_DL[1] & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isjump_DL~q ) # 
// ((\isbranch_DL~q  & \Selector46~24_combout )))) ) ) ) # ( \regval1_DL[1]~DUPLICATE_q  & ( !pcpred_DL[1] & ( (\isjump_DL~q  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isbranch_DL~q ) # (!\Selector46~24_combout )))) ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(!\isbranch_DL~q ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector46~24_combout ),
	.datae(!\regval1_DL[1]~DUPLICATE_q ),
	.dataf(!pcpred_DL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h000005040A0B0F0F;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N10
dffeas \PC[1]_NEW_REG577 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM578 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG577 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \Equal1~34_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) # ( !\Equal1~34_combout  & ( (!\isnop_DL~q ) # (!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isnop_DL~q ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N58
dffeas \PC[1]_NEW_REG575 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM576 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG575 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG575 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \PC[1]_NEW_REG573 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]_OTERM331 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]_OTERM574 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]_NEW_REG573 .is_wysiwyg = "true";
defparam \PC[1]_NEW_REG573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \PC[1]_NEW330 (
// Equation(s):
// \PC[1]_OTERM331  = ( \PC[1]_OTERM574  & ( (!\PC[1]_OTERM576 ) # (\PC[1]_OTERM578 ) ) ) # ( !\PC[1]_OTERM574  & ( (\PC[1]_OTERM578  & \PC[1]_OTERM576 ) ) )

	.dataa(!\PC[1]_OTERM578 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[1]_OTERM576 ),
	.datae(!\PC[1]_OTERM574 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]_OTERM331 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]_NEW330 .extended_lut = "off";
defparam \PC[1]_NEW330 .lut_mask = 64'h0055FF550055FF55;
defparam \PC[1]_NEW330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N27
cyclonev_lcell_comb \pcpred_FL~3 (
// Equation(s):
// \pcpred_FL~3_combout  = ( \PC[1]_OTERM331  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stall_F~0_combout ),
	.datae(gnd),
	.dataf(!\PC[1]_OTERM331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL~3 .extended_lut = "off";
defparam \pcpred_FL~3 .lut_mask = 64'h0000000000FF00FF;
defparam \pcpred_FL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \pcpred_FL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_FL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[1] .is_wysiwyg = "true";
defparam \pcpred_FL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \pcplus_DL~14 (
// Equation(s):
// \pcplus_DL~14_combout  = ( pcpred_FL[1] & ( (!\always3~2_combout ) # (pcpred_DL[1]) ) ) # ( !pcpred_FL[1] & ( (\always3~2_combout  & pcpred_DL[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always3~2_combout ),
	.datad(!pcpred_DL[1]),
	.datae(gnd),
	.dataf(!pcpred_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~14 .extended_lut = "off";
defparam \pcplus_DL~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pcplus_DL~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \pcpred_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[1] .is_wysiwyg = "true";
defparam \pcpred_DL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \Equal1~23 (
// Equation(s):
// \Equal1~23_combout  = ( !pcpred_DL[1] & ( \regval1_DL[1]~DUPLICATE_q  & ( (\isjump_DL~q  & ((!\isbranch_DL~q ) # ((!\Selector46~25_combout  & !\Selector46~23_combout )))) ) ) ) # ( pcpred_DL[1] & ( !\regval1_DL[1]~DUPLICATE_q  & ( (\isjump_DL~q  & 
// ((!\isbranch_DL~q ) # ((!\Selector46~25_combout  & !\Selector46~23_combout )))) ) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isjump_DL~q ),
	.datac(!\Selector46~23_combout ),
	.datad(!\isbranch_DL~q ),
	.datae(!pcpred_DL[1]),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~23 .extended_lut = "off";
defparam \Equal1~23 .lut_mask = 64'h0000332033200000;
defparam \Equal1~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \PC[0]_NEW_REG579 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]_OTERM333 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM580 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_NEW_REG579 .is_wysiwyg = "true";
defparam \PC[0]_NEW_REG579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \regval1_DL[0]~DUPLICATE_q  & ( pcpred_DL[0] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\regval1_DL[0]~DUPLICATE_q  & ( pcpred_DL[0] & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isjump_DL~q ) # 
// ((\isbranch_DL~q  & \Selector46~24_combout )))) ) ) ) # ( \regval1_DL[0]~DUPLICATE_q  & ( !pcpred_DL[0] & ( (\isjump_DL~q  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isbranch_DL~q ) # (!\Selector46~24_combout )))) ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~24_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(!\regval1_DL[0]~DUPLICATE_q ),
	.dataf(!pcpred_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h0000005400AB00FF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \PC[0]_NEW_REG581 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]_OTERM582 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]_NEW_REG581 .is_wysiwyg = "true";
defparam \PC[0]_NEW_REG581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \PC[0]_NEW332 (
// Equation(s):
// \PC[0]_OTERM333  = ( \PC[0]_OTERM580  & ( \PC[0]_OTERM582  ) ) # ( !\PC[0]_OTERM580  & ( \PC[0]_OTERM582  & ( \PC[1]_OTERM576  ) ) ) # ( \PC[0]_OTERM580  & ( !\PC[0]_OTERM582  & ( !\PC[1]_OTERM576  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[1]_OTERM576 ),
	.datad(gnd),
	.datae(!\PC[0]_OTERM580 ),
	.dataf(!\PC[0]_OTERM582 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]_OTERM333 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]_NEW332 .extended_lut = "off";
defparam \PC[0]_NEW332 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \PC[0]_NEW332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \pcpred_FL~2 (
// Equation(s):
// \pcpred_FL~2_combout  = ( \PC[0]_OTERM333  & ( \stall_F~0_combout  ) )

	.dataa(gnd),
	.datab(!\stall_F~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[0]_OTERM333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL~2 .extended_lut = "off";
defparam \pcpred_FL~2 .lut_mask = 64'h0000000033333333;
defparam \pcpred_FL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N37
dffeas \pcpred_FL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_FL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[0] .is_wysiwyg = "true";
defparam \pcpred_FL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \pcplus_DL~13 (
// Equation(s):
// \pcplus_DL~13_combout  = ( pcpred_DL[0] & ( \always3~2_combout  ) ) # ( pcpred_DL[0] & ( !\always3~2_combout  & ( pcpred_FL[0] ) ) ) # ( !pcpred_DL[0] & ( !\always3~2_combout  & ( pcpred_FL[0] ) ) )

	.dataa(gnd),
	.datab(!pcpred_FL[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[0]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~13 .extended_lut = "off";
defparam \pcplus_DL~13 .lut_mask = 64'h333333330000FFFF;
defparam \pcplus_DL~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \pcpred_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[0] .is_wysiwyg = "true";
defparam \pcpred_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N39
cyclonev_lcell_comb \Equal1~22 (
// Equation(s):
// \Equal1~22_combout  = ( !\regval1_DL[0]~DUPLICATE_q  & ( pcpred_DL[0] & ( (\isjump_DL~q  & ((!\isbranch_DL~q ) # ((!\Selector46~25_combout  & !\Selector46~23_combout )))) ) ) ) # ( \regval1_DL[0]~DUPLICATE_q  & ( !pcpred_DL[0] & ( (\isjump_DL~q  & 
// ((!\isbranch_DL~q ) # ((!\Selector46~25_combout  & !\Selector46~23_combout )))) ) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isjump_DL~q ),
	.datac(!\isbranch_DL~q ),
	.datad(!\Selector46~23_combout ),
	.datae(!\regval1_DL[0]~DUPLICATE_q ),
	.dataf(!pcpred_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~22 .extended_lut = "off";
defparam \Equal1~22 .lut_mask = 64'h0000323032300000;
defparam \Equal1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \Equal1~26 (
// Equation(s):
// \Equal1~26_combout  = ( !\Equal1~23_combout  & ( !\Equal1~22_combout  & ( (!\Equal1~25_combout  & (!\Equal1~24_combout  & (!\pcgood_B[10]~52_combout  $ (pcpred_DL[10])))) ) ) )

	.dataa(!\pcgood_B[10]~52_combout ),
	.datab(!pcpred_DL[10]),
	.datac(!\Equal1~25_combout ),
	.datad(!\Equal1~24_combout ),
	.datae(!\Equal1~23_combout ),
	.dataf(!\Equal1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~26 .extended_lut = "off";
defparam \Equal1~26 .lut_mask = 64'h9000000000000000;
defparam \Equal1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N3
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[23]~DUPLICATE_q  ) + ( \Add4~26  ))
// \Add4~42  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[23]~DUPLICATE_q  ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[23]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( sxtimm_DL[15] ) + ( \regval1_DL[24]~DUPLICATE_q  ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( sxtimm_DL[15] ) + ( \regval1_DL[24]~DUPLICATE_q  ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[24]~DUPLICATE_q ),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N9
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[25] ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[25] ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[25]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \pcgood_B[25]~10 (
// Equation(s):
// \pcgood_B[25]~10_combout  = ( \Add4~49_sumout  & ( (pcpred_DL[25]) # (\isjump_DL~q ) ) ) # ( !\Add4~49_sumout  & ( (!\isjump_DL~q  & pcpred_DL[25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[25]),
	.datae(gnd),
	.dataf(!\Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~10 .extended_lut = "off";
defparam \pcgood_B[25]~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[25]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \Selector46~23_combout  & ( \Selector46~25_combout  & ( !pcpred_DL[25] $ (((!\isbranch_DL~q  & ((!\pcgood_B[25]~10_combout ))) # (\isbranch_DL~q  & (!\Add3~49_sumout )))) ) ) ) # ( !\Selector46~23_combout  & ( 
// \Selector46~25_combout  & ( !pcpred_DL[25] $ (((!\isbranch_DL~q  & ((!\pcgood_B[25]~10_combout ))) # (\isbranch_DL~q  & (!\Add3~49_sumout )))) ) ) ) # ( \Selector46~23_combout  & ( !\Selector46~25_combout  & ( !pcpred_DL[25] $ (((!\isbranch_DL~q  & 
// ((!\pcgood_B[25]~10_combout ))) # (\isbranch_DL~q  & (!\Add3~49_sumout )))) ) ) ) # ( !\Selector46~23_combout  & ( !\Selector46~25_combout  & ( !pcpred_DL[25] $ (!\pcgood_B[25]~10_combout ) ) ) )

	.dataa(!\Add3~49_sumout ),
	.datab(!pcpred_DL[25]),
	.datac(!\pcgood_B[25]~10_combout ),
	.datad(!\isbranch_DL~q ),
	.datae(!\Selector46~23_combout ),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h3C3C3C663C663C66;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \pcgood_B[24]~9 (
// Equation(s):
// \pcgood_B[24]~9_combout  = ( \Add4~45_sumout  & ( (\pcpred_DL[24]~DUPLICATE_q ) # (\isjump_DL~q ) ) ) # ( !\Add4~45_sumout  & ( (!\isjump_DL~q  & \pcpred_DL[24]~DUPLICATE_q ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(!\pcpred_DL[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~9 .extended_lut = "off";
defparam \pcgood_B[24]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcgood_B[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \Selector46~23_combout  & ( \Selector46~25_combout  & ( !\pcpred_DL[24]~DUPLICATE_q  $ (((!\isbranch_DL~q  & ((!\pcgood_B[24]~9_combout ))) # (\isbranch_DL~q  & (!\Add3~45_sumout )))) ) ) ) # ( !\Selector46~23_combout  & ( 
// \Selector46~25_combout  & ( !\pcpred_DL[24]~DUPLICATE_q  $ (((!\isbranch_DL~q  & ((!\pcgood_B[24]~9_combout ))) # (\isbranch_DL~q  & (!\Add3~45_sumout )))) ) ) ) # ( \Selector46~23_combout  & ( !\Selector46~25_combout  & ( !\pcpred_DL[24]~DUPLICATE_q  $ 
// (((!\isbranch_DL~q  & ((!\pcgood_B[24]~9_combout ))) # (\isbranch_DL~q  & (!\Add3~45_sumout )))) ) ) ) # ( !\Selector46~23_combout  & ( !\Selector46~25_combout  & ( !\pcpred_DL[24]~DUPLICATE_q  $ (!\pcgood_B[24]~9_combout ) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\pcpred_DL[24]~DUPLICATE_q ),
	.datac(!\Add3~45_sumout ),
	.datad(!\pcgood_B[24]~9_combout ),
	.datae(!\Selector46~23_combout ),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h33CC369C369C369C;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( sxtimm_DL[15] ) + ( pcpred_DL[23] ) + ( \Add3~26  ))
// \Add3~42  = CARRY(( sxtimm_DL[15] ) + ( pcpred_DL[23] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[23]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \Equal1~8_Duplicate (
// Equation(s):
// \Equal1~8_Duplicate_37  = ( \isbranch_DL~q  & ( \Selector46~23_combout  & ( !pcpred_DL[23] $ (!\Add3~41_sumout ) ) ) ) # ( !\isbranch_DL~q  & ( \Selector46~23_combout  & ( !pcpred_DL[23] $ (!\pcgood_B[23]~8_combout ) ) ) ) # ( \isbranch_DL~q  & ( 
// !\Selector46~23_combout  & ( !pcpred_DL[23] $ (((!\Selector46~25_combout  & (!\pcgood_B[23]~8_combout )) # (\Selector46~25_combout  & ((!\Add3~41_sumout ))))) ) ) ) # ( !\isbranch_DL~q  & ( !\Selector46~23_combout  & ( !pcpred_DL[23] $ 
// (!\pcgood_B[23]~8_combout ) ) ) )

	.dataa(!pcpred_DL[23]),
	.datab(!\pcgood_B[23]~8_combout ),
	.datac(!\Selector46~25_combout ),
	.datad(!\Add3~41_sumout ),
	.datae(!\isbranch_DL~q ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_Duplicate_37 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8_Duplicate .extended_lut = "off";
defparam \Equal1~8_Duplicate .lut_mask = 64'h6666656A666655AA;
defparam \Equal1~8_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \Add3~61_sumout  & ( \Selector46~23_combout  & ( !pcpred_DL[31] $ (((!\isbranch_DL~q  & !\pcgood_B[31]~13_combout ))) ) ) ) # ( !\Add3~61_sumout  & ( \Selector46~23_combout  & ( !pcpred_DL[31] $ (((!\pcgood_B[31]~13_combout ) # 
// (\isbranch_DL~q ))) ) ) ) # ( \Add3~61_sumout  & ( !\Selector46~23_combout  & ( !pcpred_DL[31] $ (((!\pcgood_B[31]~13_combout  & ((!\isbranch_DL~q ) # (!\Selector46~25_combout ))))) ) ) ) # ( !\Add3~61_sumout  & ( !\Selector46~23_combout  & ( 
// !pcpred_DL[31] $ (((!\pcgood_B[31]~13_combout ) # ((\isbranch_DL~q  & \Selector46~25_combout )))) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!pcpred_DL[31]),
	.datac(!\Selector46~25_combout ),
	.datad(!\pcgood_B[31]~13_combout ),
	.datae(!\Add3~61_sumout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h33C936CC339966CC;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \Selector46~23_combout  & ( \pcgood_B[29]~11_combout  & ( !\pcpred_DL[29]~DUPLICATE_q  $ (((\isbranch_DL~q  & !\Add3~53_sumout ))) ) ) ) # ( !\Selector46~23_combout  & ( \pcgood_B[29]~11_combout  & ( !\pcpred_DL[29]~DUPLICATE_q  $ 
// (((\isbranch_DL~q  & (\Selector46~25_combout  & !\Add3~53_sumout )))) ) ) ) # ( \Selector46~23_combout  & ( !\pcgood_B[29]~11_combout  & ( !\pcpred_DL[29]~DUPLICATE_q  $ (((!\isbranch_DL~q ) # (!\Add3~53_sumout ))) ) ) ) # ( !\Selector46~23_combout  & ( 
// !\pcgood_B[29]~11_combout  & ( !\pcpred_DL[29]~DUPLICATE_q  $ (((!\isbranch_DL~q ) # ((!\Selector46~25_combout ) # (!\Add3~53_sumout )))) ) ) )

	.dataa(!\pcpred_DL[29]~DUPLICATE_q ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!\Add3~53_sumout ),
	.datae(!\Selector46~23_combout ),
	.dataf(!\pcgood_B[29]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h55565566A9AA99AA;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \pcgood_B[30]~12 (
// Equation(s):
// \pcgood_B[30]~12_combout  = ( \Add4~57_sumout  & ( (pcpred_DL[30]) # (\isjump_DL~q ) ) ) # ( !\Add4~57_sumout  & ( (!\isjump_DL~q  & pcpred_DL[30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_DL~q ),
	.datad(!pcpred_DL[30]),
	.datae(gnd),
	.dataf(!\Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~12 .extended_lut = "off";
defparam \pcgood_B[30]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pcgood_B[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( \Add3~57_sumout  & ( \Selector46~23_combout  & ( !pcpred_DL[30] $ (((!\pcgood_B[30]~12_combout  & !\isbranch_DL~q ))) ) ) ) # ( !\Add3~57_sumout  & ( \Selector46~23_combout  & ( !pcpred_DL[30] $ (((!\pcgood_B[30]~12_combout ) # 
// (\isbranch_DL~q ))) ) ) ) # ( \Add3~57_sumout  & ( !\Selector46~23_combout  & ( !pcpred_DL[30] $ (((!\pcgood_B[30]~12_combout  & ((!\Selector46~25_combout ) # (!\isbranch_DL~q ))))) ) ) ) # ( !\Add3~57_sumout  & ( !\Selector46~23_combout  & ( 
// !pcpred_DL[30] $ (((!\pcgood_B[30]~12_combout ) # ((\Selector46~25_combout  & \isbranch_DL~q )))) ) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!pcpred_DL[30]),
	.datac(!\pcgood_B[30]~12_combout ),
	.datad(!\isbranch_DL~q ),
	.datae(!\Add3~57_sumout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h3C393C6C3C333CCC;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( !\Equal1~11_combout  & ( !\Equal1~12_combout  & ( (!\Equal1~10_combout  & (!\Equal1~9_combout  & (!\Equal1~8_Duplicate_37  & !\Equal1~13_combout ))) ) ) )

	.dataa(!\Equal1~10_combout ),
	.datab(!\Equal1~9_combout ),
	.datac(!\Equal1~8_Duplicate_37 ),
	.datad(!\Equal1~13_combout ),
	.datae(!\Equal1~11_combout ),
	.dataf(!\Equal1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h8000000000000000;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \pcgood_B[28]~56_combout  & ( \pcgood_B[26]~64_combout  & ( (pcpred_DL[26] & (pcpred_DL[28] & (!\pcgood_B[27]~60_combout  $ (pcpred_DL[27])))) ) ) ) # ( !\pcgood_B[28]~56_combout  & ( \pcgood_B[26]~64_combout  & ( (pcpred_DL[26] & 
// (!pcpred_DL[28] & (!\pcgood_B[27]~60_combout  $ (pcpred_DL[27])))) ) ) ) # ( \pcgood_B[28]~56_combout  & ( !\pcgood_B[26]~64_combout  & ( (!pcpred_DL[26] & (pcpred_DL[28] & (!\pcgood_B[27]~60_combout  $ (pcpred_DL[27])))) ) ) ) # ( 
// !\pcgood_B[28]~56_combout  & ( !\pcgood_B[26]~64_combout  & ( (!pcpred_DL[26] & (!pcpred_DL[28] & (!\pcgood_B[27]~60_combout  $ (pcpred_DL[27])))) ) ) )

	.dataa(!pcpred_DL[26]),
	.datab(!pcpred_DL[28]),
	.datac(!\pcgood_B[27]~60_combout ),
	.datad(!pcpred_DL[27]),
	.datae(!\pcgood_B[28]~56_combout ),
	.dataf(!\pcgood_B[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h8008200240041001;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Equal1~34 (
// Equation(s):
// \Equal1~34_combout  = ( \Equal1~14_combout  & ( \Equal1~7_combout  & ( (\Equal1~21_combout  & (\Equal1~6_combout  & (\Equal1~33_combout  & \Equal1~26_combout ))) ) ) )

	.dataa(!\Equal1~21_combout ),
	.datab(!\Equal1~6_combout ),
	.datac(!\Equal1~33_combout ),
	.datad(!\Equal1~26_combout ),
	.datae(!\Equal1~14_combout ),
	.dataf(!\Equal1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~34 .extended_lut = "off";
defparam \Equal1~34 .lut_mask = 64'h0000000000000001;
defparam \Equal1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~54_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[29]~48_combout )) # 
// (\isnop_DL~q  & ((\PC~54_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[29]~48_combout ),
	.datad(!\PC~54_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "off";
defparam \PC~55 .lut_mask = 64'h0415041500550055;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N50
dffeas \PC[29]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \pcpred_FL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[29] .is_wysiwyg = "true";
defparam \pcpred_FL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \pcplus_DL~8 (
// Equation(s):
// \pcplus_DL~8_combout  = ( pcpred_DL[29] & ( \always3~2_combout  ) ) # ( pcpred_DL[29] & ( !\always3~2_combout  & ( pcpred_FL[29] ) ) ) # ( !pcpred_DL[29] & ( !\always3~2_combout  & ( pcpred_FL[29] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[29]),
	.datad(gnd),
	.datae(!pcpred_DL[29]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~8 .extended_lut = "off";
defparam \pcplus_DL~8 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcplus_DL~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \pcpred_DL[29]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_DL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_DL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \pcgood_B[30]~49 (
// Equation(s):
// \pcgood_B[30]~49_combout  = ( \pcgood_B[30]~12_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~25_combout  & !\Selector46~23_combout )) # (\Add3~57_sumout )) ) ) # ( !\pcgood_B[30]~12_combout  & ( (\isbranch_DL~q  & (\Add3~57_sumout  & 
// ((\Selector46~23_combout ) # (\Selector46~25_combout )))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~23_combout ),
	.datad(!\Add3~57_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[30]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~49 .extended_lut = "off";
defparam \pcgood_B[30]~49 .lut_mask = 64'h00130013ECFFECFF;
defparam \pcgood_B[30]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~56_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[30]~49_combout ))) # 
// (\isnop_DL~q  & (\PC~56_combout )))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC~56_combout ),
	.datad(!\pcgood_B[30]~49_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "off";
defparam \PC~57 .lut_mask = 64'h0123012303030303;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \PC[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \pcpred_FL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[30] .is_wysiwyg = "true";
defparam \pcpred_FL[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \pcplus_DL~9 (
// Equation(s):
// \pcplus_DL~9_combout  = ( pcpred_DL[30] & ( \always3~2_combout  ) ) # ( pcpred_DL[30] & ( !\always3~2_combout  & ( pcpred_FL[30] ) ) ) # ( !pcpred_DL[30] & ( !\always3~2_combout  & ( pcpred_FL[30] ) ) )

	.dataa(!pcpred_FL[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcpred_DL[30]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~9 .extended_lut = "off";
defparam \pcplus_DL~9 .lut_mask = 64'h555555550000FFFF;
defparam \pcplus_DL~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N52
dffeas \pcpred_DL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[30] .is_wysiwyg = "true";
defparam \pcpred_DL[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N20
dffeas \pcplus_AL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[30] .is_wysiwyg = "true";
defparam \pcplus_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \aluin2_A[30]~23 (
// Equation(s):
// \aluin2_A[30]~23_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[15] ) ) # ( !\aluimm_DL~q  & ( \regval2_DL[30]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval2_DL[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~23 .extended_lut = "off";
defparam \aluin2_A[30]~23 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \Selector28~0_combout  & ( !\regval1_DL[30]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q  $ (\aluin2_A[30]~23_combout )) ) )

	.dataa(!\regval1_DL[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\aluin2_A[30]~23_combout ),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000000005AA55AA5;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & ((!\regval1_DL[30]~DUPLICATE_q ) # (!\aluin2_A[30]~23_combout ))) # (\alufunc_DL[0]~DUPLICATE_q  & (!\regval1_DL[30]~DUPLICATE_q  & 
// !\aluin2_A[30]~23_combout )))) ) ) # ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (\regval1_DL[30]~DUPLICATE_q  & \aluin2_A[30]~23_combout )) # (\alufunc_DL[0]~DUPLICATE_q  & ((\aluin2_A[30]~23_combout ) # 
// (\regval1_DL[30]~DUPLICATE_q ))))) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\regval1_DL[30]~DUPLICATE_q ),
	.datad(!\aluin2_A[30]~23_combout ),
	.datae(gnd),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~4 .extended_lut = "off";
defparam \Selector16~4 .lut_mask = 64'h0113011332203220;
defparam \Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( !\ShiftLeft0~4_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (!\aluin2_A[0]~0_combout  & (!\aluin2_A[4]~4_combout  & !\aluin2_A[1]~1_combout ))) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~0_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h8000800000000000;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( \Selector16~2_combout  & ( (\Selector46~1_combout  & ((!\ShiftRight0~8_combout  & (\regval1_DL[30]~DUPLICATE_q )) # (\ShiftRight0~8_combout  & ((\Selector15~0_combout ))))) ) ) # ( !\Selector16~2_combout  & ( 
// (\Selector15~0_combout  & \Selector46~1_combout ) ) )

	.dataa(!\regval1_DL[30]~DUPLICATE_q ),
	.datab(!\Selector15~0_combout ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'h0033003300530053;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N30
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \regval1_DL[19]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout ) # (regval1_DL[21]) ) ) ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (regval1_DL[21] & !\aluin2_A[1]~1_combout ) ) ) ) 
// # ( \regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((\regval1_DL[22]~DUPLICATE_q ))) # (\aluin2_A[1]~1_combout  & (regval1_DL[20])) ) ) ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( 
// (!\aluin2_A[1]~1_combout  & ((\regval1_DL[22]~DUPLICATE_q ))) # (\aluin2_A[1]~1_combout  & (regval1_DL[20])) ) ) )

	.dataa(!regval1_DL[21]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[20]),
	.datad(!\regval1_DL[22]~DUPLICATE_q ),
	.datae(!\regval1_DL[19]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h03CF03CF44447777;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( regval1_DL[27] & ( regval1_DL[28] & ( ((!\aluin2_A[0]~0_combout  & (\regval1_DL[30]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[29])))) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !regval1_DL[27] & ( regval1_DL[28] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (\regval1_DL[30]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[29]))))) # (\aluin2_A[1]~1_combout  & (((!\aluin2_A[0]~0_combout )))) ) ) ) # ( regval1_DL[27] & ( !regval1_DL[28] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (\regval1_DL[30]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[29]))))) # (\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout )))) ) ) ) # ( !regval1_DL[27] & ( !regval1_DL[28] & ( 
// (!\aluin2_A[1]~1_combout  & ((!\aluin2_A[0]~0_combout  & (\regval1_DL[30]~DUPLICATE_q )) # (\aluin2_A[0]~0_combout  & ((regval1_DL[29]))))) ) ) )

	.dataa(!\regval1_DL[30]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!regval1_DL[29]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!regval1_DL[27]),
	.dataf(!regval1_DL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N48
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \regval1_DL[23]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[24]~DUPLICATE_q ) ) ) ) # ( !\regval1_DL[23]~DUPLICATE_q  & ( \aluin2_A[1]~1_combout  & ( (\regval1_DL[24]~DUPLICATE_q  & 
// !\aluin2_A[0]~0_combout ) ) ) ) # ( \regval1_DL[23]~DUPLICATE_q  & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[26])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[25]))) ) ) ) # ( !\regval1_DL[23]~DUPLICATE_q  & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & (regval1_DL[26])) # (\aluin2_A[0]~0_combout  & ((regval1_DL[25]))) ) ) )

	.dataa(!\regval1_DL[24]~DUPLICATE_q ),
	.datab(!regval1_DL[26]),
	.datac(!regval1_DL[25]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\regval1_DL[23]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h330F330F550055FF;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N42
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[15] ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \aluin2_A[1]~1_combout  & ( regval1_DL[16] ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// \regval1_DL[17]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  & ( \regval1_DL[18]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_DL[18]~DUPLICATE_q ),
	.datab(!regval1_DL[16]),
	.datac(!\regval1_DL[17]~DUPLICATE_q ),
	.datad(!regval1_DL[15]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N0
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \aluin2_A[3]~3_combout  & ( \ShiftLeft0~17_combout  & ( (\aluin2_A[2]~2_combout ) # (\ShiftLeft0~44_combout ) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~2_combout  & 
// (\ShiftLeft0~42_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~43_combout ))) ) ) ) # ( \aluin2_A[3]~3_combout  & ( !\ShiftLeft0~17_combout  & ( (\ShiftLeft0~44_combout  & !\aluin2_A[2]~2_combout ) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( 
// !\ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~42_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~43_combout ))) ) ) )

	.dataa(!\ShiftLeft0~44_combout ),
	.datab(!\ShiftLeft0~42_combout ),
	.datac(!\ShiftLeft0~43_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h330F5500330F55FF;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \ShiftLeft0~41_combout  & ( \ShiftLeft0~45_combout  & ( (\Selector46~1_combout  & (\alufunc_DL[0]~DUPLICATE_q  & !\ShiftRight0~8_combout )) ) ) ) # ( !\ShiftLeft0~41_combout  & ( \ShiftLeft0~45_combout  & ( 
// (\Selector46~1_combout  & (!\aluin2_A[4]~4_combout  & (\alufunc_DL[0]~DUPLICATE_q  & !\ShiftRight0~8_combout ))) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\ShiftLeft0~45_combout  & ( (\Selector46~1_combout  & (\aluin2_A[4]~4_combout  & 
// (\alufunc_DL[0]~DUPLICATE_q  & !\ShiftRight0~8_combout ))) ) ) )

	.dataa(!\Selector46~1_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h0000010004000500;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ( !\Selector16~1_combout  & ( (!\Selector16~0_combout  & (!\Selector16~4_combout  & !\Selector16~3_combout )) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(gnd),
	.datac(!\Selector16~4_combout ),
	.datad(!\Selector16~3_combout ),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~5 .extended_lut = "off";
defparam \Selector16~5 .lut_mask = 64'hA000A00000000000;
defparam \Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( !\alufunc_DL[4]~DUPLICATE_q  & ( (!\alufunc_DL[2]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[2]~DUPLICATE_q ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \Selector16~6 (
// Equation(s):
// \Selector16~6_combout  = ( \Add1~45_sumout  & ( \Add2~45_sumout  & ( \Selector25~0_combout  ) ) ) # ( !\Add1~45_sumout  & ( \Add2~45_sumout  & ( (\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) ) # ( \Add1~45_sumout  & ( !\Add2~45_sumout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector25~0_combout ),
	.datad(gnd),
	.datae(!\Add1~45_sumout ),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~6 .extended_lut = "off";
defparam \Selector16~6 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \Selector16~7 (
// Equation(s):
// \Selector16~7_combout  = ( \Selector16~6_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!alufunc_DL[1]) # (\Selector16~0_combout ))) ) ) # ( !\Selector16~6_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (!\Selector16~5_combout  & ((!alufunc_DL[1]) # 
// (\Selector16~0_combout )))) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!alufunc_DL[1]),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\Selector16~5_combout ),
	.datae(gnd),
	.dataf(!\Selector16~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~7 .extended_lut = "off";
defparam \Selector16~7 .lut_mask = 64'h0D000D000D0D0D0D;
defparam \Selector16~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \aluout_AL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[30] .is_wysiwyg = "true";
defparam \aluout_AL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \wregval_ML~92 (
// Equation(s):
// \wregval_ML~92_combout  = ( \selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q ) # (aluout_AL[30]))) ) ) # ( !\selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q  & (pcplus_AL[30])) # 
// (\selaluout_AL~DUPLICATE_q  & ((aluout_AL[30]))))) ) )

	.dataa(!pcplus_AL[30]),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!aluout_AL[30]),
	.datad(!\always13~0_combout ),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~92 .extended_lut = "off";
defparam \wregval_ML~92 .lut_mask = 64'h47004700CF00CF00;
defparam \wregval_ML~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N22
dffeas \wregval_ML[30]_NEW_REG110 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[30]_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[30]_NEW_REG110 .is_wysiwyg = "true";
defparam \wregval_ML[30]_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[30]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009080CAAAAAAAAA4000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[30]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \wregval_ML~89 (
// Equation(s):
// \wregval_ML~89_combout  = ( \dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( dmem_rtl_0_bypass[89] ) ) ) # ( !\dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!dmem_rtl_0_bypass[90] & 
// (((dmem_rtl_0_bypass[89])))) # (dmem_rtl_0_bypass[90] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( \dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & 
// ( dmem_rtl_0_bypass[89] ) ) ) # ( !\dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!dmem_rtl_0_bypass[90] & (((dmem_rtl_0_bypass[89])))) # (dmem_rtl_0_bypass[90] & (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(!dmem_rtl_0_bypass[90]),
	.datac(!dmem_rtl_0_bypass[89]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~8_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~89 .extended_lut = "off";
defparam \wregval_ML~89 .lut_mask = 64'h1D0C0F0F1D3F0F0F;
defparam \wregval_ML~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \wregval_ML[30]_NEW_REG106 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[30]_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[30]_NEW_REG106 .is_wysiwyg = "true";
defparam \wregval_ML[30]_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \wregval_ML~90 (
// Equation(s):
// \wregval_ML~90_combout  = ( tlim[30] & ( (!\Equal14~0_combout  & (\comb~16_combout  & !\wregval_ML~1_combout )) ) ) # ( !tlim[30] & ( (!\Equal14~0_combout  & \comb~16_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal14~0_combout ),
	.datac(!\comb~16_combout ),
	.datad(!\wregval_ML~1_combout ),
	.datae(gnd),
	.dataf(!tlim[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~90 .extended_lut = "off";
defparam \wregval_ML~90 .lut_mask = 64'h0C0C0C0C0C000C00;
defparam \wregval_ML~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \wregval_ML~91 (
// Equation(s):
// \wregval_ML~91_combout  = ( !\wregval_ML~90_combout  & ( (\wregval_ML~60_combout  & ((!\Equal14~1_combout ) # (\tcnt[30]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\tcnt[30]~DUPLICATE_q ),
	.datac(!\Equal14~1_combout ),
	.datad(!\wregval_ML~60_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~91 .extended_lut = "off";
defparam \wregval_ML~91 .lut_mask = 64'h00F300F300000000;
defparam \wregval_ML~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N43
dffeas \wregval_ML[30]_NEW_REG108 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[30]_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[30]_NEW_REG108 .is_wysiwyg = "true";
defparam \wregval_ML[30]_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \wregval_ML~93 (
// Equation(s):
// \wregval_ML~93_combout  = ( \wregval_ML[30]_OTERM109  & ( \wregval_ML[30]_OTERM111  ) ) # ( !\wregval_ML[30]_OTERM109  & ( (\wregval_ML[30]_OTERM111  & ((!\wregval_ML[25]_OTERM99 ) # ((!\wregval_ML[25]_OTERM97~DUPLICATE_q  & \wregval_ML[30]_OTERM107 )))) 
// ) )

	.dataa(!\wregval_ML[25]_OTERM99 ),
	.datab(!\wregval_ML[30]_OTERM111 ),
	.datac(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datad(!\wregval_ML[30]_OTERM107 ),
	.datae(gnd),
	.dataf(!\wregval_ML[30]_OTERM109 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~93 .extended_lut = "off";
defparam \wregval_ML~93 .lut_mask = 64'h2232223233333333;
defparam \wregval_ML~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \regs~27 (
// Equation(s):
// \regs~27_combout  = ( \regs_rtl_1|auto_generated|ram_block1a29  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[68])) # (regs_rtl_1_bypass[67]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a29  & ( (regs_rtl_1_bypass[67] & ((!regs_rtl_1_bypass[68]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[68]),
	.datad(!regs_rtl_1_bypass[67]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27 .extended_lut = "off";
defparam \regs~27 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \regval2_DL[29]_NEW454 (
// Equation(s):
// \regval2_DL[29]_OTERM455  = ( \regs~27_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[29]_NEW454_RTM0456~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regs~27_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[29]_NEW454_RTM0456~combout  & 
// (\always3~2_combout  & (regval2_DL[29] & !\isnop_D~0_combout ))) ) ) ) # ( \regs~27_combout  & ( !\regval2_DL~0_combout  & ( (!\regval2_DL[29]_NEW454_RTM0456~combout  & (\always3~2_combout  & (regval2_DL[29] & !\isnop_D~0_combout ))) ) ) ) # ( 
// !\regs~27_combout  & ( !\regval2_DL~0_combout  & ( (!\regval2_DL[29]_NEW454_RTM0456~combout  & (\always3~2_combout  & (regval2_DL[29] & !\isnop_D~0_combout ))) ) ) )

	.dataa(!\regval2_DL[29]_NEW454_RTM0456~combout ),
	.datab(!\always3~2_combout ),
	.datac(!regval2_DL[29]),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regs~27_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[29]_OTERM455 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[29]_NEW454 .extended_lut = "off";
defparam \regval2_DL[29]_NEW454 .lut_mask = 64'h020002000200AA00;
defparam \regval2_DL[29]_NEW454 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \regval2_DL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[29]_OTERM455 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[29] .is_wysiwyg = "true";
defparam \regval2_DL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \regval2_AL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[29] .is_wysiwyg = "true";
defparam \regval2_AL[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[29]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000316BF7FFFFFFFFE4000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[29]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \wregval_M[29]~14 (
// Equation(s):
// \wregval_M[29]~14_combout  = ( dmem_rtl_0_bypass[87] & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (((!dmem_rtl_0_bypass[88]) # (\dmem~8_combout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (dmem_rtl_0_bypass[88] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[87] & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!dmem_rtl_0_bypass[88]) # (((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[88] & !\dmem~8_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[88]),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[87]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~14 .extended_lut = "off";
defparam \wregval_M[29]~14 .lut_mask = 64'h0400F4FF0700F7FF;
defparam \wregval_M[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \aluimm_DL~_Duplicate_26DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_26DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_26DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_26DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \aluin2_A[29]~22 (
// Equation(s):
// \aluin2_A[29]~22_combout  = ( regval2_DL[29] & ( (!\aluimm_DL~_Duplicate_26DUPLICATE_q ) # (sxtimm_DL[15]) ) ) # ( !regval2_DL[29] & ( (sxtimm_DL[15] & \aluimm_DL~_Duplicate_26DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!\aluimm_DL~_Duplicate_26DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~22 .extended_lut = "off";
defparam \aluin2_A[29]~22 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( \aluin2_A[29]~22_combout  & ( regval1_DL[29] & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// \alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[29]~22_combout  & ( regval1_DL[29] & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & 
// (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[29]~22_combout  & ( !regval1_DL[29] & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  $ (!\alufunc_DL[1]~DUPLICATE_q ))) # 
// (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[29]~22_combout  & ( !regval1_DL[29] & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[29]~22_combout ),
	.dataf(!regval1_DL[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'h1110122012202210;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N48
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( regval1_DL[26] & ( regval1_DL[28] & ( ((!\aluin2_A[1]~1_combout  & ((regval1_DL[29]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[27]))) # (\aluin2_A[0]~0_combout ) ) ) ) # ( !regval1_DL[26] & ( regval1_DL[28] & ( 
// (!\aluin2_A[1]~1_combout  & (((regval1_DL[29]) # (\aluin2_A[0]~0_combout )))) # (\aluin2_A[1]~1_combout  & (regval1_DL[27] & (!\aluin2_A[0]~0_combout ))) ) ) ) # ( regval1_DL[26] & ( !regval1_DL[28] & ( (!\aluin2_A[1]~1_combout  & 
// (((!\aluin2_A[0]~0_combout  & regval1_DL[29])))) # (\aluin2_A[1]~1_combout  & (((\aluin2_A[0]~0_combout )) # (regval1_DL[27]))) ) ) ) # ( !regval1_DL[26] & ( !regval1_DL[28] & ( (!\aluin2_A[0]~0_combout  & ((!\aluin2_A[1]~1_combout  & ((regval1_DL[29]))) 
// # (\aluin2_A[1]~1_combout  & (regval1_DL[27])))) ) ) )

	.dataa(!regval1_DL[27]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!regval1_DL[29]),
	.datae(!regval1_DL[26]),
	.dataf(!regval1_DL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( regval1_DL[20] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (\regval1_DL[18]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[20] & ( \aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout  & \regval1_DL[18]~DUPLICATE_q ) ) ) ) 
// # ( regval1_DL[20] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[21]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[19])) ) ) ) # ( !regval1_DL[20] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[21]))) # 
// (\aluin2_A[1]~1_combout  & (regval1_DL[19])) ) ) )

	.dataa(!regval1_DL[19]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!regval1_DL[21]),
	.datae(!regval1_DL[20]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \regval1_DL[22]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (\regval1_DL[24]~DUPLICATE_q ) # (\aluin2_A[1]~1_combout ) ) ) ) # ( !\regval1_DL[22]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & 
// \regval1_DL[24]~DUPLICATE_q ) ) ) ) # ( \regval1_DL[22]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[25])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[23]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[22]~DUPLICATE_q  & ( 
// !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[25])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[23]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[25]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[24]~DUPLICATE_q ),
	.datad(!\regval1_DL[23]~DUPLICATE_q ),
	.datae(!\regval1_DL[22]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h447744770C0C3F3F;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N0
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( regval1_DL[16] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[14]) ) ) ) # ( !regval1_DL[16] & ( \aluin2_A[0]~0_combout  & ( (regval1_DL[14] & \aluin2_A[1]~1_combout ) ) ) ) # ( regval1_DL[16] & ( 
// !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[17]~DUPLICATE_q )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[15]))) ) ) ) # ( !regval1_DL[16] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (\regval1_DL[17]~DUPLICATE_q 
// )) # (\aluin2_A[1]~1_combout  & ((regval1_DL[15]))) ) ) )

	.dataa(!regval1_DL[14]),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\regval1_DL[17]~DUPLICATE_q ),
	.datad(!regval1_DL[15]),
	.datae(!regval1_DL[16]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N54
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~39_combout  & ( \ShiftLeft0~12_combout  & ( ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~38_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~31_combout )))) # (\aluin2_A[2]~2_combout ) ) ) ) # ( 
// !\ShiftLeft0~39_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~38_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftLeft0~31_combout )) # (\aluin2_A[2]~2_combout ))) ) ) ) # ( 
// \ShiftLeft0~39_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftLeft0~38_combout )) # (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~31_combout )))) ) ) ) # ( 
// !\ShiftLeft0~39_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~38_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~31_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\ShiftLeft0~31_combout ),
	.datae(!\ShiftLeft0~39_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N57
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \ShiftLeft0~40_combout  & ( (\Selector46~3_combout  & ((!\aluin2_A[4]~4_combout ) # (\ShiftLeft0~37_combout ))) ) ) # ( !\ShiftLeft0~40_combout  & ( (\ShiftLeft0~37_combout  & (\Selector46~3_combout  & \aluin2_A[4]~4_combout )) 
// ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(gnd),
	.datac(!\Selector46~3_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h000500050F050F05;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( !\ShiftLeft0~4_combout  & ( !\ShiftRight0~8_combout  & ( (!\aluin2_A[4]~4_combout  & (!\aluin2_A[1]~1_combout  & !\alufunc_DL[0]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\aluin2_A[1]~1_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h8080000000000000;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N39
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \Selector17~1_combout  & ( (\Selector46~2_combout  & ((\Selector17~0_combout ) # (\ShiftRight0~14_combout ))) ) ) # ( !\Selector17~1_combout  & ( (\Selector46~2_combout  & ((\Selector17~0_combout ) # (\Selector15~0_combout ))) ) 
// )

	.dataa(!\Selector15~0_combout ),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\Selector46~2_combout ),
	.datae(gnd),
	.dataf(!\Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h005F005F003F003F;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N0
cyclonev_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((((\Selector44~0_combout  & \Add1~41_sumout )) # (\Selector17~2_combout )) # (\Selector17~3_combout ))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & ((((\Selector44~0_combout  & \Add2~41_sumout )) # (\Selector17~2_combout )) # (\Selector17~3_combout ))) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!\Selector17~3_combout ),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\Selector17~2_combout ),
	.datag(!\Add1~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~4 .extended_lut = "on";
defparam \Selector17~4 .lut_mask = 64'h0155015555555555;
defparam \Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \aluout_AL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[29] .is_wysiwyg = "true";
defparam \aluout_AL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \pcplus_AL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL[29]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[29] .is_wysiwyg = "true";
defparam \pcplus_AL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \wregval_ML~94 (
// Equation(s):
// \wregval_ML~94_combout  = ( pcplus_AL[29] & ( !\always13~0_combout  & ( (!\selaluout_AL~q ) # (aluout_AL[29]) ) ) ) # ( !pcplus_AL[29] & ( !\always13~0_combout  & ( (!\selaluout_AL~q  & (\selmemout_AL~q )) # (\selaluout_AL~q  & ((aluout_AL[29]))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!aluout_AL[29]),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[29]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~94 .extended_lut = "off";
defparam \wregval_ML~94 .lut_mask = 64'h5353F3F300000000;
defparam \wregval_ML~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N3
cyclonev_lcell_comb \wregval_ML~34 (
// Equation(s):
// \wregval_ML~34_combout  = ( \Equal2~6_combout  & ( \WideNor0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~34 .extended_lut = "off";
defparam \wregval_ML~34 .lut_mask = 64'h0000000000FF00FF;
defparam \wregval_ML~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \wregval_ML~95 (
// Equation(s):
// \wregval_ML~95_combout  = ( \Equal14~0_combout  & ( \wregval_ML~34_combout  & ( ((tlim[29] & \wregval_ML~1_combout )) # (tcnt[29]) ) ) ) # ( !\Equal14~0_combout  & ( \wregval_ML~34_combout  & ( (tlim[29] & \wregval_ML~1_combout ) ) ) )

	.dataa(!tcnt[29]),
	.datab(!tlim[29]),
	.datac(!\wregval_ML~1_combout ),
	.datad(gnd),
	.datae(!\Equal14~0_combout ),
	.dataf(!\wregval_ML~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~95 .extended_lut = "off";
defparam \wregval_ML~95 .lut_mask = 64'h0000000003035757;
defparam \wregval_ML~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N57
cyclonev_lcell_comb \wregval_ML~96 (
// Equation(s):
// \wregval_ML~96_combout  = ( \wregval_ML~95_combout  & ( \wregval_ML~94_combout  ) ) # ( !\wregval_ML~95_combout  & ( (\wregval_ML~94_combout  & ((!\wregval_ML~2_combout ) # ((!\WideNor0~combout  & \wregval_M[29]~14_combout )))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\wregval_M[29]~14_combout ),
	.datad(!\wregval_ML~94_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~96 .extended_lut = "off";
defparam \wregval_ML~96 .lut_mask = 64'h00AE00AE00FF00FF;
defparam \wregval_ML~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \wregval_ML[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[29] .is_wysiwyg = "true";
defparam \wregval_ML[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \regs~20 (
// Equation(s):
// \regs~20_combout  = ( \regs_rtl_1|auto_generated|ram_block1a26  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[62])) # (regs_rtl_1_bypass[61]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a26  & ( (regs_rtl_1_bypass[61] & ((!regs_rtl_1_bypass[62]) # 
// (\regs~1_combout ))) ) )

	.dataa(!\regs~1_combout ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[62]),
	.datad(!regs_rtl_1_bypass[61]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~20 .extended_lut = "off";
defparam \regs~20 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \regval2_DL[26]_NEW475_RTM0477 (
// Equation(s):
// \regval2_DL[26]_NEW475_RTM0477~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[26]_NEW475_RTM0477~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[26]_NEW475_RTM0477 .extended_lut = "off";
defparam \regval2_DL[26]_NEW475_RTM0477 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[26]_NEW475_RTM0477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \regval2_DL[26]_NEW475 (
// Equation(s):
// \regval2_DL[26]_OTERM476  = ( !\isnop_D~0_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[26]_NEW475_RTM0477~combout  & (((regval2_DL[26] & \always3~2_combout )) # (\regs~20_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regval2_DL~0_combout  & ( 
// (!\regval2_DL[26]_NEW475_RTM0477~combout  & (regval2_DL[26] & \always3~2_combout )) ) ) )

	.dataa(!\regs~20_combout ),
	.datab(!\regval2_DL[26]_NEW475_RTM0477~combout ),
	.datac(!regval2_DL[26]),
	.datad(!\always3~2_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[26]_OTERM476 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[26]_NEW475 .extended_lut = "off";
defparam \regval2_DL[26]_NEW475 .lut_mask = 64'h000C0000444C0000;
defparam \regval2_DL[26]_NEW475 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N56
dffeas \regval2_DL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[26]_OTERM476 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[26] .is_wysiwyg = "true";
defparam \regval2_DL[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \regval2_AL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[26] .is_wysiwyg = "true";
defparam \regval2_AL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \tlim~12 (
// Equation(s):
// \tlim~12_combout  = ( regval2_AL[26] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[26]),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~12 .extended_lut = "off";
defparam \tlim~12 .lut_mask = 64'h000000000000FFFF;
defparam \tlim~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N22
dffeas \tlim[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[26]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[26] .is_wysiwyg = "true";
defparam \tlim[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( tlim[31] ) + ( VCC ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tlim[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \always10~6 (
// Equation(s):
// \always10~6_combout  = ( tcnt[25] & ( \Add5~53_sumout  & ( (tcnt[31] & (\Add5~45_sumout  & (!\Add5~49_sumout  $ (tcnt[26])))) ) ) ) # ( !tcnt[25] & ( \Add5~53_sumout  & ( (tcnt[31] & (!\Add5~45_sumout  & (!\Add5~49_sumout  $ (tcnt[26])))) ) ) ) # ( 
// tcnt[25] & ( !\Add5~53_sumout  & ( (!tcnt[31] & (\Add5~45_sumout  & (!\Add5~49_sumout  $ (tcnt[26])))) ) ) ) # ( !tcnt[25] & ( !\Add5~53_sumout  & ( (!tcnt[31] & (!\Add5~45_sumout  & (!\Add5~49_sumout  $ (tcnt[26])))) ) ) )

	.dataa(!\Add5~49_sumout ),
	.datab(!tcnt[26]),
	.datac(!tcnt[31]),
	.datad(!\Add5~45_sumout ),
	.datae(!tcnt[25]),
	.dataf(!\Add5~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~6 .extended_lut = "off";
defparam \always10~6 .lut_mask = 64'h9000009009000009;
defparam \always10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \tcnt~12 (
// Equation(s):
// \tcnt~12_combout  = ( \always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & (\Add6~45_sumout  & ((!\always10~6_combout ) # (!\always10~7_combout )))) ) ) ) # ( !\always10~14_combout  & ( \always10~5_combout  & ( (\Equal4~8_combout  & 
// \Add6~45_sumout ) ) ) ) # ( \always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~45_sumout ) ) ) ) # ( !\always10~14_combout  & ( !\always10~5_combout  & ( (\Equal4~8_combout  & \Add6~45_sumout ) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~6_combout ),
	.datac(!\always10~7_combout ),
	.datad(!\Add6~45_sumout ),
	.datae(!\always10~14_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcnt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcnt~12 .extended_lut = "off";
defparam \tcnt~12 .lut_mask = 64'h0055005500550054;
defparam \tcnt~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \tcnt[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[26] .is_wysiwyg = "true";
defparam \tcnt[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \wregval_ML~71 (
// Equation(s):
// \wregval_ML~71_combout  = (!\Equal14~0_combout  & (\comb~16_combout  & ((!\wregval_ML~1_combout ) # (!tlim[26]))))

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\Equal14~0_combout ),
	.datac(!tlim[26]),
	.datad(!\comb~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~71 .extended_lut = "off";
defparam \wregval_ML~71 .lut_mask = 64'h00C800C800C800C8;
defparam \wregval_ML~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \wregval_ML~72 (
// Equation(s):
// \wregval_ML~72_combout  = ( \wregval_ML~60_combout  & ( (!\wregval_ML~71_combout  & ((!\Equal14~1_combout ) # (tcnt[26]))) ) )

	.dataa(gnd),
	.datab(!tcnt[26]),
	.datac(!\wregval_ML~71_combout ),
	.datad(!\Equal14~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~72 .extended_lut = "off";
defparam \wregval_ML~72 .lut_mask = 64'h00000000F030F030;
defparam \wregval_ML~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N49
dffeas \wregval_ML[26]_NEW_REG114 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[26]_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[26]_NEW_REG114 .is_wysiwyg = "true";
defparam \wregval_ML[26]_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \pcplus_AL[26]~feeder (
// Equation(s):
// \pcplus_AL[26]~feeder_combout  = ( pcpred_DL[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_DL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_AL[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_AL[26]~feeder .extended_lut = "off";
defparam \pcplus_AL[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_AL[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N25
dffeas \pcplus_AL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_AL[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[26] .is_wysiwyg = "true";
defparam \pcplus_AL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \aluin2_A[26]~30 (
// Equation(s):
// \aluin2_A[26]~30_combout  = ( regval2_DL[26] & ( (!\aluimm_DL~q ) # (sxtimm_DL[15]) ) ) # ( !regval2_DL[26] & ( (\aluimm_DL~q  & sxtimm_DL[15]) ) )

	.dataa(gnd),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(!regval2_DL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~30 .extended_lut = "off";
defparam \aluin2_A[26]~30 .lut_mask = 64'h00330033CCFFCCFF;
defparam \aluin2_A[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = ( \aluin2_A[26]~30_combout  & ( regval1_DL[26] & ( (\Selector39~0_combout  & ((!alufunc_DL[3] & ((!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[3] & (!alufunc_DL[0] & \alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[26]~30_combout  & ( regval1_DL[26] & ( (\Selector39~0_combout  & ((!alufunc_DL[0] & (!alufunc_DL[3] $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[0] & (!alufunc_DL[3] & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[26]~30_combout  & ( 
// !regval1_DL[26] & ( (\Selector39~0_combout  & ((!alufunc_DL[0] & (!alufunc_DL[3] $ (!\alufunc_DL[1]~DUPLICATE_q ))) # (alufunc_DL[0] & (!alufunc_DL[3] & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[26]~30_combout  & ( !regval1_DL[26] & ( 
// (alufunc_DL[3] & (\Selector39~0_combout  & ((!alufunc_DL[0]) # (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_DL[0]),
	.datab(!alufunc_DL[3]),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\Selector39~0_combout ),
	.datae(!\aluin2_A[26]~30_combout ),
	.dataf(!regval1_DL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~3 .extended_lut = "off";
defparam \Selector20~3 .lut_mask = 64'h00320068006800C2;
defparam \Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \ShiftRight0~8_combout  & ( regval1_DL[31] ) ) # ( !\ShiftRight0~8_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[4]~4_combout  & ((\Selector36~0_combout ))) # (\aluin2_A[4]~4_combout  & (regval1_DL[31])))) # 
// (\aluin2_A[3]~3_combout  & (regval1_DL[31])) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\Selector36~0_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h1D551D5555555555;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~18_combout  & ( \ShiftLeft0~17_combout  & ( ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~44_combout )))) # (\aluin2_A[3]~3_combout ) ) ) ) # ( 
// !\ShiftLeft0~18_combout  & ( \ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )) # (\ShiftLeft0~43_combout ))) # (\aluin2_A[2]~2_combout  & (((\ShiftLeft0~44_combout  & !\aluin2_A[3]~3_combout )))) ) ) ) # ( 
// \ShiftLeft0~18_combout  & ( !\ShiftLeft0~17_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~43_combout  & ((!\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout ) # (\ShiftLeft0~44_combout )))) ) ) ) # ( 
// !\ShiftLeft0~18_combout  & ( !\ShiftLeft0~17_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~43_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~44_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~43_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~44_combout ),
	.datad(!\aluin2_A[3]~3_combout ),
	.datae(!\ShiftLeft0~18_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h4700473347CC47FF;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \ShiftLeft0~59_combout  & ( (\Selector46~3_combout  & ((!\aluin2_A[4]~4_combout ) # (\ShiftLeft0~54_combout ))) ) ) # ( !\ShiftLeft0~59_combout  & ( (\aluin2_A[4]~4_combout  & (\ShiftLeft0~54_combout  & \Selector46~3_combout )) 
// ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~54_combout ),
	.datad(!\Selector46~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0005000500AF00AF;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Selector20~1_combout  & ( \Selector20~0_combout  & ( \Selector46~2_combout  ) ) ) # ( !\Selector20~1_combout  & ( \Selector20~0_combout  & ( \Selector46~2_combout  ) ) ) # ( \Selector20~1_combout  & ( !\Selector20~0_combout  & 
// ( (!\alufunc_DL[0]~DUPLICATE_q  & \Selector46~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!\Selector46~2_combout ),
	.datae(!\Selector20~1_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h000000F000FF00FF;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((((\Add1~93_sumout  & \Selector44~0_combout )) # (\Selector20~2_combout )) # (\Selector20~3_combout ))) ) ) # ( \alufunc_DL[3]~DUPLICATE_q  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & ((((\Add2~93_sumout  & \Selector44~0_combout )) # (\Selector20~2_combout )) # (\Selector20~3_combout ))) ) )

	.dataa(!\Selector20~3_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Add2~93_sumout ),
	.datad(!\Selector44~0_combout ),
	.datae(!\alufunc_DL[3]~DUPLICATE_q ),
	.dataf(!\Selector20~2_combout ),
	.datag(!\Add1~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~4 .extended_lut = "on";
defparam \Selector20~4 .lut_mask = 64'h1113111333333333;
defparam \Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \aluout_AL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[26] .is_wysiwyg = "true";
defparam \aluout_AL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N57
cyclonev_lcell_comb \wregval_ML~73 (
// Equation(s):
// \wregval_ML~73_combout  = ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q  & (((pcplus_AL[26])) # (\selmemout_AL~q ))) # (\selaluout_AL~DUPLICATE_q  & (((aluout_AL[26])))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!pcplus_AL[26]),
	.datad(!aluout_AL[26]),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~73 .extended_lut = "off";
defparam \wregval_ML~73 .lut_mask = 64'h4C7F4C7F00000000;
defparam \wregval_ML~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N59
dffeas \wregval_ML[26]_NEW_REG116 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[26]_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[26]_NEW_REG116 .is_wysiwyg = "true";
defparam \wregval_ML[26]_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N29
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[26]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N19
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[26]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001002000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \wregval_ML~70 (
// Equation(s):
// \wregval_ML~70_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \dmem~8_combout  & ( dmem_rtl_0_bypass[81] ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \dmem~8_combout  & ( dmem_rtl_0_bypass[81] ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( !\dmem~8_combout  & ( (!dmem_rtl_0_bypass[82] & (dmem_rtl_0_bypass[81])) # (dmem_rtl_0_bypass[82] & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( !\dmem~8_combout  & ( (!dmem_rtl_0_bypass[82] & (dmem_rtl_0_bypass[81])) # (dmem_rtl_0_bypass[82] & 
// (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[81]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(!dmem_rtl_0_bypass[82]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\dmem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~70 .extended_lut = "off";
defparam \wregval_ML~70 .lut_mask = 64'h550355CF55555555;
defparam \wregval_ML~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \wregval_ML[26]_NEW_REG112 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[26]_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[26]_NEW_REG112 .is_wysiwyg = "true";
defparam \wregval_ML[26]_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \wregval_ML~74 (
// Equation(s):
// \wregval_ML~74_combout  = ( \wregval_ML[26]_OTERM117  & ( \wregval_ML[26]_OTERM113  & ( (!\wregval_ML[25]_OTERM97~DUPLICATE_q ) # ((!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[26]_OTERM115 )) ) ) ) # ( \wregval_ML[26]_OTERM117  & ( !\wregval_ML[26]_OTERM113 
//  & ( (!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[26]_OTERM115 ) ) ) )

	.dataa(gnd),
	.datab(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datac(!\wregval_ML[25]_OTERM99 ),
	.datad(!\wregval_ML[26]_OTERM115 ),
	.datae(!\wregval_ML[26]_OTERM117 ),
	.dataf(!\wregval_ML[26]_OTERM113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~74 .extended_lut = "off";
defparam \wregval_ML~74 .lut_mask = 64'h0000F0FF0000FCFF;
defparam \wregval_ML~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \regs~28 (
// Equation(s):
// \regs~28_combout  = ( \regs_rtl_1|auto_generated|ram_block1a25  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[60])) # (regs_rtl_1_bypass[59]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a25  & ( (regs_rtl_1_bypass[59] & ((!regs_rtl_1_bypass[60]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[60]),
	.datad(!regs_rtl_1_bypass[59]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~28 .extended_lut = "off";
defparam \regs~28 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N54
cyclonev_lcell_comb \regval2_DL[25]_NEW451 (
// Equation(s):
// \regval2_DL[25]_OTERM452  = ( \always3~2_combout  & ( \regs~28_combout  & ( (!\regval2_DL[25]_NEW451_RTM0453~combout  & (!\isnop_D~0_combout  & ((regval2_DL[25]) # (\regval2_DL~0_combout )))) ) ) ) # ( !\always3~2_combout  & ( \regs~28_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval2_DL[25]_NEW451_RTM0453~combout  & !\isnop_D~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~28_combout  & ( (regval2_DL[25] & (!\regval2_DL[25]_NEW451_RTM0453~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!regval2_DL[25]),
	.datac(!\regval2_DL[25]_NEW451_RTM0453~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[25]_OTERM452 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[25]_NEW451 .extended_lut = "off";
defparam \regval2_DL[25]_NEW451 .lut_mask = 64'h0000300050007000;
defparam \regval2_DL[25]_NEW451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N10
dffeas \regval2_DL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[25]_OTERM452 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[25] .is_wysiwyg = "true";
defparam \regval2_DL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \regval2_AL[25]~feeder (
// Equation(s):
// \regval2_AL[25]~feeder_combout  = ( regval2_DL[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_AL[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_AL[25]~feeder .extended_lut = "off";
defparam \regval2_AL[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_AL[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \regval2_AL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_AL[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[25] .is_wysiwyg = "true";
defparam \regval2_AL[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[25]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N47
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[25]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \wregval_ML~97 (
// Equation(s):
// \wregval_ML~97_combout  = ( \dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( dmem_rtl_0_bypass[79] ) ) ) # ( !\dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!dmem_rtl_0_bypass[80] & 
// (((dmem_rtl_0_bypass[79])))) # (dmem_rtl_0_bypass[80] & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( \dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  
// & ( dmem_rtl_0_bypass[79] ) ) ) # ( !\dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!dmem_rtl_0_bypass[80] & (((dmem_rtl_0_bypass[79])))) # (dmem_rtl_0_bypass[80] & (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  
// & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datab(!dmem_rtl_0_bypass[80]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[79]),
	.datae(!\dmem~8_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~97 .extended_lut = "off";
defparam \wregval_ML~97 .lut_mask = 64'h01CD00FF31FD00FF;
defparam \wregval_ML~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \wregval_ML[25]_NEW_REG100 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_NEW_REG100 .is_wysiwyg = "true";
defparam \wregval_ML[25]_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \wregval_ML~98 (
// Equation(s):
// \wregval_ML~98_combout  = ( !\Equal14~0_combout  & ( (\comb~16_combout  & ((!\wregval_ML~1_combout ) # (!tlim[25]))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(!tlim[25]),
	.datad(!\comb~16_combout ),
	.datae(gnd),
	.dataf(!\Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~98 .extended_lut = "off";
defparam \wregval_ML~98 .lut_mask = 64'h00FA00FA00000000;
defparam \wregval_ML~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \wregval_ML~99 (
// Equation(s):
// \wregval_ML~99_combout  = ( \wregval_ML~60_combout  & ( (!\wregval_ML~98_combout  & ((!\Equal14~1_combout ) # (tcnt[25]))) ) )

	.dataa(gnd),
	.datab(!tcnt[25]),
	.datac(!\Equal14~1_combout ),
	.datad(!\wregval_ML~98_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~99 .extended_lut = "off";
defparam \wregval_ML~99 .lut_mask = 64'h00000000F300F300;
defparam \wregval_ML~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \wregval_ML[25]_NEW_REG102 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_NEW_REG102 .is_wysiwyg = "true";
defparam \wregval_ML[25]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \pcplus_AL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[25] .is_wysiwyg = "true";
defparam \pcplus_AL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \aluin2_A[25]~26 (
// Equation(s):
// \aluin2_A[25]~26_combout  = ( sxtimm_DL[15] & ( (regval2_DL[25]) # (\aluimm_DL~q ) ) ) # ( !sxtimm_DL[15] & ( (!\aluimm_DL~q  & regval2_DL[25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_DL~q ),
	.datad(!regval2_DL[25]),
	.datae(gnd),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~26 .extended_lut = "off";
defparam \aluin2_A[25]~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( regval1_DL[25] & ( \aluin2_A[25]~26_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & \Selector28~0_combout ) ) ) ) # ( !regval1_DL[25] & ( \aluin2_A[25]~26_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & \Selector28~0_combout ) ) ) ) # 
// ( regval1_DL[25] & ( !\aluin2_A[25]~26_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & \Selector28~0_combout ) ) ) ) # ( !regval1_DL[25] & ( !\aluin2_A[25]~26_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & \Selector28~0_combout ) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector28~0_combout ),
	.datad(gnd),
	.datae(!regval1_DL[25]),
	.dataf(!\aluin2_A[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h05050A0A0A0A0505;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Add2~57_sumout  & ( \Add1~57_sumout  & ( \Selector25~0_combout  ) ) ) # ( !\Add2~57_sumout  & ( \Add1~57_sumout  & ( (\Selector25~0_combout  & !\alufunc_DL[3]~DUPLICATE_q ) ) ) ) # ( \Add2~57_sumout  & ( !\Add1~57_sumout  & ( 
// (\Selector25~0_combout  & \alufunc_DL[3]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(gnd),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0000050550505555;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \aluin2_A[25]~26_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q  & !regval1_DL[25]))) ) ) # ( !\aluin2_A[25]~26_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!regval1_DL[25]))) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!regval1_DL[25]),
	.datae(gnd),
	.dataf(!\aluin2_A[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h555A555A5AAA5AAA;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( \Selector21~3_combout  & ( alufunc_DL[4] & ( !\Selector21~0_combout  ) ) ) # ( !\Selector21~3_combout  & ( alufunc_DL[4] & ( !\Selector21~0_combout  ) ) ) # ( \Selector21~3_combout  & ( !alufunc_DL[4] & ( 
// (!\alufunc_DL[2]~DUPLICATE_q  & !\Selector21~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( !alufunc_DL[4] & ( !\Selector21~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[2]~DUPLICATE_q ),
	.datac(!\Selector21~0_combout ),
	.datad(gnd),
	.datae(!\Selector21~3_combout ),
	.dataf(!alufunc_DL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'hF0F0C0C0F0F0F0F0;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N18
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \aluin2_A[3]~3_combout  & ( \Selector37~0_combout  & ( regval1_DL[31] ) ) ) # ( !\aluin2_A[3]~3_combout  & ( \Selector37~0_combout  & ( ((!\ShiftRight0~8_combout  & !\aluin2_A[4]~4_combout )) # (regval1_DL[31]) ) ) ) # ( 
// \aluin2_A[3]~3_combout  & ( !\Selector37~0_combout  & ( regval1_DL[31] ) ) ) # ( !\aluin2_A[3]~3_combout  & ( !\Selector37~0_combout  & ( (regval1_DL[31] & ((\aluin2_A[4]~4_combout ) # (\ShiftRight0~8_combout ))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h11555555DD555555;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( \Selector21~2_combout  & ( (\Selector21~4_combout  & ((!\Selector46~1_combout ) # (\alufunc_DL[0]~DUPLICATE_q ))) ) ) # ( !\Selector21~2_combout  & ( \Selector21~4_combout  ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector21~4_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h0F0F0F0F0F050F05;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~31_combout  & ( \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~13_combout ) ) ) ) # ( !\ShiftLeft0~31_combout  & ( \aluin2_A[2]~2_combout  & ( (\aluin2_A[3]~3_combout  & \ShiftLeft0~13_combout 
// ) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~39_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~12_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\aluin2_A[2]~2_combout  & ( 
// (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~39_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~12_combout ))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftLeft0~39_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = ( \ShiftLeft0~53_combout  & ( (\Selector21~5_combout  & ((!\Selector15~1_combout ) # ((\aluin2_A[4]~4_combout  & !\ShiftLeft0~52_combout )))) ) ) # ( !\ShiftLeft0~53_combout  & ( (\Selector21~5_combout  & ((!\aluin2_A[4]~4_combout 
// ) # ((!\ShiftLeft0~52_combout ) # (!\Selector15~1_combout )))) ) )

	.dataa(!\Selector21~5_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(!\Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~6 .extended_lut = "off";
defparam \Selector21~6 .lut_mask = 64'h5554555455105510;
defparam \Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \Selector21~7 (
// Equation(s):
// \Selector21~7_combout  = ( \alufunc_DL[5]~DUPLICATE_q  & ( \Selector21~6_combout  & ( (\Selector21~1_combout  & ((!alufunc_DL[1]) # (\Selector21~0_combout ))) ) ) ) # ( \alufunc_DL[5]~DUPLICATE_q  & ( !\Selector21~6_combout  & ( (!alufunc_DL[1]) # 
// (\Selector21~0_combout ) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(gnd),
	.datac(!\Selector21~1_combout ),
	.datad(!alufunc_DL[1]),
	.datae(!\alufunc_DL[5]~DUPLICATE_q ),
	.dataf(!\Selector21~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~7 .extended_lut = "off";
defparam \Selector21~7 .lut_mask = 64'h0000FF5500000F05;
defparam \Selector21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N49
dffeas \aluout_AL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[25] .is_wysiwyg = "true";
defparam \aluout_AL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \wregval_ML~100 (
// Equation(s):
// \wregval_ML~100_combout  = ( \selaluout_AL~DUPLICATE_q  & ( (aluout_AL[25] & !\always13~0_combout ) ) ) # ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & ((\selmemout_AL~q ) # (pcplus_AL[25]))) ) )

	.dataa(!pcplus_AL[25]),
	.datab(!aluout_AL[25]),
	.datac(!\selmemout_AL~q ),
	.datad(!\always13~0_combout ),
	.datae(gnd),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~100 .extended_lut = "off";
defparam \wregval_ML~100 .lut_mask = 64'h5F005F0033003300;
defparam \wregval_ML~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \wregval_ML[25]_NEW_REG104 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[25]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[25]_NEW_REG104 .is_wysiwyg = "true";
defparam \wregval_ML[25]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \wregval_ML~101 (
// Equation(s):
// \wregval_ML~101_combout  = ( \wregval_ML[25]_OTERM105  & ( \wregval_ML[25]_OTERM97  & ( (!\wregval_ML[25]_OTERM99 ) # (\wregval_ML[25]_OTERM103 ) ) ) ) # ( \wregval_ML[25]_OTERM105  & ( !\wregval_ML[25]_OTERM97  & ( ((!\wregval_ML[25]_OTERM99 ) # 
// (\wregval_ML[25]_OTERM103 )) # (\wregval_ML[25]_OTERM101 ) ) ) )

	.dataa(!\wregval_ML[25]_OTERM101 ),
	.datab(gnd),
	.datac(!\wregval_ML[25]_OTERM103 ),
	.datad(!\wregval_ML[25]_OTERM99 ),
	.datae(!\wregval_ML[25]_OTERM105 ),
	.dataf(!\wregval_ML[25]_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~101 .extended_lut = "off";
defparam \wregval_ML~101 .lut_mask = 64'h0000FF5F0000FF0F;
defparam \wregval_ML~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \regs~57 (
// Equation(s):
// \regs~57_combout  = ( \regs_rtl_0|auto_generated|ram_block1a21  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[52])) # (regs_rtl_0_bypass[51]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a21  & ( (regs_rtl_0_bypass[51] & ((!regs_rtl_0_bypass[52]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[52]),
	.datad(!regs_rtl_0_bypass[51]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~57 .extended_lut = "off";
defparam \regs~57 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \regs~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \regval1_DL[21]_NEW364 (
// Equation(s):
// \regval1_DL[21]_OTERM365  = ( \always3~2_combout  & ( \regs~57_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[21]_NEW364_RTM0366~combout  & ((\regval2_DL~0_combout ) # (regval1_DL[21])))) ) ) ) # ( !\always3~2_combout  & ( \regs~57_combout  & ( 
// (\regval2_DL~0_combout  & (!\isnop_D~0_combout  & !\regval1_DL[21]_NEW364_RTM0366~combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~57_combout  & ( (regval1_DL[21] & (!\isnop_D~0_combout  & !\regval1_DL[21]_NEW364_RTM0366~combout )) ) ) )

	.dataa(!regval1_DL[21]),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval1_DL[21]_NEW364_RTM0366~combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[21]_OTERM365 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[21]_NEW364 .extended_lut = "off";
defparam \regval1_DL[21]_NEW364 .lut_mask = 64'h0000500030007000;
defparam \regval1_DL[21]_NEW364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N2
dffeas \regval1_DL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[21]_OTERM365 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[21] .is_wysiwyg = "true";
defparam \regval1_DL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N24
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval1_DL[22] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout ) # (regval1_DL[21]) ) ) ) # ( !regval1_DL[22] & ( \aluin2_A[1]~1_combout  & ( (regval1_DL[21] & \aluin2_A[0]~0_combout ) ) ) ) # ( regval1_DL[22] & ( 
// !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((\regval1_DL[24]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[23]~DUPLICATE_q )) ) ) ) # ( !regval1_DL[22] & ( !\aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((\regval1_DL[24]~DUPLICATE_q ))) # (\aluin2_A[0]~0_combout  & (\regval1_DL[23]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_DL[21]),
	.datab(!\regval1_DL[23]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~0_combout ),
	.datad(!\regval1_DL[24]~DUPLICATE_q ),
	.datae(!regval1_DL[22]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h03F303F30505F5F5;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( (\aluin2_A[0]~0_combout ) # (\regval1_DL[14]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[16]))) # 
// (\aluin2_A[0]~0_combout  & (regval1_DL[15])) ) ) ) # ( \aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (\regval1_DL[14]~DUPLICATE_q  & !\aluin2_A[0]~0_combout ) ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !regval1_DL[13] & ( (!\aluin2_A[0]~0_combout  & 
// ((regval1_DL[16]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[15])) ) ) )

	.dataa(!regval1_DL[15]),
	.datab(!regval1_DL[16]),
	.datac(!\regval1_DL[14]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!regval1_DL[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h33550F0033550FFF;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \regval1_DL[18]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[19])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[17]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[18]~DUPLICATE_q  & ( 
// \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[19])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[17]~DUPLICATE_q ))) ) ) ) # ( \regval1_DL[18]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout ) # (regval1_DL[20]) ) 
// ) ) # ( !\regval1_DL[18]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (regval1_DL[20] & !\aluin2_A[1]~1_combout ) ) ) )

	.dataa(!regval1_DL[19]),
	.datab(!\regval1_DL[17]~DUPLICATE_q ),
	.datac(!regval1_DL[20]),
	.datad(!\aluin2_A[1]~1_combout ),
	.datae(!\regval1_DL[18]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h0F000FFF55335533;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N54
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~28_combout  & ( \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~10_combout ) ) ) ) # ( !\ShiftLeft0~28_combout  & ( \aluin2_A[2]~2_combout  & ( (\aluin2_A[3]~3_combout  & \ShiftLeft0~10_combout 
// ) ) ) ) # ( \ShiftLeft0~28_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~35_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~9_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( !\aluin2_A[2]~2_combout  & ( 
// (!\aluin2_A[3]~3_combout  & (\ShiftLeft0~35_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\ShiftLeft0~35_combout ),
	.datab(!\ShiftLeft0~9_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h53535353000FF0FF;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \aluin2_A[24]~25 (
// Equation(s):
// \aluin2_A[24]~25_combout  = ( regval2_DL[24] & ( (!\aluimm_DL~q ) # (sxtimm_DL[15]) ) ) # ( !regval2_DL[24] & ( (sxtimm_DL[15] & \aluimm_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!regval2_DL[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~25 .extended_lut = "off";
defparam \aluin2_A[24]~25 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N15
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \aluin2_A[24]~25_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ (((!alufunc_DL[0] & !\regval1_DL[24]~DUPLICATE_q ))))) ) ) # ( !\aluin2_A[24]~25_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ 
// (((!alufunc_DL[0]) # (!\regval1_DL[24]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!alufunc_DL[0]),
	.datac(!\regval1_DL[24]~DUPLICATE_q ),
	.datad(!\Selector39~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h00560056006A006A;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N36
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \ShiftRight0~8_combout  & ( \aluin2_A[3]~3_combout  & ( regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( \aluin2_A[3]~3_combout  & ( regval1_DL[31] ) ) ) # ( \ShiftRight0~8_combout  & ( !\aluin2_A[3]~3_combout  & ( 
// regval1_DL[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( !\aluin2_A[3]~3_combout  & ( (!\aluin2_A[4]~4_combout  & (\Selector38~3_combout )) # (\aluin2_A[4]~4_combout  & ((regval1_DL[31]))) ) ) )

	.dataa(!\Selector38~3_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!regval1_DL[31]),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\aluin2_A[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h505F00FF00FF00FF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[24]~25_combout  & ( (\Selector28~0_combout  & (!alufunc_DL[3] $ (\regval1_DL[24]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[24]~25_combout  & ( (\Selector28~0_combout  & (!alufunc_DL[3] $ (!\regval1_DL[24]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector28~0_combout ),
	.datad(!\regval1_DL[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h030C030C0C030C03;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \Selector22~1_combout  & ( !\Selector22~0_combout  & ( (!\Selector22~2_combout  & ((!\Selector46~1_combout ) # (alufunc_DL[0]))) ) ) ) # ( !\Selector22~1_combout  & ( !\Selector22~0_combout  & ( !\Selector22~2_combout  ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[0]),
	.datac(!\Selector46~1_combout ),
	.datad(!\Selector22~2_combout ),
	.datae(!\Selector22~1_combout ),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'hFF00F30000000000;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N18
cyclonev_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = ( \Selector15~1_combout  & ( \Selector22~3_combout  & ( (!\aluin2_A[4]~4_combout  & (!\ShiftLeft0~51_combout )) # (\aluin2_A[4]~4_combout  & ((!\ShiftLeft0~3_combout ))) ) ) ) # ( !\Selector15~1_combout  & ( \Selector22~3_combout  
// ) )

	.dataa(!\ShiftLeft0~51_combout ),
	.datab(!\ShiftLeft0~3_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(gnd),
	.datae(!\Selector15~1_combout ),
	.dataf(!\Selector22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~4 .extended_lut = "off";
defparam \Selector22~4 .lut_mask = 64'h00000000FFFFACAC;
defparam \Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = ( \Add2~53_sumout  & ( (!\Selector25~0_combout  & (\Selector22~2_combout  & ((\Add1~53_sumout ) # (alufunc_DL[3])))) # (\Selector25~0_combout  & (((\Add1~53_sumout )) # (alufunc_DL[3]))) ) ) # ( !\Add2~53_sumout  & ( 
// (!alufunc_DL[3] & (\Add1~53_sumout  & ((\Selector22~2_combout ) # (\Selector25~0_combout )))) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector22~2_combout ),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~5 .extended_lut = "off";
defparam \Selector22~5 .lut_mask = 64'h004C004C135F135F;
defparam \Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N27
cyclonev_lcell_comb \Selector22~6 (
// Equation(s):
// \Selector22~6_combout  = ( \Selector22~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector22~4_combout ) # (\Selector22~5_combout ))) ) ) # ( !\Selector22~0_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & (\alufunc_DL[5]~DUPLICATE_q  & 
// ((!\Selector22~4_combout ) # (\Selector22~5_combout )))) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector22~4_combout ),
	.datad(!\Selector22~5_combout ),
	.datae(gnd),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~6 .extended_lut = "off";
defparam \Selector22~6 .lut_mask = 64'h2022202230333033;
defparam \Selector22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N29
dffeas \aluout_AL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[24] .is_wysiwyg = "true";
defparam \aluout_AL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \wregval_ML~75 (
// Equation(s):
// \wregval_ML~75_combout  = ( pcplus_AL[24] & ( aluout_AL[24] & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[24] & ( aluout_AL[24] & ( (!\always13~0_combout  & ((\selmemout_AL~q ) # (\selaluout_AL~DUPLICATE_q ))) ) ) ) # ( pcplus_AL[24] & ( !aluout_AL[24] & 
// ( (!\selaluout_AL~DUPLICATE_q  & !\always13~0_combout ) ) ) ) # ( !pcplus_AL[24] & ( !aluout_AL[24] & ( (!\selaluout_AL~DUPLICATE_q  & (\selmemout_AL~q  & !\always13~0_combout )) ) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\selmemout_AL~q ),
	.datad(!\always13~0_combout ),
	.datae(!pcplus_AL[24]),
	.dataf(!aluout_AL[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~75 .extended_lut = "off";
defparam \wregval_ML~75 .lut_mask = 64'h0A00AA005F00FF00;
defparam \wregval_ML~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[24]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[24]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \wregval_M[24]~13 (
// Equation(s):
// \wregval_M[24]~13_combout  = ( dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (((!dmem_rtl_0_bypass[78]) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem~8_combout  & (dmem_rtl_0_bypass[78] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( ((!dmem_rtl_0_bypass[78]) # ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~8_combout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & (!\dmem~8_combout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & dmem_rtl_0_bypass[78]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\dmem~8_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~13 .extended_lut = "off";
defparam \wregval_M[24]~13 .lut_mask = 64'h0040FF73004CFF7F;
defparam \wregval_M[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \wregval_M[24]~12 (
// Equation(s):
// \wregval_M[24]~12_combout  = ( \wregval_M[24]~11_combout  & ( \Equal14~1_combout  & ( ((tlim[24] & \wregval_ML~1_combout )) # (tcnt[24]) ) ) ) # ( !\wregval_M[24]~11_combout  & ( \Equal14~1_combout  & ( tcnt[24] ) ) ) # ( \wregval_M[24]~11_combout  & ( 
// !\Equal14~1_combout  & ( (tlim[24] & \wregval_ML~1_combout ) ) ) )

	.dataa(!tcnt[24]),
	.datab(!tlim[24]),
	.datac(!\wregval_ML~1_combout ),
	.datad(gnd),
	.datae(!\wregval_M[24]~11_combout ),
	.dataf(!\Equal14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~12 .extended_lut = "off";
defparam \wregval_M[24]~12 .lut_mask = 64'h0000030355555757;
defparam \wregval_M[24]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb \wregval_ML~76 (
// Equation(s):
// \wregval_ML~76_combout  = ( \wregval_M[24]~12_combout  & ( (\wregval_ML~75_combout  & ((!\wregval_ML~2_combout ) # ((\WideNor0~combout ) # (\wregval_M[24]~13_combout )))) ) ) # ( !\wregval_M[24]~12_combout  & ( (\wregval_ML~75_combout  & 
// ((!\wregval_ML~2_combout ) # ((\wregval_M[24]~13_combout  & !\WideNor0~combout )))) ) )

	.dataa(!\wregval_ML~75_combout ),
	.datab(!\wregval_ML~2_combout ),
	.datac(!\wregval_M[24]~13_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\wregval_M[24]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~76 .extended_lut = "off";
defparam \wregval_ML~76 .lut_mask = 64'h4544454445554555;
defparam \wregval_ML~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N10
dffeas \wregval_ML[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[24] .is_wysiwyg = "true";
defparam \wregval_ML[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \regs~22 (
// Equation(s):
// \regs~22_combout  = ( \regs_rtl_1|auto_generated|ram_block1a23  & ( ((regs_rtl_1_bypass[56] & !\regs~1_combout )) # (regs_rtl_1_bypass[55]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a23  & ( (regs_rtl_1_bypass[55] & ((!regs_rtl_1_bypass[56]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[56]),
	.datac(!regs_rtl_1_bypass[55]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~22 .extended_lut = "off";
defparam \regs~22 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \regs~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \regval2_DL[23]_NEW469 (
// Equation(s):
// \regval2_DL[23]_OTERM470  = ( !\isnop_D~0_combout  & ( \regs~22_combout  & ( (!\regval2_DL[23]_NEW469_RTM0471~combout  & (((regval2_DL[23] & \always3~2_combout )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( !\regs~22_combout  & ( 
// (regval2_DL[23] & (!\regval2_DL[23]_NEW469_RTM0471~combout  & \always3~2_combout )) ) ) )

	.dataa(!regval2_DL[23]),
	.datab(!\regval2_DL[23]_NEW469_RTM0471~combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regs~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[23]_OTERM470 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[23]_NEW469 .extended_lut = "off";
defparam \regval2_DL[23]_NEW469 .lut_mask = 64'h0404000004CC0000;
defparam \regval2_DL[23]_NEW469 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \regval2_DL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[23]_OTERM470 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[23] .is_wysiwyg = "true";
defparam \regval2_DL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N33
cyclonev_lcell_comb \aluin2_A[23]~28 (
// Equation(s):
// \aluin2_A[23]~28_combout  = ( sxtimm_DL[15] & ( (\aluimm_DL~q ) # (regval2_DL[23]) ) ) # ( !sxtimm_DL[15] & ( (regval2_DL[23] & !\aluimm_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[23]),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~28 .extended_lut = "off";
defparam \aluin2_A[23]~28 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \alufunc_DL[0]~DUPLICATE_q  & ( \aluin2_A[23]~28_combout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & !alufunc_DL[1])) ) ) ) # ( !\alufunc_DL[0]~DUPLICATE_q  & ( \aluin2_A[23]~28_combout  & ( 
// (\Selector39~0_combout  & (!\regval1_DL[23]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q  $ (alufunc_DL[1])))) ) ) ) # ( \alufunc_DL[0]~DUPLICATE_q  & ( !\aluin2_A[23]~28_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[1] & 
// (!\regval1_DL[23]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( !\alufunc_DL[0]~DUPLICATE_q  & ( !\aluin2_A[23]~28_combout  & ( (\Selector39~0_combout  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\regval1_DL[23]~DUPLICATE_q ) # (!alufunc_DL[1]))))) 
// ) ) )

	.dataa(!\regval1_DL[23]~DUPLICATE_q ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector39~0_combout ),
	.datad(!alufunc_DL[1]),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\aluin2_A[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0306060006090C00;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~23_combout  & ( ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~22_combout )))) # (\aluin2_A[3]~3_combout ) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( \ShiftLeft0~23_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~22_combout ))))) # (\aluin2_A[3]~3_combout  & (!\aluin2_A[2]~2_combout 
// )) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~23_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~22_combout ))))) # (\aluin2_A[3]~3_combout  & 
// (\aluin2_A[2]~2_combout )) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~23_combout  & ( (!\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~22_combout ))))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftLeft0~49_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \ShiftLeft0~56_combout  & ( (!\aluin2_A[4]~4_combout  & (\ShiftLeft0~57_combout )) # (\aluin2_A[4]~4_combout  & ((!\aluin2_A[3]~3_combout ))) ) ) # ( !\ShiftLeft0~56_combout  & ( (\ShiftLeft0~57_combout  & 
// !\aluin2_A[4]~4_combout ) ) )

	.dataa(!\ShiftLeft0~57_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\aluin2_A[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h505050505F505F50;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N51
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( \ShiftRight0~35_combout  & ( (\aluin2_A[2]~2_combout ) # (\ShiftRight0~34_combout ) ) ) # ( !\ShiftRight0~35_combout  & ( (\ShiftRight0~34_combout  & !\aluin2_A[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = ( !\alufunc_DL[0]~DUPLICATE_q  & ( (!\aluin2_A[3]~3_combout  & ((!\ShiftRight0~8_combout  & ((!\aluin2_A[4]~4_combout  & ((\Selector39~1_combout ))) # (\aluin2_A[4]~4_combout  & (regval1_DL[31])))) # (\ShiftRight0~8_combout  & 
// (regval1_DL[31])))) # (\aluin2_A[3]~3_combout  & (regval1_DL[31])) ) ) # ( \alufunc_DL[0]~DUPLICATE_q  & ( (((\Selector23~0_combout  & (!\ShiftRight0~8_combout )))) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!regval1_DL[31]),
	.datac(!\Selector23~0_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\aluin2_A[4]~4_combout ),
	.datag(!\Selector39~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~4 .extended_lut = "on";
defparam \Selector23~4 .lut_mask = 64'h1B330F0033330F00;
defparam \Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Add2~81_sumout  & ( (\Selector44~0_combout  & ((\alufunc_DL[3]~DUPLICATE_q ) # (\Add1~81_sumout ))) ) ) # ( !\Add2~81_sumout  & ( (\Selector44~0_combout  & (\Add1~81_sumout  & !\alufunc_DL[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\Selector44~0_combout ),
	.datac(!\Add1~81_sumout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0300030003330333;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( \Selector46~2_combout  & ( \Selector23~2_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector46~2_combout  & ( \Selector23~2_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( \Selector46~2_combout  & ( 
// !\Selector23~2_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((\Selector23~4_combout ) # (\Selector23~1_combout ))) ) ) ) # ( !\Selector46~2_combout  & ( !\Selector23~2_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & \Selector23~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector23~1_combout ),
	.datad(!\Selector23~4_combout ),
	.datae(!\Selector46~2_combout ),
	.dataf(!\Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h0303033333333333;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N2
dffeas \aluout_AL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[23] .is_wysiwyg = "true";
defparam \aluout_AL[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N44
dffeas \pcplus_AL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[23] .is_wysiwyg = "true";
defparam \pcplus_AL[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \wregval_ML~78 (
// Equation(s):
// \wregval_ML~78_combout  = ( pcplus_AL[23] & ( !\always13~0_combout  & ( (!\selaluout_AL~q ) # (aluout_AL[23]) ) ) ) # ( !pcplus_AL[23] & ( !\always13~0_combout  & ( (!\selaluout_AL~q  & ((\selmemout_AL~q ))) # (\selaluout_AL~q  & (aluout_AL[23])) ) ) )

	.dataa(!aluout_AL[23]),
	.datab(!\selmemout_AL~q ),
	.datac(!\selaluout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[23]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~78 .extended_lut = "off";
defparam \wregval_ML~78 .lut_mask = 64'h3535F5F500000000;
defparam \wregval_ML~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[23]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F880EAAAAAAAAA4070000000000000000";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[23]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \wregval_ML~77 (
// Equation(s):
// \wregval_ML~77_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # (((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ) # (\dmem~8_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (dmem_rtl_0_bypass[76] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (dmem_rtl_0_bypass[76] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~8_combout  & \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~77 .extended_lut = "off";
defparam \wregval_ML~77 .lut_mask = 64'h0040AFEF1050BFFF;
defparam \wregval_ML~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \HexOut[23]~17 (
// Equation(s):
// \HexOut[23]~17_combout  = !regval2_AL[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_AL[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[23]~17 .extended_lut = "off";
defparam \HexOut[23]~17 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \HexOut[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( \Equal2~9_combout  & ( \wrmem_M~combout  ) )

	.dataa(gnd),
	.datab(!\wrmem_M~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'h0000000033333333;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \HexOut[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[23]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \comb~17 (
// Equation(s):
// \comb~17_combout  = ( aluout_AL[8] & ( (!tcnt[23] & \Equal2~8_combout ) ) ) # ( !aluout_AL[8] & ( (HexOut[23] & \Equal2~8_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[23]),
	.datac(!tcnt[23]),
	.datad(!\Equal2~8_combout ),
	.datae(gnd),
	.dataf(!aluout_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~17 .extended_lut = "off";
defparam \comb~17 .lut_mask = 64'h0033003300F000F0;
defparam \comb~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N21
cyclonev_lcell_comb \comb~18 (
// Equation(s):
// \comb~18_combout  = ( !\comb~17_combout  & ( (!\wregval_M[24]~11_combout ) # ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((tlim[23])))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\comb~1_combout ),
	.datac(!tlim[23]),
	.datad(!\wregval_M[24]~11_combout ),
	.datae(gnd),
	.dataf(!\comb~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~18 .extended_lut = "off";
defparam \comb~18 .lut_mask = 64'hFF8DFF8D00000000;
defparam \comb~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \wregval_ML~79 (
// Equation(s):
// \wregval_ML~79_combout  = ( \wregval_ML~13_combout  & ( \comb~18_combout  & ( \wregval_ML~78_combout  ) ) ) # ( !\wregval_ML~13_combout  & ( \comb~18_combout  & ( (\wregval_ML~78_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~77_combout  & 
// !\WideNor0~combout )))) ) ) ) # ( \wregval_ML~13_combout  & ( !\comb~18_combout  & ( (\wregval_ML~78_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~77_combout  & !\WideNor0~combout )))) ) ) ) # ( !\wregval_ML~13_combout  & ( !\comb~18_combout  & ( 
// (\wregval_ML~78_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~77_combout  & !\WideNor0~combout )))) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\wregval_ML~78_combout ),
	.datac(!\wregval_ML~77_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\wregval_ML~13_combout ),
	.dataf(!\comb~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~79 .extended_lut = "off";
defparam \wregval_ML~79 .lut_mask = 64'h2322232223223333;
defparam \wregval_ML~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \wregval_ML[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[23] .is_wysiwyg = "true";
defparam \wregval_ML[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N57
cyclonev_lcell_comb \regs_rtl_1_bypass[54]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[54]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N58
dffeas \regs_rtl_1_bypass[54] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \regs_rtl_1_bypass[53] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \regs~23 (
// Equation(s):
// \regs~23_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[53] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[54] & ((regs_rtl_1_bypass[53]))) # (regs_rtl_1_bypass[54] & (\regs_rtl_1|auto_generated|ram_block1a22 )) ) )

	.dataa(!\regs_rtl_1|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[54]),
	.datad(!regs_rtl_1_bypass[53]),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~23 .extended_lut = "off";
defparam \regs~23 .lut_mask = 64'h05F505F500FF00FF;
defparam \regs~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \regval2_DL[22]_NEW466_RTM0468 (
// Equation(s):
// \regval2_DL[22]_NEW466_RTM0468~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[22]_NEW466_RTM0468~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[22]_NEW466_RTM0468 .extended_lut = "off";
defparam \regval2_DL[22]_NEW466_RTM0468 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[22]_NEW466_RTM0468 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \regval2_DL[22]_NEW466 (
// Equation(s):
// \regval2_DL[22]_OTERM467  = ( \always3~2_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[22]_NEW466_RTM0468~combout  & (!\isnop_D~0_combout  & ((regval2_DL[22]) # (\regs~23_combout )))) ) ) ) # ( !\always3~2_combout  & ( \regval2_DL~0_combout  & ( 
// (\regs~23_combout  & (!\regval2_DL[22]_NEW466_RTM0468~combout  & !\isnop_D~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regval2_DL~0_combout  & ( (regval2_DL[22] & (!\regval2_DL[22]_NEW466_RTM0468~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regs~23_combout ),
	.datab(!regval2_DL[22]),
	.datac(!\regval2_DL[22]_NEW466_RTM0468~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[22]_OTERM467 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[22]_NEW466 .extended_lut = "off";
defparam \regval2_DL[22]_NEW466 .lut_mask = 64'h0000300050007000;
defparam \regval2_DL[22]_NEW466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N2
dffeas \regval2_DL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[22]_OTERM467 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[22] .is_wysiwyg = "true";
defparam \regval2_DL[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \regval2_AL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[22] .is_wysiwyg = "true";
defparam \regval2_AL[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[22]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[22]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B880EAAAAAAAAA4800000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \comb~19 (
// Equation(s):
// \comb~19_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!dmem_rtl_0_bypass[74]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )) # 
// (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (dmem_rtl_0_bypass[74] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!dmem_rtl_0_bypass[74]) # (((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (dmem_rtl_0_bypass[74] & (!\dmem~8_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[74]),
	.datab(!\dmem~8_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~19 .extended_lut = "off";
defparam \comb~19 .lut_mask = 64'h0004BBBF4404FFBF;
defparam \comb~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N44
dffeas \aluimm_DL~_Duplicate_24DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_24DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_24DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N14
dffeas \sxtimm_DL[15]~_Duplicate_30 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_31 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate_30 .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate_30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N57
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \sxtimm_DL[15]~_Duplicate_31  & ( !regval1_DL[22] $ (((!\aluimm_DL~_Duplicate_24DUPLICATE_q  & !regval2_DL[22]))) ) ) # ( !\sxtimm_DL[15]~_Duplicate_31  & ( !regval1_DL[22] $ (((!regval2_DL[22]) # 
// (\aluimm_DL~_Duplicate_24DUPLICATE_q ))) ) )

	.dataa(!regval1_DL[22]),
	.datab(gnd),
	.datac(!\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.datad(!regval2_DL[22]),
	.datae(gnd),
	.dataf(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h55A555A55AAA5AAA;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( alufunc_DL[1] & ( \alufunc_DL[3]~DUPLICATE_q  & ( (!\Equal0~1_combout  & (\alufunc_DL[5]~DUPLICATE_q  & \Selector28~0_combout )) ) ) ) # ( !alufunc_DL[1] & ( \alufunc_DL[3]~DUPLICATE_q  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( 
// alufunc_DL[1] & ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\Equal0~1_combout  & (\alufunc_DL[5]~DUPLICATE_q  & \Selector28~0_combout )) ) ) ) # ( !alufunc_DL[1] & ( !\alufunc_DL[3]~DUPLICATE_q  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector28~0_combout ),
	.datad(gnd),
	.datae(!alufunc_DL[1]),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h3333010133330202;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N21
cyclonev_lcell_comb \aluin2_A[22]~27 (
// Equation(s):
// \aluin2_A[22]~27_combout  = ( \aluimm_DL~_Duplicate_24DUPLICATE_q  & ( \sxtimm_DL[15]~_Duplicate_31  ) ) # ( !\aluimm_DL~_Duplicate_24DUPLICATE_q  & ( regval2_DL[22] ) )

	.dataa(!regval2_DL[22]),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~27 .extended_lut = "off";
defparam \aluin2_A[22]~27 .lut_mask = 64'h555555550F0F0F0F;
defparam \aluin2_A[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = ( \aluin2_A[22]~27_combout  & ( \Selector39~0_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & ((!\alufunc_DL[3]~DUPLICATE_q  $ (!\regval1_DL[22]~DUPLICATE_q )) # (\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[0]~DUPLICATE_q  & 
// (!\alufunc_DL[3]~DUPLICATE_q )) ) ) ) # ( !\aluin2_A[22]~27_combout  & ( \Selector39~0_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (((\alufunc_DL[1]~DUPLICATE_q  & \regval1_DL[22]~DUPLICATE_q )) # (\alufunc_DL[3]~DUPLICATE_q ))) # 
// (\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\regval1_DL[22]~DUPLICATE_q ))))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\regval1_DL[22]~DUPLICATE_q ),
	.datae(!\aluin2_A[22]~27_combout ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~4 .extended_lut = "off";
defparam \Selector24~4 .lut_mask = 64'h00000000336E6ECE;
defparam \Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N15
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector15~0_combout  & ( \Selector46~1_combout  ) ) # ( !\Selector15~0_combout  & ( (\Selector46~4_combout  & \Selector46~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector46~4_combout ),
	.datac(!\Selector46~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h030303030F0F0F0F;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \Selector28~5_combout  & ( (!\Selector46~4_combout ) # (\ShiftRight0~25_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector46~4_combout ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h00000000CFCFCFCF;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N6
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~17_combout  & ( \ShiftLeft0~44_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\ShiftLeft0~17_combout  & ( \ShiftLeft0~44_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~18_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout  & (\aluin2_A[3]~3_combout ))) ) ) ) # ( 
// \ShiftLeft0~17_combout  & ( !\ShiftLeft0~44_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftLeft0~18_combout )))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # (\ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\ShiftLeft0~17_combout  & ( !\ShiftLeft0~44_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~18_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout )))) ) ) )

	.dataa(!\ShiftLeft0~19_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N36
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \ShiftLeft0~55_combout  & ( (\Selector15~1_combout  & ((!\aluin2_A[4]~4_combout ) # ((!\aluin2_A[3]~3_combout  & \ShiftLeft0~8_combout )))) ) ) # ( !\ShiftLeft0~55_combout  & ( (!\aluin2_A[3]~3_combout  & (\aluin2_A[4]~4_combout 
//  & (\Selector15~1_combout  & \ShiftLeft0~8_combout ))) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\Selector15~1_combout ),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h000200020C0E0C0E;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Add2~77_sumout  & ( \Add1~77_sumout  & ( \Selector25~0_combout  ) ) ) # ( !\Add2~77_sumout  & ( \Add1~77_sumout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) ) # ( \Add2~77_sumout  & ( !\Add1~77_sumout  & ( 
// (\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector25~0_combout ),
	.datad(gnd),
	.datae(!\Add2~77_sumout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h000003030C0C0F0F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = ( \Selector24~2_combout  & ( \Selector24~1_combout  & ( \Selector24~0_combout  ) ) ) # ( !\Selector24~2_combout  & ( \Selector24~1_combout  & ( \Selector24~0_combout  ) ) ) # ( \Selector24~2_combout  & ( !\Selector24~1_combout  & 
// ( \Selector24~0_combout  ) ) ) # ( !\Selector24~2_combout  & ( !\Selector24~1_combout  & ( (\Selector24~0_combout  & ((\Selector24~3_combout ) # (\Selector24~4_combout ))) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector24~4_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(gnd),
	.datae(!\Selector24~2_combout ),
	.dataf(!\Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~5 .extended_lut = "off";
defparam \Selector24~5 .lut_mask = 64'h1515555555555555;
defparam \Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \aluout_AL[22]~feeder (
// Equation(s):
// \aluout_AL[22]~feeder_combout  = ( \Selector24~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL[22]~feeder .extended_lut = "off";
defparam \aluout_AL[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_AL[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \aluout_AL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_AL[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[22] .is_wysiwyg = "true";
defparam \aluout_AL[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N41
dffeas \pcplus_AL[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[22] .is_wysiwyg = "true";
defparam \pcplus_AL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \wregval_ML~80 (
// Equation(s):
// \wregval_ML~80_combout  = ( pcplus_AL[22] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q ) # (aluout_AL[22]) ) ) ) # ( !pcplus_AL[22] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q  & (\selmemout_AL~q )) # (\selaluout_AL~DUPLICATE_q  
// & ((aluout_AL[22]))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!aluout_AL[22]),
	.datac(!\selaluout_AL~DUPLICATE_q ),
	.datad(gnd),
	.datae(!pcplus_AL[22]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~80 .extended_lut = "off";
defparam \wregval_ML~80 .lut_mask = 64'h5353F3F300000000;
defparam \wregval_ML~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \HexOut[22]~16 (
// Equation(s):
// \HexOut[22]~16_combout  = ( !regval2_AL[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[22]~16 .extended_lut = "off";
defparam \HexOut[22]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N1
dffeas \HexOut[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[22]~16_combout ),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \comb~20 (
// Equation(s):
// \comb~20_combout  = ( \Equal3~0_combout  & ( \Equal14~0_combout  & ( tcnt[22] ) ) ) # ( !\Equal3~0_combout  & ( \Equal14~0_combout  & ( ((\tlim[22]~DUPLICATE_q  & \wregval_ML~1_combout )) # (tcnt[22]) ) ) ) # ( !\Equal3~0_combout  & ( !\Equal14~0_combout  
// & ( (\tlim[22]~DUPLICATE_q  & \wregval_ML~1_combout ) ) ) )

	.dataa(!\tlim[22]~DUPLICATE_q ),
	.datab(!tcnt[22]),
	.datac(!\wregval_ML~1_combout ),
	.datad(gnd),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~20 .extended_lut = "off";
defparam \comb~20 .lut_mask = 64'h0505000037373333;
defparam \comb~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \comb~21 (
// Equation(s):
// \comb~21_combout  = ( \Equal2~9_combout  & ( (!HexOut[22]) # ((\comb~20_combout  & \Equal2~6_combout )) ) ) # ( !\Equal2~9_combout  & ( (\comb~20_combout  & \Equal2~6_combout ) ) )

	.dataa(!HexOut[22]),
	.datab(gnd),
	.datac(!\comb~20_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~21 .extended_lut = "off";
defparam \comb~21 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \comb~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N39
cyclonev_lcell_comb \wregval_ML~81 (
// Equation(s):
// \wregval_ML~81_combout  = ( \comb~21_combout  & ( (\wregval_ML~80_combout  & ((!\wregval_ML~2_combout ) # ((\comb~19_combout ) # (\WideNor0~combout )))) ) ) # ( !\comb~21_combout  & ( (\wregval_ML~80_combout  & ((!\wregval_ML~2_combout ) # 
// ((!\WideNor0~combout  & \comb~19_combout )))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\comb~19_combout ),
	.datad(!\wregval_ML~80_combout ),
	.datae(gnd),
	.dataf(!\comb~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~81 .extended_lut = "off";
defparam \wregval_ML~81 .lut_mask = 64'h00AE00AE00BF00BF;
defparam \wregval_ML~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \wregval_ML[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[22] .is_wysiwyg = "true";
defparam \wregval_ML[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \regs~50 (
// Equation(s):
// \regs~50_combout  = ( regs_rtl_0_bypass[37] & ( \regs_rtl_0|auto_generated|ram_block1a14  ) ) # ( !regs_rtl_0_bypass[37] & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( (!\regs~4_combout  & regs_rtl_0_bypass[38]) ) ) ) # ( regs_rtl_0_bypass[37] & ( 
// !\regs_rtl_0|auto_generated|ram_block1a14  & ( (!regs_rtl_0_bypass[38]) # (\regs~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(gnd),
	.datad(!regs_rtl_0_bypass[38]),
	.datae(!regs_rtl_0_bypass[37]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~50 .extended_lut = "off";
defparam \regs~50 .lut_mask = 64'h0000FF3300CCFFFF;
defparam \regs~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \regval1_DL[14]_NEW385 (
// Equation(s):
// \regval1_DL[14]_OTERM386  = ( regval1_DL[14] & ( \regs~50_combout  & ( (!\regval1_DL[14]_NEW385_RTM0387~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (\always3~2_combout )))) ) ) ) # ( !regval1_DL[14] & ( \regs~50_combout  & ( 
// (!\regval1_DL[14]_NEW385_RTM0387~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[14] & ( !\regs~50_combout  & ( (!\regval1_DL[14]_NEW385_RTM0387~combout  & (!\isnop_D~0_combout  & \always3~2_combout )) ) ) )

	.dataa(!\regval1_DL[14]_NEW385_RTM0387~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!regval1_DL[14]),
	.dataf(!\regs~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[14]_OTERM386 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[14]_NEW385 .extended_lut = "off";
defparam \regval1_DL[14]_NEW385 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[14]_NEW385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \regval1_DL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[14]_OTERM386 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[14] .is_wysiwyg = "true";
defparam \regval1_DL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \pcgood_B[14]~24 (
// Equation(s):
// \pcgood_B[14]~24_combout  = ( \Add4~109_sumout  & ( (pcpred_DL[14]) # (\isjump_DL~q ) ) ) # ( !\Add4~109_sumout  & ( (!\isjump_DL~q  & pcpred_DL[14]) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(!pcpred_DL[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~24 .extended_lut = "off";
defparam \pcgood_B[14]~24 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcgood_B[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N27
cyclonev_lcell_comb \pcgood_B[14]~35 (
// Equation(s):
// \pcgood_B[14]~35_combout  = ( \Add3~109_sumout  & ( ((\isbranch_DL~q  & ((\Selector46~25_combout ) # (\Selector46~23_combout )))) # (\pcgood_B[14]~24_combout ) ) ) # ( !\Add3~109_sumout  & ( (\pcgood_B[14]~24_combout  & ((!\isbranch_DL~q ) # 
// ((!\Selector46~23_combout  & !\Selector46~25_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!\pcgood_B[14]~24_combout ),
	.datae(gnd),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~35 .extended_lut = "off";
defparam \pcgood_B[14]~35 .lut_mask = 64'h00EC00EC13FF13FF;
defparam \pcgood_B[14]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N15
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \pcgood_B[14]~35_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~19_combout ) ) ) ) # ( !\pcgood_B[14]~35_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] 
// & \PC~19_combout ) ) ) ) # ( \pcgood_B[14]~35_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~19_combout ))) ) ) ) # ( !\pcgood_B[14]~35_combout  & ( !\Equal1~34_combout  & ( (\isnop_DL~q  & 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~19_combout )) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\PC~19_combout ),
	.datae(!\pcgood_B[14]~35_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h00050A0F000F000F;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N16
dffeas \PC[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N38
dffeas \pcpred_FL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[14] .is_wysiwyg = "true";
defparam \pcpred_FL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \pcplus_DL~16 (
// Equation(s):
// \pcplus_DL~16_combout  = ( pcpred_DL[14] & ( (\always3~2_combout ) # (pcpred_FL[14]) ) ) # ( !pcpred_DL[14] & ( (pcpred_FL[14] & !\always3~2_combout ) ) )

	.dataa(!pcpred_FL[14]),
	.datab(gnd),
	.datac(!\always3~2_combout ),
	.datad(gnd),
	.datae(!pcpred_DL[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~16 .extended_lut = "off";
defparam \pcplus_DL~16 .lut_mask = 64'h50505F5F50505F5F;
defparam \pcplus_DL~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \pcpred_DL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[14] .is_wysiwyg = "true";
defparam \pcpred_DL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( pcpred_DL[15] ) + ( \sxtimm_DL[13]~DUPLICATE_q  ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( pcpred_DL[15] ) + ( \sxtimm_DL[13]~DUPLICATE_q  ) + ( \Add3~110  ))

	.dataa(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcpred_DL[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \pcgood_B[15]~36 (
// Equation(s):
// \pcgood_B[15]~36_combout  = ( \pcgood_B[15]~25_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~113_sumout )) ) ) # ( !\pcgood_B[15]~25_combout  & ( (\isbranch_DL~q  & (\Add3~113_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!\Add3~113_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[15]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~36 .extended_lut = "off";
defparam \pcgood_B[15]~36 .lut_mask = 64'h00130013ECFFECFF;
defparam \pcgood_B[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N45
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( PC[15] & ( \Add0~45_sumout  ) ) # ( !PC[15] & ( \Add0~45_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[15] & ( !\Add0~45_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[15]),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~21_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[15]~36_combout )) # 
// (\isnop_DL~q  & ((\PC~21_combout ))))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[15]~36_combout ),
	.datad(!\PC~21_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h0213021300330033;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \PC[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N40
dffeas \pcpred_FL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[15] .is_wysiwyg = "true";
defparam \pcpred_FL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \pcpred_DL~13 (
// Equation(s):
// \pcpred_DL~13_combout  = ( \always3~2_combout  & ( pcpred_DL[15] ) ) # ( !\always3~2_combout  & ( pcpred_FL[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[15]),
	.datad(!pcpred_DL[15]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~13 .extended_lut = "off";
defparam \pcpred_DL~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \pcpred_DL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[15] .is_wysiwyg = "true";
defparam \pcpred_DL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( pcpred_DL[16] ) + ( sxtimm_DL[14] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( pcpred_DL[16] ) + ( sxtimm_DL[14] ) + ( \Add3~114  ))

	.dataa(!pcpred_DL[16]),
	.datab(gnd),
	.datac(!sxtimm_DL[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \pcgood_B[16]~51 (
// Equation(s):
// \pcgood_B[16]~51_combout  = ( \pcgood_B[16]~26_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~117_sumout )) ) ) # ( !\pcgood_B[16]~26_combout  & ( (\isbranch_DL~q  & (\Add3~117_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!\Add3~117_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[16]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~51 .extended_lut = "off";
defparam \pcgood_B[16]~51 .lut_mask = 64'h00130013ECFFECFF;
defparam \pcgood_B[16]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \PC~60 (
// Equation(s):
// \PC~60_combout  = ( PC[16] & ( \Add0~117_sumout  ) ) # ( !PC[16] & ( \Add0~117_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[16] & ( !\Add0~117_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!PC[16]),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~60 .extended_lut = "off";
defparam \PC~60 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \PC~61 (
// Equation(s):
// \PC~61_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~60_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[16]~51_combout )) # 
// (\isnop_DL~q  & ((\PC~60_combout ))))) ) )

	.dataa(!\pcgood_B[16]~51_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isnop_DL~q ),
	.datad(!\PC~60_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~61 .extended_lut = "off";
defparam \PC~61 .lut_mask = 64'h1013101300330033;
defparam \PC~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N8
dffeas \PC[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N44
dffeas \pcpred_FL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[16] .is_wysiwyg = "true";
defparam \pcpred_FL[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \pcpred_DL~14 (
// Equation(s):
// \pcpred_DL~14_combout  = ( pcpred_FL[16] & ( \always3~2_combout  & ( pcpred_DL[16] ) ) ) # ( !pcpred_FL[16] & ( \always3~2_combout  & ( pcpred_DL[16] ) ) ) # ( pcpred_FL[16] & ( !\always3~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[16]),
	.datad(gnd),
	.datae(!pcpred_FL[16]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~14 .extended_lut = "off";
defparam \pcpred_DL~14 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \pcpred_DL~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \pcpred_DL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[16] .is_wysiwyg = "true";
defparam \pcpred_DL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N45
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( pcpred_DL[17] ) + ( sxtimm_DL[15] ) + ( \Add3~118  ))
// \Add3~6  = CARRY(( pcpred_DL[17] ) + ( sxtimm_DL[15] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!pcpred_DL[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \pcgood_B[17]~39 (
// Equation(s):
// \pcgood_B[17]~39_combout  = ( \Selector46~23_combout  & ( \pcgood_B[17]~2_combout  & ( (!\isbranch_DL~q ) # (\Add3~5_sumout ) ) ) ) # ( !\Selector46~23_combout  & ( \pcgood_B[17]~2_combout  & ( ((!\isbranch_DL~q ) # (!\Selector46~25_combout )) # 
// (\Add3~5_sumout ) ) ) ) # ( \Selector46~23_combout  & ( !\pcgood_B[17]~2_combout  & ( (\Add3~5_sumout  & \isbranch_DL~q ) ) ) ) # ( !\Selector46~23_combout  & ( !\pcgood_B[17]~2_combout  & ( (\Add3~5_sumout  & (\isbranch_DL~q  & \Selector46~25_combout )) 
// ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(gnd),
	.datae(!\Selector46~23_combout ),
	.dataf(!\pcgood_B[17]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~39 .extended_lut = "off";
defparam \pcgood_B[17]~39 .lut_mask = 64'h01011111FDFDDDDD;
defparam \pcgood_B[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N15
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~30_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[17]~39_combout ))) # 
// (\isnop_DL~q  & (\PC~30_combout )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~30_combout ),
	.datad(!\pcgood_B[17]~39_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0145014505050505;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N16
dffeas \PC[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N47
dffeas \pcpred_FL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[17] .is_wysiwyg = "true";
defparam \pcpred_FL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \pcplus_DL~1 (
// Equation(s):
// \pcplus_DL~1_combout  = ( pcpred_FL[17] & ( (!\always3~2_combout ) # (pcpred_DL[17]) ) ) # ( !pcpred_FL[17] & ( (\always3~2_combout  & pcpred_DL[17]) ) )

	.dataa(!\always3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[17]),
	.datae(gnd),
	.dataf(!pcpred_FL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~1 .extended_lut = "off";
defparam \pcplus_DL~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcplus_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \pcpred_DL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[17] .is_wysiwyg = "true";
defparam \pcpred_DL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pcpred_DL[18] ) + ( sxtimm_DL[15] ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( pcpred_DL[18] ) + ( sxtimm_DL[15] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(!sxtimm_DL[15]),
	.datac(gnd),
	.datad(!pcpred_DL[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \pcgood_B[18]~40 (
// Equation(s):
// \pcgood_B[18]~40_combout  = ( \Selector46~25_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[18]~3_combout ))) # (\isbranch_DL~q  & (\Add3~9_sumout )) ) ) # ( !\Selector46~25_combout  & ( (!\isbranch_DL~q  & (((\pcgood_B[18]~3_combout )))) # (\isbranch_DL~q  
// & ((!\Selector46~23_combout  & ((\pcgood_B[18]~3_combout ))) # (\Selector46~23_combout  & (\Add3~9_sumout )))) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~9_sumout ),
	.datac(!\pcgood_B[18]~3_combout ),
	.datad(!\Selector46~23_combout ),
	.datae(gnd),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~40 .extended_lut = "off";
defparam \pcgood_B[18]~40 .lut_mask = 64'h0F1B0F1B1B1B1B1B;
defparam \pcgood_B[18]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N56
dffeas \PC[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( PC[18] & ( \Add0~61_sumout  ) ) # ( !PC[18] & ( \Add0~61_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[18] & ( !\Add0~61_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[18]),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \PC~32_combout  & ( \Equal1~34_combout  & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) ) # ( \PC~32_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((\isnop_DL~q ) # 
// (\pcgood_B[18]~40_combout ))) ) ) ) # ( !\PC~32_combout  & ( !\Equal1~34_combout  & ( (\pcgood_B[18]~40_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\isnop_DL~q )) ) ) )

	.dataa(!\pcgood_B[18]~40_combout ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isnop_DL~q ),
	.datad(gnd),
	.datae(!\PC~32_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h1010131300003333;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N55
dffeas \PC[18]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N49
dffeas \pcpred_FL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[18] .is_wysiwyg = "true";
defparam \pcpred_FL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \pcplus_DL~2 (
// Equation(s):
// \pcplus_DL~2_combout  = (!\always3~2_combout  & (pcpred_FL[18])) # (\always3~2_combout  & ((pcpred_DL[18])))

	.dataa(!\always3~2_combout ),
	.datab(gnd),
	.datac(!pcpred_FL[18]),
	.datad(!pcpred_DL[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~2 .extended_lut = "off";
defparam \pcplus_DL~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \pcplus_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N22
dffeas \pcpred_DL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[18] .is_wysiwyg = "true";
defparam \pcpred_DL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( pcpred_DL[19] ) + ( sxtimm_DL[15] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( pcpred_DL[19] ) + ( sxtimm_DL[15] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!sxtimm_DL[15]),
	.datac(!pcpred_DL[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N45
cyclonev_lcell_comb \pcgood_B[19]~41 (
// Equation(s):
// \pcgood_B[19]~41_combout  = ( \pcgood_B[19]~4_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~13_sumout )) ) ) # ( !\pcgood_B[19]~4_combout  & ( (\isbranch_DL~q  & (\Add3~13_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[19]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~41 .extended_lut = "off";
defparam \pcgood_B[19]~41 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~34_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[19]~41_combout ))) # 
// (\isnop_DL~q  & (\PC~34_combout )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~34_combout ),
	.datad(!\pcgood_B[19]~41_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h0145014505050505;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N55
dffeas \PC[19]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N52
dffeas \pcpred_FL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[19] .is_wysiwyg = "true";
defparam \pcpred_FL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N15
cyclonev_lcell_comb \pcpred_DL~0 (
// Equation(s):
// \pcpred_DL~0_combout  = ( pcpred_DL[19] & ( \always3~2_combout  ) ) # ( pcpred_DL[19] & ( !\always3~2_combout  & ( pcpred_FL[19] ) ) ) # ( !pcpred_DL[19] & ( !\always3~2_combout  & ( pcpred_FL[19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_FL[19]),
	.datae(!pcpred_DL[19]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~0 .extended_lut = "off";
defparam \pcpred_DL~0 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \pcpred_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N16
dffeas \pcpred_DL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[19] .is_wysiwyg = "true";
defparam \pcpred_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( pcpred_DL[20] ) + ( sxtimm_DL[15] ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( pcpred_DL[20] ) + ( sxtimm_DL[15] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!sxtimm_DL[15]),
	.datac(!pcpred_DL[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \pcgood_B[20]~42 (
// Equation(s):
// \pcgood_B[20]~42_combout  = ( \Selector46~23_combout  & ( \Selector46~25_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[20]~5_combout ))) # (\isbranch_DL~q  & (\Add3~17_sumout )) ) ) ) # ( !\Selector46~23_combout  & ( \Selector46~25_combout  & ( 
// (!\isbranch_DL~q  & ((\pcgood_B[20]~5_combout ))) # (\isbranch_DL~q  & (\Add3~17_sumout )) ) ) ) # ( \Selector46~23_combout  & ( !\Selector46~25_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[20]~5_combout ))) # (\isbranch_DL~q  & (\Add3~17_sumout )) ) ) ) 
// # ( !\Selector46~23_combout  & ( !\Selector46~25_combout  & ( \pcgood_B[20]~5_combout  ) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[20]~5_combout ),
	.datad(gnd),
	.datae(!\Selector46~23_combout ),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~42 .extended_lut = "off";
defparam \pcgood_B[20]~42 .lut_mask = 64'h0F0F1D1D1D1D1D1D;
defparam \pcgood_B[20]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( PC[20] & ( \Add0~69_sumout  ) ) # ( !PC[20] & ( \Add0~69_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[20] & ( !\Add0~69_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!PC[20]),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h0000FCFD0302FFFF;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~36_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[20]~42_combout )) # 
// (\isnop_DL~q  & ((\PC~36_combout ))))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[20]~42_combout ),
	.datad(!\PC~36_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h0213021300330033;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N49
dffeas \PC[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N55
dffeas \pcpred_FL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[20] .is_wysiwyg = "true";
defparam \pcpred_FL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \pcplus_DL~3 (
// Equation(s):
// \pcplus_DL~3_combout  = ( pcpred_DL[20] & ( (\always3~2_combout ) # (pcpred_FL[20]) ) ) # ( !pcpred_DL[20] & ( (pcpred_FL[20] & !\always3~2_combout ) ) )

	.dataa(gnd),
	.datab(!pcpred_FL[20]),
	.datac(gnd),
	.datad(!\always3~2_combout ),
	.datae(!pcpred_DL[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~3 .extended_lut = "off";
defparam \pcplus_DL~3 .lut_mask = 64'h330033FF330033FF;
defparam \pcplus_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N38
dffeas \pcpred_DL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[20] .is_wysiwyg = "true";
defparam \pcpred_DL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \pcgood_B[21]~43 (
// Equation(s):
// \pcgood_B[21]~43_combout  = ( \pcgood_B[21]~6_combout  & ( \Selector46~23_combout  & ( (!\isbranch_DL~q ) # (\Add3~21_sumout ) ) ) ) # ( !\pcgood_B[21]~6_combout  & ( \Selector46~23_combout  & ( (\isbranch_DL~q  & \Add3~21_sumout ) ) ) ) # ( 
// \pcgood_B[21]~6_combout  & ( !\Selector46~23_combout  & ( (!\isbranch_DL~q ) # ((!\Selector46~25_combout ) # (\Add3~21_sumout )) ) ) ) # ( !\pcgood_B[21]~6_combout  & ( !\Selector46~23_combout  & ( (\isbranch_DL~q  & (\Add3~21_sumout  & 
// \Selector46~25_combout )) ) ) )

	.dataa(gnd),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(!\pcgood_B[21]~6_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~43 .extended_lut = "off";
defparam \pcgood_B[21]~43 .lut_mask = 64'h0003FFCF0303CFCF;
defparam \pcgood_B[21]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( \Equal1~34_combout  & ( (\PC~38_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[21]~43_combout ))) # 
// (\isnop_DL~q  & (\PC~38_combout )))) ) )

	.dataa(!\PC~38_combout ),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[21]~43_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h001D001D00550055;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \PC[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N58
dffeas \pcpred_FL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[21] .is_wysiwyg = "true";
defparam \pcpred_FL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N45
cyclonev_lcell_comb \pcpred_DL~1 (
// Equation(s):
// \pcpred_DL~1_combout  = ( pcpred_DL[21] & ( \always3~2_combout  ) ) # ( pcpred_DL[21] & ( !\always3~2_combout  & ( pcpred_FL[21] ) ) ) # ( !pcpred_DL[21] & ( !\always3~2_combout  & ( pcpred_FL[21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[21]),
	.datad(gnd),
	.datae(!pcpred_DL[21]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~1 .extended_lut = "off";
defparam \pcpred_DL~1 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \pcpred_DL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N46
dffeas \pcpred_DL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[21] .is_wysiwyg = "true";
defparam \pcpred_DL[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N38
dffeas \pcplus_AL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[21] .is_wysiwyg = "true";
defparam \pcplus_AL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \aluin2_A[21]~21 (
// Equation(s):
// \aluin2_A[21]~21_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[15] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[21] ) )

	.dataa(!regval2_DL[21]),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~21 .extended_lut = "off";
defparam \aluin2_A[21]~21 .lut_mask = 64'h555555550F0F0F0F;
defparam \aluin2_A[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N3
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \aluin2_A[21]~21_combout  & ( (\Selector28~0_combout  & (!regval1_DL[21] $ (\alufunc_DL[3]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[21]~21_combout  & ( (\Selector28~0_combout  & (!regval1_DL[21] $ (!\alufunc_DL[3]~DUPLICATE_q ))) ) )

	.dataa(!regval1_DL[21]),
	.datab(gnd),
	.datac(!\Selector28~0_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( \alufunc_DL[0]~DUPLICATE_q  & ( \Selector39~0_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[21] & !\aluin2_A[21]~21_combout ))) ) ) ) # ( !\alufunc_DL[0]~DUPLICATE_q  & ( \Selector39~0_combout  & ( (!regval1_DL[21] 
// & (((alufunc_DL[1] & \aluin2_A[21]~21_combout )) # (\alufunc_DL[3]~DUPLICATE_q ))) # (regval1_DL[21] & ((!\alufunc_DL[3]~DUPLICATE_q  $ (!\aluin2_A[21]~21_combout )) # (alufunc_DL[1]))) ) ) )

	.dataa(!regval1_DL[21]),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!alufunc_DL[1]),
	.datad(!\aluin2_A[21]~21_combout ),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'h00000000376F66CC;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~13_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~14_combout ))) ) ) ) # ( 
// !\ShiftLeft0~31_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~13_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~14_combout 
// )))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~13_combout ))) # (\aluin2_A[2]~2_combout  & 
// (\ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~12_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & ((\ShiftLeft0~13_combout ))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~14_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( \ShiftLeft0~32_combout  & ( (\Selector15~1_combout  & ((!\aluin2_A[4]~4_combout ) # (\ShiftLeft0~30_combout ))) ) ) # ( !\ShiftLeft0~32_combout  & ( (\ShiftLeft0~30_combout  & (\aluin2_A[4]~4_combout  & \Selector15~1_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~30_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h0003000300F300F3;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Add1~33_sumout  & ( \Add2~33_sumout  & ( \Selector25~0_combout  ) ) ) # ( !\Add1~33_sumout  & ( \Add2~33_sumout  & ( (\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) ) # ( \Add1~33_sumout  & ( !\Add2~33_sumout  & ( 
// (!\alufunc_DL[3]~DUPLICATE_q  & \Selector25~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector25~0_combout ),
	.datad(gnd),
	.datae(!\Add1~33_sumout ),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( !\Selector25~3_combout  & ( !\Selector25~2_combout  & ( (!\Selector25~4_combout  & ((!\Selector28~5_combout ) # ((!\ShiftRight0~38_combout  & \Selector46~4_combout )))) ) ) )

	.dataa(!\Selector25~4_combout ),
	.datab(!\Selector28~5_combout ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!\Selector46~4_combout ),
	.datae(!\Selector25~3_combout ),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'h88A8000000000000;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \Selector25~6 (
// Equation(s):
// \Selector25~6_combout  = ( \Selector25~1_combout  & ( !\Selector25~5_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector25~1_combout  & ( !\Selector25~5_combout  & ( (!alufunc_DL[1] & \alufunc_DL[5]~DUPLICATE_q ) ) ) )

	.dataa(!alufunc_DL[1]),
	.datab(gnd),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector25~1_combout ),
	.dataf(!\Selector25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~6 .extended_lut = "off";
defparam \Selector25~6 .lut_mask = 64'h0A0A0F0F00000000;
defparam \Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N37
dffeas \aluout_AL[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[21] .is_wysiwyg = "true";
defparam \aluout_AL[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \wregval_ML~105 (
// Equation(s):
// \wregval_ML~105_combout  = ( pcplus_AL[21] & ( aluout_AL[21] & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[21] & ( aluout_AL[21] & ( (!\always13~0_combout  & ((\selmemout_AL~q ) # (\selaluout_AL~DUPLICATE_q ))) ) ) ) # ( pcplus_AL[21] & ( !aluout_AL[21] 
// & ( (!\selaluout_AL~DUPLICATE_q  & !\always13~0_combout ) ) ) ) # ( !pcplus_AL[21] & ( !aluout_AL[21] & ( (!\selaluout_AL~DUPLICATE_q  & (\selmemout_AL~q  & !\always13~0_combout )) ) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!\selmemout_AL~q ),
	.datac(gnd),
	.datad(!\always13~0_combout ),
	.datae(!pcplus_AL[21]),
	.dataf(!aluout_AL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~105 .extended_lut = "off";
defparam \wregval_ML~105 .lut_mask = 64'h2200AA007700FF00;
defparam \wregval_ML~105 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[21]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B880EAAAAAAAAA6800000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[21]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \wregval_ML~102 (
// Equation(s):
// \wregval_ML~102_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (((!dmem_rtl_0_bypass[72]) # (\dmem~8_combout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (dmem_rtl_0_bypass[72] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!dmem_rtl_0_bypass[72]) # (((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[72] & !\dmem~8_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[72]),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~102 .extended_lut = "off";
defparam \wregval_ML~102 .lut_mask = 64'h0400F4FF0700F7FF;
defparam \wregval_ML~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \HexOut[21]~15 (
// Equation(s):
// \HexOut[21]~15_combout  = !regval2_AL[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[21]~15 .extended_lut = "off";
defparam \HexOut[21]~15 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N2
dffeas \HexOut[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[21]~15_combout ),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \wregval_ML~103 (
// Equation(s):
// \wregval_ML~103_combout  = ( \Equal2~8_combout  & ( (!aluout_AL[8] & ((HexOut[21]))) # (aluout_AL[8] & (!tcnt[21])) ) )

	.dataa(!aluout_AL[8]),
	.datab(gnd),
	.datac(!tcnt[21]),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~103 .extended_lut = "off";
defparam \wregval_ML~103 .lut_mask = 64'h0000000050FA50FA;
defparam \wregval_ML~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \wregval_ML~104 (
// Equation(s):
// \wregval_ML~104_combout  = ( !\wregval_ML~103_combout  & ( (!\wregval_M[24]~11_combout ) # ((!\wregval_ML~1_combout  & ((!\comb~1_combout ))) # (\wregval_ML~1_combout  & (tlim[21]))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!tlim[21]),
	.datac(!\comb~1_combout ),
	.datad(!\wregval_M[24]~11_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~104 .extended_lut = "off";
defparam \wregval_ML~104 .lut_mask = 64'hFFB1FFB100000000;
defparam \wregval_ML~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \wregval_ML~106 (
// Equation(s):
// \wregval_ML~106_combout  = ( \WideNor0~combout  & ( \wregval_ML~104_combout  & ( (\wregval_ML~105_combout  & ((!\wregval_ML~2_combout ) # (\wregval_ML~13_combout ))) ) ) ) # ( !\WideNor0~combout  & ( \wregval_ML~104_combout  & ( (\wregval_ML~105_combout  
// & ((!\wregval_ML~2_combout ) # ((\wregval_ML~13_combout ) # (\wregval_ML~102_combout )))) ) ) ) # ( \WideNor0~combout  & ( !\wregval_ML~104_combout  & ( (!\wregval_ML~2_combout  & \wregval_ML~105_combout ) ) ) ) # ( !\WideNor0~combout  & ( 
// !\wregval_ML~104_combout  & ( (\wregval_ML~105_combout  & ((!\wregval_ML~2_combout ) # (\wregval_ML~102_combout ))) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\wregval_ML~105_combout ),
	.datac(!\wregval_ML~102_combout ),
	.datad(!\wregval_ML~13_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!\wregval_ML~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~106 .extended_lut = "off";
defparam \wregval_ML~106 .lut_mask = 64'h2323222223332233;
defparam \wregval_ML~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \wregval_ML[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[21] .is_wysiwyg = "true";
defparam \wregval_ML[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( \regs_rtl_0|auto_generated|ram_block1a27  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[64])) # (regs_rtl_0_bypass[63]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a27  & ( (regs_rtl_0_bypass[63] & ((!regs_rtl_0_bypass[64]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[64]),
	.datad(!regs_rtl_0_bypass[63]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \regval1_DL[27]_NEW334 (
// Equation(s):
// \regval1_DL[27]_OTERM335  = ( \regs~67_combout  & ( \always3~2_combout  & ( (!\regval1_DL[27]_NEW334_RTM0336~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (regval1_DL[27])))) ) ) ) # ( !\regs~67_combout  & ( \always3~2_combout  & ( 
// (!\regval1_DL[27]_NEW334_RTM0336~combout  & (!\isnop_D~0_combout  & regval1_DL[27])) ) ) ) # ( \regs~67_combout  & ( !\always3~2_combout  & ( (!\regval1_DL[27]_NEW334_RTM0336~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) )

	.dataa(!\regval1_DL[27]_NEW334_RTM0336~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!regval1_DL[27]),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\regs~67_combout ),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[27]_OTERM335 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[27]_NEW334 .extended_lut = "off";
defparam \regval1_DL[27]_NEW334 .lut_mask = 64'h0000008808080888;
defparam \regval1_DL[27]_NEW334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \regval1_DL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[27]_OTERM335 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[27] .is_wysiwyg = "true";
defparam \regval1_DL[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[26] ) + ( \Add4~50  ))
// \Add4~30  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[26] ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(!regval1_DL[26]),
	.datac(!sxtimm_DL[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( sxtimm_DL[15] ) + ( regval1_DL[27] ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( sxtimm_DL[15] ) + ( regval1_DL[27] ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_DL[27]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \pcgood_B[28]~56 (
// Equation(s):
// \pcgood_B[28]~56_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[28])))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & (pcpred_DL[28])) # (\Selector46~23_combout  & ((\Add3~37_sumout ))))) # 
// (\Selector46~25_combout  & (((\Add3~37_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~37_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & (\Add4~37_sumout )) # (\Selector46~23_combout  & 
// ((\Add3~37_sumout ))))) # (\Selector46~25_combout  & (((\Add3~37_sumout )))))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~37_sumout ),
	.datad(!\Add3~37_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~23_combout ),
	.datag(!pcpred_DL[28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[28]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[28]~56 .extended_lut = "on";
defparam \pcgood_B[28]~56 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[28]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N52
dffeas \PC[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( PC[28] & ( \Add0~89_sumout  ) ) # ( !PC[28] & ( \Add0~89_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[28] & ( !\Add0~89_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[28]),
	.dataf(!\Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h0000FFCD0032FFFF;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N51
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~46_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[28]~56_combout )) # 
// (\isnop_DL~q  & ((\PC~46_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[28]~56_combout ),
	.datad(!\PC~46_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h0415041500550055;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N53
dffeas \PC[28]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N20
dffeas \pcpred_FL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[28] .is_wysiwyg = "true";
defparam \pcpred_FL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \pcpred_DL~2 (
// Equation(s):
// \pcpred_DL~2_combout  = ( pcpred_FL[28] & ( (!\always3~2_combout ) # (pcpred_DL[28]) ) ) # ( !pcpred_FL[28] & ( (\always3~2_combout  & pcpred_DL[28]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[28]),
	.datae(gnd),
	.dataf(!pcpred_FL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~2 .extended_lut = "off";
defparam \pcpred_DL~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcpred_DL~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \pcpred_DL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[28] .is_wysiwyg = "true";
defparam \pcpred_DL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N4
dffeas \pcplus_AL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[28] .is_wysiwyg = "true";
defparam \pcplus_AL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N43
dffeas \aluimm_DL~_Duplicate_23 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_24 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_23 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \aluin2_A[28]~5 (
// Equation(s):
// \aluin2_A[28]~5_combout  = ( regval2_DL[28] & ( (!\aluimm_DL~_Duplicate_24 ) # (\sxtimm_DL[15]~_Duplicate_31 ) ) ) # ( !regval2_DL[28] & ( (\sxtimm_DL[15]~_Duplicate_31  & \aluimm_DL~_Duplicate_24 ) ) )

	.dataa(gnd),
	.datab(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datac(gnd),
	.datad(!\aluimm_DL~_Duplicate_24 ),
	.datae(gnd),
	.dataf(!regval2_DL[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~5 .extended_lut = "off";
defparam \aluin2_A[28]~5 .lut_mask = 64'h00330033FF33FF33;
defparam \aluin2_A[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N6
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \aluin2_A[28]~5_combout  & ( (\Selector28~0_combout  & (!alufunc_DL[3] $ (regval1_DL[28]))) ) ) # ( !\aluin2_A[28]~5_combout  & ( (\Selector28~0_combout  & (!alufunc_DL[3] $ (!regval1_DL[28]))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(gnd),
	.datac(!\Selector28~0_combout ),
	.datad(!regval1_DL[28]),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h050A050A0A050A05;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N6
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & !\alufunc_DL[0]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~9_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & !\alufunc_DL[0]~DUPLICATE_q ) ) ) ) # ( 
// \ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (((!\aluin2_A[4]~4_combout  & !\ShiftLeft0~4_combout )) # (regval1_DL[31]))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (regval1_DL[31] & 
// (!\alufunc_DL[0]~DUPLICATE_q  & ((\ShiftLeft0~4_combout ) # (\aluin2_A[4]~4_combout )))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h1500D50055005500;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \alufunc_DL[3]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & ((!regval1_DL[28]) # (!\aluin2_A[28]~5_combout ))) # (\alufunc_DL[0]~DUPLICATE_q  & (!regval1_DL[28] & !\aluin2_A[28]~5_combout )))) ) ) 
// # ( !\alufunc_DL[3]~DUPLICATE_q  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (regval1_DL[28] & \aluin2_A[28]~5_combout )) # (\alufunc_DL[0]~DUPLICATE_q  & ((\aluin2_A[28]~5_combout ) # (regval1_DL[28]))))) ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!regval1_DL[28]),
	.datad(!\aluin2_A[28]~5_combout ),
	.datae(gnd),
	.dataf(!\alufunc_DL[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h0115011554405440;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N45
cyclonev_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ( !\Selector18~2_combout  & ( (!\Selector18~0_combout  & ((!\Selector18~1_combout ) # (!\Selector46~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\Selector18~1_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~3 .extended_lut = "off";
defparam \Selector18~3 .lut_mask = 64'hF0C0F0C000000000;
defparam \Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N54
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( regval1_DL[27] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & ((regval1_DL[26]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[25])) ) ) ) # ( !regval1_DL[27] & ( \aluin2_A[1]~1_combout  & ( (!\aluin2_A[0]~0_combout  & 
// ((regval1_DL[26]))) # (\aluin2_A[0]~0_combout  & (regval1_DL[25])) ) ) ) # ( regval1_DL[27] & ( !\aluin2_A[1]~1_combout  & ( (\aluin2_A[0]~0_combout ) # (regval1_DL[28]) ) ) ) # ( !regval1_DL[27] & ( !\aluin2_A[1]~1_combout  & ( (regval1_DL[28] & 
// !\aluin2_A[0]~0_combout ) ) ) )

	.dataa(!regval1_DL[25]),
	.datab(!regval1_DL[28]),
	.datac(!regval1_DL[26]),
	.datad(!\aluin2_A[0]~0_combout ),
	.datae(!regval1_DL[27]),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h330033FF0F550F55;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N42
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \ShiftLeft0~28_combout  & ( \aluin2_A[3]~3_combout  & ( (!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~9_combout ) ) ) ) # ( !\ShiftLeft0~28_combout  & ( \aluin2_A[3]~3_combout  & ( (\aluin2_A[2]~2_combout  & \ShiftLeft0~9_combout ) 
// ) ) ) # ( \ShiftLeft0~28_combout  & ( !\aluin2_A[3]~3_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~34_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~35_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( !\aluin2_A[3]~3_combout  & ( 
// (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~34_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~35_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\aluin2_A[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N48
cyclonev_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = ( \ShiftLeft0~33_combout  & ( \ShiftLeft0~36_combout  & ( (!\Selector15~1_combout  & \Selector18~3_combout ) ) ) ) # ( !\ShiftLeft0~33_combout  & ( \ShiftLeft0~36_combout  & ( (\Selector18~3_combout  & ((!\Selector15~1_combout ) # 
// (\aluin2_A[4]~4_combout ))) ) ) ) # ( \ShiftLeft0~33_combout  & ( !\ShiftLeft0~36_combout  & ( (\Selector18~3_combout  & ((!\aluin2_A[4]~4_combout ) # (!\Selector15~1_combout ))) ) ) ) # ( !\ShiftLeft0~33_combout  & ( !\ShiftLeft0~36_combout  & ( 
// \Selector18~3_combout  ) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\Selector15~1_combout ),
	.datac(!\Selector18~3_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~33_combout ),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~4 .extended_lut = "off";
defparam \Selector18~4 .lut_mask = 64'h0F0F0E0E0D0D0C0C;
defparam \Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = ( \Add1~37_sumout  & ( (\Selector25~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # (\Add2~37_sumout ))) ) ) # ( !\Add1~37_sumout  & ( (\Add2~37_sumout  & (\Selector25~0_combout  & \alufunc_DL[3]~DUPLICATE_q )) ) )

	.dataa(!\Add2~37_sumout ),
	.datab(!\Selector25~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~5 .extended_lut = "off";
defparam \Selector18~5 .lut_mask = 64'h0101010131313131;
defparam \Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \Selector18~6 (
// Equation(s):
// \Selector18~6_combout  = ( \Selector18~4_combout  & ( \Selector18~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector18~4_combout  & ( \Selector18~5_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector18~4_combout  & ( !\Selector18~5_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Selector18~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Selector18~0_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\Selector18~4_combout ),
	.dataf(!\Selector18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~6 .extended_lut = "off";
defparam \Selector18~6 .lut_mask = 64'h0F0300000F030F03;
defparam \Selector18~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N49
dffeas \aluout_AL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[28] .is_wysiwyg = "true";
defparam \aluout_AL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \wregval_ML~63 (
// Equation(s):
// \wregval_ML~63_combout  = ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[28]) ) ) # ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & ((pcplus_AL[28]) # (\selmemout_AL~q ))) ) )

	.dataa(!\always13~0_combout ),
	.datab(!\selmemout_AL~q ),
	.datac(!pcplus_AL[28]),
	.datad(!aluout_AL[28]),
	.datae(gnd),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~63 .extended_lut = "off";
defparam \wregval_ML~63 .lut_mask = 64'h2A2A2A2A00AA00AA;
defparam \wregval_ML~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N47
dffeas \wregval_ML[28]_NEW_REG128 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[28]_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[28]_NEW_REG128 .is_wysiwyg = "true";
defparam \wregval_ML[28]_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N34
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[28]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[28]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000015555555540000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \wregval_ML~59 (
// Equation(s):
// \wregval_ML~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( ((!\dmem~8_combout  & dmem_rtl_0_bypass[86])) # (dmem_rtl_0_bypass[85]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~8_combout  & ((!dmem_rtl_0_bypass[86] & (dmem_rtl_0_bypass[85])) # (dmem_rtl_0_bypass[86] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[85])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~8_combout  & 
// ((!dmem_rtl_0_bypass[86] & (dmem_rtl_0_bypass[85])) # (dmem_rtl_0_bypass[86] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[85])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (dmem_rtl_0_bypass[85] & ((!dmem_rtl_0_bypass[86]) # (\dmem~8_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[85]),
	.datab(!\dmem~8_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[86]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~59 .extended_lut = "off";
defparam \wregval_ML~59 .lut_mask = 64'h5511551D55D155DD;
defparam \wregval_ML~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N26
dffeas \wregval_ML[28]_NEW_REG124 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[28]_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[28]_NEW_REG124 .is_wysiwyg = "true";
defparam \wregval_ML[28]_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \wregval_ML~61 (
// Equation(s):
// \wregval_ML~61_combout  = ( !\Equal14~0_combout  & ( (\comb~16_combout  & ((!\wregval_ML~1_combout ) # (!tlim[28]))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(!tlim[28]),
	.datad(!\comb~16_combout ),
	.datae(gnd),
	.dataf(!\Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~61 .extended_lut = "off";
defparam \wregval_ML~61 .lut_mask = 64'h00FA00FA00000000;
defparam \wregval_ML~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \wregval_ML~62 (
// Equation(s):
// \wregval_ML~62_combout  = ( !\wregval_ML~61_combout  & ( \wregval_ML~60_combout  & ( (!\Equal14~1_combout ) # (tcnt[28]) ) ) )

	.dataa(!\Equal14~1_combout ),
	.datab(gnd),
	.datac(!tcnt[28]),
	.datad(gnd),
	.datae(!\wregval_ML~61_combout ),
	.dataf(!\wregval_ML~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~62 .extended_lut = "off";
defparam \wregval_ML~62 .lut_mask = 64'h00000000AFAF0000;
defparam \wregval_ML~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \wregval_ML[28]_NEW_REG126 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[28]_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[28]_NEW_REG126 .is_wysiwyg = "true";
defparam \wregval_ML[28]_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \wregval_ML~64 (
// Equation(s):
// \wregval_ML~64_combout  = ( \wregval_ML[25]_OTERM99~DUPLICATE_q  & ( \wregval_ML[28]_OTERM127  & ( \wregval_ML[28]_OTERM129  ) ) ) # ( !\wregval_ML[25]_OTERM99~DUPLICATE_q  & ( \wregval_ML[28]_OTERM127  & ( \wregval_ML[28]_OTERM129  ) ) ) # ( 
// \wregval_ML[25]_OTERM99~DUPLICATE_q  & ( !\wregval_ML[28]_OTERM127  & ( (!\wregval_ML[25]_OTERM97~DUPLICATE_q  & (\wregval_ML[28]_OTERM129  & \wregval_ML[28]_OTERM125 )) ) ) ) # ( !\wregval_ML[25]_OTERM99~DUPLICATE_q  & ( !\wregval_ML[28]_OTERM127  & ( 
// \wregval_ML[28]_OTERM129  ) ) )

	.dataa(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datab(!\wregval_ML[28]_OTERM129 ),
	.datac(!\wregval_ML[28]_OTERM125 ),
	.datad(gnd),
	.datae(!\wregval_ML[25]_OTERM99~DUPLICATE_q ),
	.dataf(!\wregval_ML[28]_OTERM127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~64 .extended_lut = "off";
defparam \wregval_ML~64 .lut_mask = 64'h3333020233333333;
defparam \wregval_ML~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N11
dffeas \regs_rtl_0_bypass[65] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N9
cyclonev_lcell_comb \regs~61 (
// Equation(s):
// \regs~61_combout  = ( \regs_rtl_0|auto_generated|ram_block1a28  & ( ((regs_rtl_0_bypass[66] & !\regs~4_combout )) # (regs_rtl_0_bypass[65]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a28  & ( (regs_rtl_0_bypass[65] & ((!regs_rtl_0_bypass[66]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[66]),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[65]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~61 .extended_lut = "off";
defparam \regs~61 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \regval1_DL[28]_NEW352 (
// Equation(s):
// \regval1_DL[28]_OTERM353  = ( \always3~2_combout  & ( \regs~61_combout  & ( (!\regval1_DL[28]_NEW352_RTM0354~combout  & (!\isnop_D~0_combout  & ((regval1_DL[28]) # (\regval2_DL~0_combout )))) ) ) ) # ( !\always3~2_combout  & ( \regs~61_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[28]_NEW352_RTM0354~combout  & !\isnop_D~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~61_combout  & ( (regval1_DL[28] & (!\regval1_DL[28]_NEW352_RTM0354~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!regval1_DL[28]),
	.datac(!\regval1_DL[28]_NEW352_RTM0354~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[28]_OTERM353 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[28]_NEW352 .extended_lut = "off";
defparam \regval1_DL[28]_NEW352 .lut_mask = 64'h0000300050007000;
defparam \regval1_DL[28]_NEW352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N46
dffeas \regval1_DL[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[28]_OTERM353 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[28] .is_wysiwyg = "true";
defparam \regval1_DL[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[31] ) ) ) # ( !\aluin2_A[1]~1_combout  & ( \aluin2_A[0]~0_combout  & ( regval1_DL[29] ) ) ) # ( \aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// \regval1_DL[30]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[1]~1_combout  & ( !\aluin2_A[0]~0_combout  & ( regval1_DL[28] ) ) )

	.dataa(!regval1_DL[28]),
	.datab(!regval1_DL[29]),
	.datac(!regval1_DL[31]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(!\aluin2_A[1]~1_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \aluin2_A[3]~3_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftRight0~9_combout )) # (\aluin2_A[2]~2_combout  & ((regval1_DL[31]))) ) ) ) # ( !\aluin2_A[3]~3_combout  & ( \ShiftRight0~10_combout  & 
// ( (\ShiftRight0~6_combout ) # (\aluin2_A[2]~2_combout ) ) ) ) # ( \aluin2_A[3]~3_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftRight0~9_combout )) # (\aluin2_A[2]~2_combout  & ((regval1_DL[31]))) ) ) ) # ( 
// !\aluin2_A[3]~3_combout  & ( !\ShiftRight0~10_combout  & ( (!\aluin2_A[2]~2_combout  & \ShiftRight0~6_combout ) ) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!regval1_DL[31]),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h00F053530FFF5353;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N30
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \ShiftLeft0~28_combout  & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~10_combout )))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )) # (\ShiftLeft0~9_combout 
// ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftLeft0~10_combout )))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )) # (\ShiftLeft0~9_combout ))) ) ) ) # ( 
// \ShiftLeft0~28_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~10_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~9_combout  & (!\aluin2_A[3]~3_combout ))) ) ) ) # ( 
// !\ShiftLeft0~28_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftLeft0~10_combout )))) # (\aluin2_A[2]~2_combout  & (\ShiftLeft0~9_combout  & (!\aluin2_A[3]~3_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\ShiftLeft0~9_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \ShiftLeft0~29_combout  & ( (\Selector46~3_combout  & ((!\aluin2_A[4]~4_combout ) # (\ShiftLeft0~27_combout ))) ) ) # ( !\ShiftLeft0~29_combout  & ( (\Selector46~3_combout  & (\aluin2_A[4]~4_combout  & \ShiftLeft0~27_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\Selector46~3_combout ),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\ShiftLeft0~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0003000330333033;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \aluin2_A[20]~20 (
// Equation(s):
// \aluin2_A[20]~20_combout  = ( regval2_DL[20] & ( (!\aluimm_DL~q ) # (sxtimm_DL[15]) ) ) # ( !regval2_DL[20] & ( (\aluimm_DL~q  & sxtimm_DL[15]) ) )

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(gnd),
	.datae(!regval2_DL[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~20 .extended_lut = "off";
defparam \aluin2_A[20]~20 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \aluin2_A[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( regval1_DL[20] & ( \aluin2_A[20]~20_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[1])) # (\alufunc_DL[3]~DUPLICATE_q  & (alufunc_DL[1] & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_DL[20] & ( \aluin2_A[20]~20_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[1] $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[1] & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( 
// regval1_DL[20] & ( !\aluin2_A[20]~20_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[1] $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & (!alufunc_DL[1] & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_DL[20] & ( !\aluin2_A[20]~20_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!alufunc_DL[1]) # (!\alufunc_DL[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!alufunc_DL[1]),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!regval1_DL[20]),
	.dataf(!\aluin2_A[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h1110122012202120;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Add1~29_sumout  & ( ((\Selector44~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # (\Add2~29_sumout )))) # (\Selector26~1_combout ) ) ) # ( !\Add1~29_sumout  & ( ((\Selector44~0_combout  & (\alufunc_DL[3]~DUPLICATE_q  & 
// \Add2~29_sumout ))) # (\Selector26~1_combout ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h3337333773777377;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( !\Selector46~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\Selector26~0_combout ) # (\Selector15~0_combout )))) # (\Selector26~2_combout ))) ) ) # ( \Selector46~4_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\Selector26~0_combout ) # (\ShiftRight0~37_combout )))) # (\Selector26~2_combout ))) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector46~2_combout ),
	.datac(!\ShiftRight0~37_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!\Selector46~4_combout ),
	.dataf(!\Selector26~2_combout ),
	.datag(!\Selector15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "on";
defparam \Selector26~3 .lut_mask = 64'h0111011155555555;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \aluout_AL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[20] .is_wysiwyg = "true";
defparam \aluout_AL[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \pcplus_AL[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[20] .is_wysiwyg = "true";
defparam \pcplus_AL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \wregval_ML~130 (
// Equation(s):
// \wregval_ML~130_combout  = ( !\always13~0_combout  & ( (!\selaluout_AL~q  & (((pcplus_AL[20])) # (\selmemout_AL~q ))) # (\selaluout_AL~q  & (((aluout_AL[20])))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~q ),
	.datac(!aluout_AL[20]),
	.datad(!pcplus_AL[20]),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~130 .extended_lut = "off";
defparam \wregval_ML~130 .lut_mask = 64'h47CF47CF00000000;
defparam \wregval_ML~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \tlim[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tlim~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[20]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[20] .is_wysiwyg = "true";
defparam \tlim[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \comb~34 (
// Equation(s):
// \comb~34_combout  = ( tlim[20] & ( (\wregval_ML~1_combout  & !\Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wregval_ML~1_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(gnd),
	.dataf(!tlim[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~34 .extended_lut = "off";
defparam \comb~34 .lut_mask = 64'h000000000F000F00;
defparam \comb~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \HexOut[20]~14 (
// Equation(s):
// \HexOut[20]~14_combout  = !regval2_AL[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[20]~14 .extended_lut = "off";
defparam \HexOut[20]~14 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \HexOut[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[20]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \comb~35 (
// Equation(s):
// \comb~35_combout  = ( HexOut[20] & ( \Equal2~6_combout  & ( ((\Equal2~7_combout  & (aluout_AL[8] & tcnt[20]))) # (\comb~34_combout ) ) ) ) # ( !HexOut[20] & ( \Equal2~6_combout  & ( ((\Equal2~7_combout  & ((!aluout_AL[8]) # (tcnt[20])))) # 
// (\comb~34_combout ) ) ) )

	.dataa(!\comb~34_combout ),
	.datab(!\Equal2~7_combout ),
	.datac(!aluout_AL[8]),
	.datad(!tcnt[20]),
	.datae(!HexOut[20]),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~35 .extended_lut = "off";
defparam \comb~35 .lut_mask = 64'h0000000075775557;
defparam \comb~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[20]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[20]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B8C0EAAAAAAAAA5810000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \comb~33 (
// Equation(s):
// \comb~33_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[70]) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (dmem_rtl_0_bypass[70] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!dmem_rtl_0_bypass[70]) # (((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[70] & !\dmem~8_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[70]),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~33 .extended_lut = "off";
defparam \comb~33 .lut_mask = 64'h0100F1FF0D00FDFF;
defparam \comb~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \wregval_ML~131 (
// Equation(s):
// \wregval_ML~131_combout  = ( \comb~33_combout  & ( (\wregval_ML~130_combout  & ((!\wregval_ML~2_combout ) # ((!\WideNor0~combout ) # (\comb~35_combout )))) ) ) # ( !\comb~33_combout  & ( (\wregval_ML~130_combout  & ((!\wregval_ML~2_combout ) # 
// ((\WideNor0~combout  & \comb~35_combout )))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\wregval_ML~130_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\comb~35_combout ),
	.datae(gnd),
	.dataf(!\comb~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~131 .extended_lut = "off";
defparam \wregval_ML~131 .lut_mask = 64'h2223222332333233;
defparam \wregval_ML~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N28
dffeas \wregval_ML[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[20] .is_wysiwyg = "true";
defparam \wregval_ML[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \regs~42 (
// Equation(s):
// \regs~42_combout  = ( \regs_rtl_1|auto_generated|ram_block1a19  & ( ((regs_rtl_1_bypass[48] & !\regs~1_combout )) # (regs_rtl_1_bypass[47]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a19  & ( (regs_rtl_1_bypass[47] & ((!regs_rtl_1_bypass[48]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[47]),
	.datac(!regs_rtl_1_bypass[48]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42 .extended_lut = "off";
defparam \regs~42 .lut_mask = 64'h303330333F333F33;
defparam \regs~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N45
cyclonev_lcell_comb \regval2_DL[19]_NEW409 (
// Equation(s):
// \regval2_DL[19]_OTERM410  = ( \always3~2_combout  & ( \regs~42_combout  & ( (!\regval2_DL[19]_NEW409_RTM0411~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (regval2_DL[19])))) ) ) ) # ( !\always3~2_combout  & ( \regs~42_combout  & ( 
// (!\regval2_DL[19]_NEW409_RTM0411~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~42_combout  & ( (regval2_DL[19] & (!\regval2_DL[19]_NEW409_RTM0411~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!regval2_DL[19]),
	.datab(!\regval2_DL[19]_NEW409_RTM0411~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[19]_OTERM410 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[19]_NEW409 .extended_lut = "off";
defparam \regval2_DL[19]_NEW409 .lut_mask = 64'h0000404000C040C0;
defparam \regval2_DL[19]_NEW409 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N38
dffeas \regval2_DL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[19]_OTERM410 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[19] .is_wysiwyg = "true";
defparam \regval2_DL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \regval2_AL[19]~feeder (
// Equation(s):
// \regval2_AL[19]~feeder_combout  = ( regval2_DL[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_DL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_AL[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_AL[19]~feeder .extended_lut = "off";
defparam \regval2_AL[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_AL[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N49
dffeas \regval2_AL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_AL[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[19] .is_wysiwyg = "true";
defparam \regval2_AL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \HexOut[19]~13 (
// Equation(s):
// \HexOut[19]~13_combout  = ( !regval2_AL[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[19]~13 .extended_lut = "off";
defparam \HexOut[19]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \HexOut[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[19]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \comb~36 (
// Equation(s):
// \comb~36_combout  = ( tcnt[19] & ( \Equal2~8_combout  & ( (!aluout_AL[8] & HexOut[19]) ) ) ) # ( !tcnt[19] & ( \Equal2~8_combout  & ( (HexOut[19]) # (aluout_AL[8]) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[8]),
	.datac(!HexOut[19]),
	.datad(gnd),
	.datae(!tcnt[19]),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~36 .extended_lut = "off";
defparam \comb~36 .lut_mask = 64'h000000003F3F0C0C;
defparam \comb~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \comb~37 (
// Equation(s):
// \comb~37_combout  = ( \wregval_M[24]~11_combout  & ( (!\comb~36_combout  & ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((tlim[19]))))) ) ) # ( !\wregval_M[24]~11_combout  & ( !\comb~36_combout  ) )

	.dataa(!\comb~36_combout ),
	.datab(!\comb~1_combout ),
	.datac(!\wregval_ML~1_combout ),
	.datad(!tlim[19]),
	.datae(gnd),
	.dataf(!\wregval_M[24]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~37 .extended_lut = "off";
defparam \comb~37 .lut_mask = 64'hAAAAAAAA808A808A;
defparam \comb~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N49
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[19]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N34
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[19]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200020000000000010000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \wregval_ML~139 (
// Equation(s):
// \wregval_ML~139_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[68] & (dmem_rtl_0_bypass[67])) # (dmem_rtl_0_bypass[68] & ((!\dmem~8_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[67])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[68] & (dmem_rtl_0_bypass[67])) # 
// (dmem_rtl_0_bypass[68] & ((!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[67])))))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!dmem_rtl_0_bypass[67]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!dmem_rtl_0_bypass[68]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~8_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~139 .extended_lut = "on";
defparam \wregval_ML~139 .lut_mask = 64'h220A220A22222222;
defparam \wregval_ML~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout ))) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( \ShiftLeft0~22_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~23_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout  & ((\aluin2_A[2]~2_combout )))) ) ) ) # ( 
// \ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftLeft0~23_combout  & \aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftLeft0~25_combout ))) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~22_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~25_combout )))) ) ) )

	.dataa(!\ShiftLeft0~25_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \ShiftLeft0~26_combout  & ( (\Selector46~3_combout  & ((!\aluin2_A[4]~4_combout ) # ((!\ShiftLeft0~4_combout  & \ShiftLeft0~21_combout )))) ) ) # ( !\ShiftLeft0~26_combout  & ( (\aluin2_A[4]~4_combout  & (!\ShiftLeft0~4_combout  
// & (\ShiftLeft0~21_combout  & \Selector46~3_combout ))) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\Selector46~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0004000400AE00AE;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \aluin2_A[19]~19 (
// Equation(s):
// \aluin2_A[19]~19_combout  = ( regval2_DL[19] & ( (!\aluimm_DL~q ) # (sxtimm_DL[15]) ) ) # ( !regval2_DL[19] & ( (sxtimm_DL[15] & \aluimm_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!regval2_DL[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~19 .extended_lut = "off";
defparam \aluin2_A[19]~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \regval1_DL[19]~DUPLICATE_q  & ( \aluin2_A[19]~19_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & ((!alufunc_DL[1]))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & alufunc_DL[1])))) ) ) 
// ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( \aluin2_A[19]~19_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  $ (!alufunc_DL[1]))) # (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// !alufunc_DL[1])))) ) ) ) # ( \regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[19]~19_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  $ (!alufunc_DL[1]))) # (\alufunc_DL[3]~DUPLICATE_q  & 
// (!\alufunc_DL[0]~DUPLICATE_q  & !alufunc_DL[1])))) ) ) ) # ( !\regval1_DL[19]~DUPLICATE_q  & ( !\aluin2_A[19]~19_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # (!alufunc_DL[1])))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!alufunc_DL[1]),
	.datae(!\regval1_DL[19]~DUPLICATE_q ),
	.dataf(!\aluin2_A[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h1110122012202210;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Add2~25_sumout  & ( ((\Selector44~0_combout  & ((\alufunc_DL[3]~DUPLICATE_q ) # (\Add1~25_sumout )))) # (\Selector27~1_combout ) ) ) # ( !\Add2~25_sumout  & ( ((\Selector44~0_combout  & (\Add1~25_sumout  & 
// !\alufunc_DL[3]~DUPLICATE_q ))) # (\Selector27~1_combout ) ) )

	.dataa(!\Selector27~1_combout ),
	.datab(!\Selector44~0_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h5755575557775777;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( !\Selector46~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\Selector15~0_combout ) # (\Selector27~0_combout )))) # (\Selector27~2_combout ))) ) ) # ( \Selector46~4_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\ShiftRight0~36_combout ) # (\Selector27~0_combout )))) # (\Selector27~2_combout ))) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Selector46~2_combout ),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector46~4_combout ),
	.dataf(!\Selector27~2_combout ),
	.datag(!\Selector15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "on";
defparam \Selector27~3 .lut_mask = 64'h0013001300FF00FF;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \aluout_AL[19]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \pcplus_AL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[19] .is_wysiwyg = "true";
defparam \pcplus_AL[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \wregval_ML~132 (
// Equation(s):
// \wregval_ML~132_combout  = ( pcplus_AL[19] & ( \selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q ) # (\aluout_AL[19]~DUPLICATE_q ))) ) ) ) # ( !pcplus_AL[19] & ( \selmemout_AL~q  & ( (!\always13~0_combout  & 
// ((!\selaluout_AL~DUPLICATE_q ) # (\aluout_AL[19]~DUPLICATE_q ))) ) ) ) # ( pcplus_AL[19] & ( !\selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q ) # (\aluout_AL[19]~DUPLICATE_q ))) ) ) ) # ( !pcplus_AL[19] & ( !\selmemout_AL~q  & ( 
// (\selaluout_AL~DUPLICATE_q  & (\aluout_AL[19]~DUPLICATE_q  & !\always13~0_combout )) ) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!\aluout_AL[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\always13~0_combout ),
	.datae(!pcplus_AL[19]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~132 .extended_lut = "off";
defparam \wregval_ML~132 .lut_mask = 64'h1100BB00BB00BB00;
defparam \wregval_ML~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \wregval_ML~133 (
// Equation(s):
// \wregval_ML~133_combout  = ( \wregval_ML~13_combout  & ( (\wregval_ML~132_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~139_combout ) # (\comb~37_combout )))) ) ) # ( !\wregval_ML~13_combout  & ( (\wregval_ML~132_combout  & 
// ((!\wregval_ML~2_combout ) # (\wregval_ML~139_combout ))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\comb~37_combout ),
	.datac(!\wregval_ML~139_combout ),
	.datad(!\wregval_ML~132_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~133 .extended_lut = "off";
defparam \wregval_ML~133 .lut_mask = 64'h00AF00AF00BF00BF;
defparam \wregval_ML~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \wregval_ML[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[19] .is_wysiwyg = "true";
defparam \wregval_ML[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \regs~54 (
// Equation(s):
// \regs~54_combout  = ( \regs_rtl_0|auto_generated|ram_block1a18  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[46])) # (regs_rtl_0_bypass[45]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a18  & ( (regs_rtl_0_bypass[45] & ((!regs_rtl_0_bypass[46]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[46]),
	.datad(!regs_rtl_0_bypass[45]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~54 .extended_lut = "off";
defparam \regs~54 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \regval1_DL[18]_NEW373 (
// Equation(s):
// \regval1_DL[18]_OTERM374  = ( \regs~54_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[18]_NEW373_RTM0375~combout  & (((\always3~2_combout  & regval1_DL[18])) # (\regval2_DL~0_combout ))) ) ) ) # ( !\regs~54_combout  & ( !\isnop_D~0_combout  & ( 
// (!\regval1_DL[18]_NEW373_RTM0375~combout  & (\always3~2_combout  & regval1_DL[18])) ) ) )

	.dataa(!\regval1_DL[18]_NEW373_RTM0375~combout ),
	.datab(!\always3~2_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!regval1_DL[18]),
	.datae(!\regs~54_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[18]_OTERM374 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[18]_NEW373 .extended_lut = "off";
defparam \regval1_DL[18]_NEW373 .lut_mask = 64'h00220A2A00000000;
defparam \regval1_DL[18]_NEW373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \regval1_DL[18]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[18]_OTERM374 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \aluin2_A[18]~18 (
// Equation(s):
// \aluin2_A[18]~18_combout  = ( sxtimm_DL[15] & ( (regval2_DL[18]) # (\aluimm_DL~q ) ) ) # ( !sxtimm_DL[15] & ( (!\aluimm_DL~q  & regval2_DL[18]) ) )

	.dataa(!\aluimm_DL~q ),
	.datab(gnd),
	.datac(!regval2_DL[18]),
	.datad(gnd),
	.datae(!sxtimm_DL[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~18 .extended_lut = "off";
defparam \aluin2_A[18]~18 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \aluin2_A[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N51
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \aluin2_A[18]~18_combout  & ( !alufunc_DL[3] $ (\regval1_DL[18]~DUPLICATE_q ) ) ) # ( !\aluin2_A[18]~18_combout  & ( !alufunc_DL[3] $ (!\regval1_DL[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_DL[3]),
	.datad(!\regval1_DL[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N45
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( \Selector28~5_combout  & ( (!\Selector46~4_combout ) # (\ShiftRight0~32_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector46~4_combout ),
	.datad(!\ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\Selector28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "off";
defparam \Selector28~6 .lut_mask = 64'h00000000F0FFF0FF;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \aluin2_A[18]~18_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ (((!alufunc_DL[0] & !\regval1_DL[18]~DUPLICATE_q ))))) ) ) # ( !\aluin2_A[18]~18_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ 
// (((!alufunc_DL[0]) # (!\regval1_DL[18]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!alufunc_DL[0]),
	.datac(!\regval1_DL[18]~DUPLICATE_q ),
	.datad(!\Selector39~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h00560056006A006A;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N0
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~17_combout  & ( \ShiftLeft0~18_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~7_combout )))) ) ) ) # ( 
// !\ShiftLeft0~17_combout  & ( \ShiftLeft0~18_combout  & ( (!\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout  & (\aluin2_A[3]~3_combout ))) # (\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout ) # (\ShiftLeft0~7_combout )))) ) ) ) # ( 
// \ShiftLeft0~17_combout  & ( !\ShiftLeft0~18_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )) # (\ShiftLeft0~19_combout ))) # (\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout  & \ShiftLeft0~7_combout )))) ) ) ) # ( 
// !\ShiftLeft0~17_combout  & ( !\ShiftLeft0~18_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftLeft0~19_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftLeft0~7_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~19_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N18
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~6_combout  & ( (!\ShiftLeft0~4_combout ) # (!\aluin2_A[4]~4_combout ) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \ShiftLeft0~6_combout  & ( (!\ShiftLeft0~4_combout  & \aluin2_A[4]~4_combout ) 
// ) ) ) # ( \ShiftLeft0~20_combout  & ( !\ShiftLeft0~6_combout  & ( !\aluin2_A[4]~4_combout  ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h0000F0F00A0AFAFA;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Add2~21_sumout  & ( \Add1~21_sumout  & ( \Selector25~0_combout  ) ) ) # ( !\Add2~21_sumout  & ( \Add1~21_sumout  & ( (!alufunc_DL[3] & \Selector25~0_combout ) ) ) ) # ( \Add2~21_sumout  & ( !\Add1~21_sumout  & ( (alufunc_DL[3] 
// & \Selector25~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector25~0_combout ),
	.datad(gnd),
	.datae(!\Add2~21_sumout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h000003030C0C0F0F;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \Selector28~7 (
// Equation(s):
// \Selector28~7_combout  = ( !\Selector28~3_combout  & ( (!\Selector28~6_combout  & (!\Selector28~4_combout  & ((!\Selector15~1_combout ) # (!\Selector28~2_combout )))) ) )

	.dataa(!\Selector28~6_combout ),
	.datab(!\Selector28~4_combout ),
	.datac(!\Selector15~1_combout ),
	.datad(!\Selector28~2_combout ),
	.datae(gnd),
	.dataf(!\Selector28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~7 .extended_lut = "off";
defparam \Selector28~7 .lut_mask = 64'h8880888000000000;
defparam \Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \Selector28~8 (
// Equation(s):
// \Selector28~8_combout  = ( \Selector28~7_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (\Selector28~1_combout  & \Selector28~0_combout )) ) ) # ( !\Selector28~7_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # 
// ((\Selector28~1_combout  & \Selector28~0_combout )))) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\Selector28~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~8 .extended_lut = "off";
defparam \Selector28~8 .lut_mask = 64'h2223222300030003;
defparam \Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \aluout_AL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[18] .is_wysiwyg = "true";
defparam \aluout_AL[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N53
dffeas \pcplus_AL[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[18] .is_wysiwyg = "true";
defparam \pcplus_AL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \wregval_ML~135 (
// Equation(s):
// \wregval_ML~135_combout  = ( pcplus_AL[18] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q ) # (aluout_AL[18]) ) ) ) # ( !pcplus_AL[18] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q  & (\selmemout_AL~q )) # (\selaluout_AL~DUPLICATE_q 
//  & ((aluout_AL[18]))) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!aluout_AL[18]),
	.datac(!\selaluout_AL~DUPLICATE_q ),
	.datad(gnd),
	.datae(!pcplus_AL[18]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~135 .extended_lut = "off";
defparam \wregval_ML~135 .lut_mask = 64'h5353F3F300000000;
defparam \wregval_ML~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \HexOut[18]~12 (
// Equation(s):
// \HexOut[18]~12_combout  = ( !regval2_AL[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[18]~12 .extended_lut = "off";
defparam \HexOut[18]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N58
dffeas \HexOut[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[18]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \comb~38 (
// Equation(s):
// \comb~38_combout  = ( \Equal2~8_combout  & ( (!aluout_AL[8] & ((HexOut[18]))) # (aluout_AL[8] & (!tcnt[18])) ) )

	.dataa(!aluout_AL[8]),
	.datab(gnd),
	.datac(!tcnt[18]),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~38 .extended_lut = "off";
defparam \comb~38 .lut_mask = 64'h0000000050FA50FA;
defparam \comb~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N39
cyclonev_lcell_comb \comb~39 (
// Equation(s):
// \comb~39_combout  = ( tlim[18] & ( (!\comb~38_combout  & (((!\comb~1_combout ) # (!\wregval_M[24]~11_combout )) # (\wregval_ML~1_combout ))) ) ) # ( !tlim[18] & ( (!\comb~38_combout  & ((!\wregval_M[24]~11_combout ) # ((!\wregval_ML~1_combout  & 
// !\comb~1_combout )))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\comb~1_combout ),
	.datac(!\comb~38_combout ),
	.datad(!\wregval_M[24]~11_combout ),
	.datae(gnd),
	.dataf(!tlim[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~39 .extended_lut = "off";
defparam \comb~39 .lut_mask = 64'hF080F080F0D0F0D0;
defparam \comb~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[18]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200020000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N37
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N56
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[18]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \wregval_ML~134 (
// Equation(s):
// \wregval_ML~134_combout  = ( dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!dmem_rtl_0_bypass[66]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (dmem_rtl_0_bypass[66] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!dmem_rtl_0_bypass[66]) # (((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & (dmem_rtl_0_bypass[66] & 
// (!\dmem~8_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(!dmem_rtl_0_bypass[66]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~134 .extended_lut = "off";
defparam \wregval_ML~134 .lut_mask = 64'h1000DFCF1030DFFF;
defparam \wregval_ML~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \wregval_ML~136 (
// Equation(s):
// \wregval_ML~136_combout  = ( \wregval_ML~134_combout  & ( \WideNor0~combout  & ( (\wregval_ML~135_combout  & ((!\wregval_ML~2_combout ) # ((\comb~39_combout  & \wregval_ML~13_combout )))) ) ) ) # ( !\wregval_ML~134_combout  & ( \WideNor0~combout  & ( 
// (\wregval_ML~135_combout  & ((!\wregval_ML~2_combout ) # ((\comb~39_combout  & \wregval_ML~13_combout )))) ) ) ) # ( \wregval_ML~134_combout  & ( !\WideNor0~combout  & ( \wregval_ML~135_combout  ) ) ) # ( !\wregval_ML~134_combout  & ( !\WideNor0~combout  
// & ( (\wregval_ML~135_combout  & ((!\wregval_ML~2_combout ) # ((\comb~39_combout  & \wregval_ML~13_combout )))) ) ) )

	.dataa(!\wregval_ML~135_combout ),
	.datab(!\comb~39_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\wregval_ML~13_combout ),
	.datae(!\wregval_ML~134_combout ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~136 .extended_lut = "off";
defparam \wregval_ML~136 .lut_mask = 64'h5051555550515051;
defparam \wregval_ML~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N43
dffeas \wregval_ML[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[18] .is_wysiwyg = "true";
defparam \wregval_ML[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \regs~44 (
// Equation(s):
// \regs~44_combout  = ( \regs_rtl_1|auto_generated|ram_block1a17  & ( ((!\regs~1_combout  & regs_rtl_1_bypass[44])) # (regs_rtl_1_bypass[43]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a17  & ( (regs_rtl_1_bypass[43] & ((!regs_rtl_1_bypass[44]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~1_combout ),
	.datac(!regs_rtl_1_bypass[44]),
	.datad(!regs_rtl_1_bypass[43]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~44 .extended_lut = "off";
defparam \regs~44 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \regval2_DL[17]_NEW403 (
// Equation(s):
// \regval2_DL[17]_OTERM404  = ( \always3~2_combout  & ( \regs~44_combout  & ( (!\regval2_DL[17]_NEW403_RTM0405~combout  & (!\isnop_D~0_combout  & ((\regval2_DL~0_combout ) # (regval2_DL[17])))) ) ) ) # ( !\always3~2_combout  & ( \regs~44_combout  & ( 
// (!\regval2_DL[17]_NEW403_RTM0405~combout  & (!\isnop_D~0_combout  & \regval2_DL~0_combout )) ) ) ) # ( \always3~2_combout  & ( !\regs~44_combout  & ( (!\regval2_DL[17]_NEW403_RTM0405~combout  & (!\isnop_D~0_combout  & regval2_DL[17])) ) ) )

	.dataa(!\regval2_DL[17]_NEW403_RTM0405~combout ),
	.datab(!\isnop_D~0_combout ),
	.datac(!regval2_DL[17]),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regs~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[17]_OTERM404 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[17]_NEW403 .extended_lut = "off";
defparam \regval2_DL[17]_NEW403 .lut_mask = 64'h0000080800880888;
defparam \regval2_DL[17]_NEW403 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \regval2_DL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[17]_OTERM404 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[17] .is_wysiwyg = "true";
defparam \regval2_DL[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \regval2_AL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[17] .is_wysiwyg = "true";
defparam \regval2_AL[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[17]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200020000000008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[17]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N6
cyclonev_lcell_comb \comb~40 (
// Equation(s):
// \comb~40_combout  = ( dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (((!dmem_rtl_0_bypass[64]) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~8_combout  & (dmem_rtl_0_bypass[64] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( ((!dmem_rtl_0_bypass[64]) # ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~8_combout ) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & (!\dmem~8_combout  & 
// (dmem_rtl_0_bypass[64] & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\dmem~8_combout ),
	.datac(!dmem_rtl_0_bypass[64]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~40 .extended_lut = "off";
defparam \comb~40 .lut_mask = 64'h0400F7F3040CF7FF;
defparam \comb~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~13_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # (\ShiftLeft0~14_combout 
// ))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( \ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~13_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~14_combout  & (!\aluin2_A[2]~2_combout ))) ) ) ) # ( 
// \ShiftLeft0~15_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout  & \ShiftLeft0~13_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # (\ShiftLeft0~14_combout ))) ) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( !\ShiftLeft0~12_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout  & \ShiftLeft0~13_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~14_combout  & (!\aluin2_A[2]~2_combout ))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \ShiftLeft0~16_combout  & ( \aluin2_A[4]~4_combout  & ( (\ShiftLeft0~5_combout  & !\ShiftLeft0~4_combout ) ) ) ) # ( !\ShiftLeft0~16_combout  & ( \aluin2_A[4]~4_combout  & ( (\ShiftLeft0~5_combout  & !\ShiftLeft0~4_combout ) ) ) 
// ) # ( \ShiftLeft0~16_combout  & ( !\aluin2_A[4]~4_combout  ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~16_combout ),
	.dataf(!\aluin2_A[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0000FFFF30303030;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N35
dffeas \regval2_DL[17]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[17]_OTERM404 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[17]~_Duplicate_36 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[17]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[17]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \sxtimm_DL[15]~_Duplicate_20 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_21 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate_20 .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate_20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \aluin2_A[17]~17 (
// Equation(s):
// \aluin2_A[17]~17_combout  = ( \aluimm_DL~_Duplicate_8  & ( \sxtimm_DL[15]~_Duplicate_21  ) ) # ( !\aluimm_DL~_Duplicate_8  & ( \regval2_DL[17]~_Duplicate_36  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[17]~_Duplicate_36 ),
	.datad(!\sxtimm_DL[15]~_Duplicate_21 ),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~17 .extended_lut = "off";
defparam \aluin2_A[17]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \alufunc_DL[1]~DUPLICATE_q  & ( \aluin2_A[17]~17_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (\Selector39~0_combout  & (!alufunc_DL[3] $ (\regval1_DL[17]~DUPLICATE_q )))) ) ) ) # ( !\alufunc_DL[1]~DUPLICATE_q  & ( 
// \aluin2_A[17]~17_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ (((!\alufunc_DL[0]~DUPLICATE_q  & !\regval1_DL[17]~DUPLICATE_q ))))) ) ) ) # ( \alufunc_DL[1]~DUPLICATE_q  & ( !\aluin2_A[17]~17_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & 
// (\Selector39~0_combout  & (!alufunc_DL[3] $ (!\regval1_DL[17]~DUPLICATE_q )))) ) ) ) # ( !\alufunc_DL[1]~DUPLICATE_q  & ( !\aluin2_A[17]~17_combout  & ( (\Selector39~0_combout  & (!alufunc_DL[3] $ (((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!\regval1_DL[17]~DUPLICATE_q ))))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector39~0_combout ),
	.datad(!\regval1_DL[17]~DUPLICATE_q ),
	.datae(!\alufunc_DL[1]~DUPLICATE_q ),
	.dataf(!\aluin2_A[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h03060208060C0802;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N36
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~11_combout  & ( \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftRight0~12_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~15_combout )) ) ) ) # ( !\ShiftRight0~11_combout  & ( 
// \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & ((\ShiftRight0~12_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~15_combout )) ) ) ) # ( \ShiftRight0~11_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout ) # 
// (\ShiftRight0~13_combout ) ) ) ) # ( !\ShiftRight0~11_combout  & ( !\aluin2_A[2]~2_combout  & ( (\aluin2_A[3]~3_combout  & \ShiftRight0~13_combout ) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N0
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector43~0_combout  & ( \ShiftRight0~16_combout  & ( (regval1_DL[31]) # (\Selector46~0_combout ) ) ) ) # ( \Selector43~0_combout  & ( !\ShiftRight0~16_combout  & ( (!\Selector46~0_combout  & regval1_DL[31]) ) ) )

	.dataa(gnd),
	.datab(!\Selector46~0_combout ),
	.datac(gnd),
	.datad(!regval1_DL[31]),
	.datae(!\Selector43~0_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h000000CC000033FF;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( !\Selector29~3_combout  & ( \Add1~17_sumout  & ( (!\Selector29~2_combout  & ((!\Selector44~0_combout ) # ((alufunc_DL[3] & !\Add2~17_sumout )))) ) ) ) # ( !\Selector29~3_combout  & ( !\Add1~17_sumout  & ( (!\Selector29~2_combout 
//  & ((!\Selector44~0_combout ) # ((!alufunc_DL[3]) # (!\Add2~17_sumout )))) ) ) )

	.dataa(!\Selector44~0_combout ),
	.datab(!alufunc_DL[3]),
	.datac(!\Selector29~2_combout ),
	.datad(!\Add2~17_sumout ),
	.datae(!\Selector29~3_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'hF0E00000B0A00000;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \Selector29~5 (
// Equation(s):
// \Selector29~5_combout  = ( !\ShiftRight0~8_combout  & ( \Selector29~4_combout  & ( (\Selector29~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & \Selector29~1_combout )) ) ) ) # ( \ShiftRight0~8_combout  & ( !\Selector29~4_combout  & ( 
// \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\ShiftRight0~8_combout  & ( !\Selector29~4_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector29~1_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\Selector29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~5 .extended_lut = "off";
defparam \Selector29~5 .lut_mask = 64'h3333333301010000;
defparam \Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \aluout_AL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[17] .is_wysiwyg = "true";
defparam \aluout_AL[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \pcplus_AL[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[17] .is_wysiwyg = "true";
defparam \pcplus_AL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \wregval_ML~137 (
// Equation(s):
// \wregval_ML~137_combout  = ( !\always13~0_combout  & ( (!\selaluout_AL~q  & (((pcplus_AL[17])) # (\selmemout_AL~q ))) # (\selaluout_AL~q  & (((aluout_AL[17])))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~q ),
	.datac(!aluout_AL[17]),
	.datad(!pcplus_AL[17]),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~137 .extended_lut = "off";
defparam \wregval_ML~137 .lut_mask = 64'h47CF47CF00000000;
defparam \wregval_ML~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \HexOut[17]~11 (
// Equation(s):
// \HexOut[17]~11_combout  = ( !regval2_AL[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[17]~11 .extended_lut = "off";
defparam \HexOut[17]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N31
dffeas \HexOut[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[17]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N46
dffeas \tlim[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tlim[17]),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[17] .is_wysiwyg = "true";
defparam \tlim[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \comb~41 (
// Equation(s):
// \comb~41_combout  = ( !\Equal3~0_combout  & ( (\wregval_ML~1_combout  & tlim[17]) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(!tlim[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~41 .extended_lut = "off";
defparam \comb~41 .lut_mask = 64'h0505050500000000;
defparam \comb~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \comb~42 (
// Equation(s):
// \comb~42_combout  = ( \comb~41_combout  & ( \Equal2~6_combout  ) ) # ( !\comb~41_combout  & ( \Equal2~6_combout  & ( (\Equal2~7_combout  & ((!aluout_AL[8] & ((!HexOut[17]))) # (aluout_AL[8] & (tcnt[17])))) ) ) )

	.dataa(!tcnt[17]),
	.datab(!\Equal2~7_combout ),
	.datac(!HexOut[17]),
	.datad(!aluout_AL[8]),
	.datae(!\comb~41_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~42 .extended_lut = "off";
defparam \comb~42 .lut_mask = 64'h000000003011FFFF;
defparam \comb~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \wregval_ML~138 (
// Equation(s):
// \wregval_ML~138_combout  = ( \comb~42_combout  & ( (\wregval_ML~137_combout  & ((!\wregval_ML~2_combout ) # ((\comb~40_combout ) # (\WideNor0~combout )))) ) ) # ( !\comb~42_combout  & ( (\wregval_ML~137_combout  & ((!\wregval_ML~2_combout ) # 
// ((!\WideNor0~combout  & \comb~40_combout )))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\comb~40_combout ),
	.datad(!\wregval_ML~137_combout ),
	.datae(gnd),
	.dataf(!\comb~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~138 .extended_lut = "off";
defparam \wregval_ML~138 .lut_mask = 64'h00AE00AE00BF00BF;
defparam \wregval_ML~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \wregval_ML[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[17] .is_wysiwyg = "true";
defparam \wregval_ML[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \regs~2 (
// Equation(s):
// \regs~2_combout  = ( \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( ((regs_rtl_1_bypass[10] & !\regs~1_combout )) # (regs_rtl_1_bypass[9]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (regs_rtl_1_bypass[9] & 
// ((!regs_rtl_1_bypass[10]) # (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[10]),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[9]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2 .extended_lut = "off";
defparam \regs~2 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N42
cyclonev_lcell_comb \regval2_DL[0]_NEW523 (
// Equation(s):
// \regval2_DL[0]_OTERM524  = ( \regval2_DL~0_combout  & ( \regs~2_combout  & ( (!\regval2_DL[0]_NEW523_RTM0525~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~2_combout  & ( (!\regval2_DL[0]_NEW523_RTM0525~combout  & 
// (\always3~2_combout  & (regval2_DL[0] & !\isnop_D~0_combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~2_combout  & ( (!\regval2_DL[0]_NEW523_RTM0525~combout  & (\always3~2_combout  & (regval2_DL[0] & !\isnop_D~0_combout ))) ) ) ) # ( 
// !\regval2_DL~0_combout  & ( !\regs~2_combout  & ( (!\regval2_DL[0]_NEW523_RTM0525~combout  & (\always3~2_combout  & (regval2_DL[0] & !\isnop_D~0_combout ))) ) ) )

	.dataa(!\regval2_DL[0]_NEW523_RTM0525~combout ),
	.datab(!\always3~2_combout ),
	.datac(!regval2_DL[0]),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[0]_OTERM524 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[0]_NEW523 .extended_lut = "off";
defparam \regval2_DL[0]_NEW523 .lut_mask = 64'h020002000200AA00;
defparam \regval2_DL[0]_NEW523 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N32
dffeas \regval2_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[0]_OTERM524 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[0] .is_wysiwyg = "true";
defparam \regval2_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N54
cyclonev_lcell_comb \aluin2_A[0]~0 (
// Equation(s):
// \aluin2_A[0]~0_combout  = ( \aluimm_DL~q  & ( sxtimm_DL[0] ) ) # ( !\aluimm_DL~q  & ( regval2_DL[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[0]),
	.datad(!regval2_DL[0]),
	.datae(gnd),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~0 .extended_lut = "off";
defparam \aluin2_A[0]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N36
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \regval1_DL[0]~DUPLICATE_q  & ( \aluin2_A[0]~0_combout  & ( !\aluin2_A[1]~1_combout  ) ) ) # ( \regval1_DL[0]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[1]~DUPLICATE_q ) ) ) ) # ( 
// !\regval1_DL[0]~DUPLICATE_q  & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & \regval1_DL[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\regval1_DL[0]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h00F000F00000F0F0;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \ShiftLeft0~5_combout  & ( (!\Selector45~4_combout  & ((!\Selector43~1_combout ) # (\ShiftRight0~8_combout ))) ) ) # ( !\ShiftLeft0~5_combout  & ( !\Selector45~4_combout  ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\Selector43~1_combout ),
	.datad(!\Selector45~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'hFF00FF00F300F300;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( \regval1_DL[1]~DUPLICATE_q  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q  & !\aluin2_A[1]~1_combout ))) ) ) # ( !\regval1_DL[1]~DUPLICATE_q  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q 
// ) # (!\aluin2_A[1]~1_combout ))) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_DL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h05FA05FA5FA05FA0;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( \Selector44~0_combout  & ( \Add2~5_sumout  & ( (\Add1~5_sumout ) # (\alufunc_DL[3]~DUPLICATE_q ) ) ) ) # ( \Selector44~0_combout  & ( !\Add2~5_sumout  & ( (!\alufunc_DL[3]~DUPLICATE_q  & \Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(!\Selector44~0_combout ),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h00000C0C00003F3F;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( !\Selector45~2_combout  & ( (!\Selector45~1_combout ) # ((!\Selector39~0_combout ) # (alufunc_DL[1])) ) )

	.dataa(!\Selector45~1_combout ),
	.datab(!\Selector39~0_combout ),
	.datac(!alufunc_DL[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'hEFEFEFEF00000000;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( regval1_DL[2] & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout ) # (\regval1_DL[4]~DUPLICATE_q ) ) ) ) # ( !regval1_DL[2] & ( \aluin2_A[0]~0_combout  & ( (\aluin2_A[1]~1_combout  & \regval1_DL[4]~DUPLICATE_q ) ) ) ) # 
// ( regval1_DL[2] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[1])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) ) ) ) # ( !regval1_DL[2] & ( !\aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & 
// (regval1_DL[1])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[1]),
	.datac(!\regval1_DL[3]~DUPLICATE_q ),
	.datad(!\regval1_DL[4]~DUPLICATE_q ),
	.datae(!regval1_DL[2]),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \ShiftRight0~17_combout  & ( \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~18_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftRight0~20_combout ))) ) ) ) # ( !\ShiftRight0~17_combout  & ( 
// \aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~18_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftRight0~20_combout ))) ) ) ) # ( \ShiftRight0~17_combout  & ( !\aluin2_A[2]~2_combout  & ( (!\aluin2_A[3]~3_combout ) # 
// (\ShiftRight0~19_combout ) ) ) ) # ( !\ShiftRight0~17_combout  & ( !\aluin2_A[2]~2_combout  & ( (\ShiftRight0~19_combout  & \aluin2_A[3]~3_combout ) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\aluin2_A[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N42
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \ShiftRight0~21_combout  & ( (!\ShiftRight0~8_combout  & (((!\aluin2_A[4]~4_combout )) # (\ShiftRight0~16_combout ))) # (\ShiftRight0~8_combout  & (((regval1_DL[31])))) ) ) # ( !\ShiftRight0~21_combout  & ( 
// (!\ShiftRight0~8_combout  & (\ShiftRight0~16_combout  & ((\aluin2_A[4]~4_combout )))) # (\ShiftRight0~8_combout  & (((regval1_DL[31])))) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!regval1_DL[31]),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h05270527AF27AF27;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( \alufunc_DL[5]~DUPLICATE_q  & ( \Selector45~0_combout  & ( (!\Selector45~5_combout ) # ((!\Selector45~3_combout ) # (\Selector43~0_combout )) ) ) ) # ( \alufunc_DL[5]~DUPLICATE_q  & ( !\Selector45~0_combout  & ( 
// (!\Selector45~5_combout ) # (!\Selector45~3_combout ) ) ) )

	.dataa(!\Selector45~5_combout ),
	.datab(!\Selector45~3_combout ),
	.datac(!\Selector43~0_combout ),
	.datad(gnd),
	.datae(!\alufunc_DL[5]~DUPLICATE_q ),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h0000EEEE0000EFEF;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \aluout_AL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[1] .is_wysiwyg = "true";
defparam \aluout_AL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N50
dffeas \aluout_AL[25]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftRight0~8_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & regval1_DL[31]) ) ) ) # ( !\ShiftLeft0~4_combout  & ( \ShiftRight0~8_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & regval1_DL[31]) ) ) ) # ( 
// \ShiftLeft0~4_combout  & ( !\ShiftRight0~8_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & regval1_DL[31]) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !\ShiftRight0~8_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & ((!\aluin2_A[4]~4_combout  & 
// ((\ShiftRight0~35_combout ))) # (\aluin2_A[4]~4_combout  & (regval1_DL[31])))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!regval1_DL[31]),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h02A2222222222222;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~48_combout  & ( \ShiftLeft0~22_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout )))) ) ) ) # ( 
// !\ShiftLeft0~48_combout  & ( \ShiftLeft0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout 
// ))))) ) ) ) # ( \ShiftLeft0~48_combout  & ( !\ShiftLeft0~22_combout  & ( (!\aluin2_A[2]~2_combout  & (((!\aluin2_A[3]~3_combout )))) # (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[3]~3_combout  & 
// ((\ShiftLeft0~23_combout ))))) ) ) ) # ( !\ShiftLeft0~48_combout  & ( !\ShiftLeft0~22_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftLeft0~49_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftLeft0~23_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~49_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~48_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \ShiftLeft0~60_combout  & ( (!\Selector19~1_combout  & ((!\Selector46~3_combout ) # ((\aluin2_A[4]~4_combout  & !\ShiftLeft0~58_combout )))) ) ) # ( !\ShiftLeft0~60_combout  & ( (!\Selector19~1_combout  & 
// ((!\aluin2_A[4]~4_combout ) # ((!\Selector46~3_combout ) # (!\ShiftLeft0~58_combout )))) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!\Selector19~1_combout ),
	.datac(!\Selector46~3_combout ),
	.datad(!\ShiftLeft0~58_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'hCCC8CCC8C4C0C4C0;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \aluin2_A[27]~31 (
// Equation(s):
// \aluin2_A[27]~31_combout  = ( sxtimm_DL[15] & ( (\aluimm_DL~_Duplicate_26DUPLICATE_q ) # (\regval2_DL[27]~DUPLICATE_q ) ) ) # ( !sxtimm_DL[15] & ( (\regval2_DL[27]~DUPLICATE_q  & !\aluimm_DL~_Duplicate_26DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\regval2_DL[27]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluimm_DL~_Duplicate_26DUPLICATE_q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~31 .extended_lut = "off";
defparam \aluin2_A[27]~31 .lut_mask = 64'h3300330033FF33FF;
defparam \aluin2_A[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N18
cyclonev_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ( \alufunc_DL[0]~DUPLICATE_q  & ( \Selector39~0_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[27] & !\aluin2_A[27]~31_combout ))))) ) ) ) # ( !\alufunc_DL[0]~DUPLICATE_q  & ( 
// \Selector39~0_combout  & ( !\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[27] & ((!\alufunc_DL[1]~DUPLICATE_q ) # (!\aluin2_A[27]~31_combout ))) # (regval1_DL[27] & (!\alufunc_DL[1]~DUPLICATE_q  $ (\aluin2_A[27]~31_combout ))))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!regval1_DL[27]),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[27]~31_combout ),
	.datae(!\alufunc_DL[0]~DUPLICATE_q ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~3 .extended_lut = "off";
defparam \Selector19~3 .lut_mask = 64'h00000000566960A0;
defparam \Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Add1~97_sumout  & ( \Add2~97_sumout  ) ) # ( !\Add1~97_sumout  & ( \Add2~97_sumout  & ( \alufunc_DL[3]~DUPLICATE_q  ) ) ) # ( \Add1~97_sumout  & ( !\Add2~97_sumout  & ( !\alufunc_DL[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~97_sumout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = ( \Selector44~0_combout  & ( \Selector19~0_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector44~0_combout  & ( \Selector19~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & !\Selector19~2_combout 
// )) # (\Selector19~3_combout ))) ) ) ) # ( \Selector44~0_combout  & ( !\Selector19~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & !\Selector19~2_combout )) # (\Selector19~3_combout ))) ) ) ) # ( !\Selector44~0_combout  & ( 
// !\Selector19~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & !\Selector19~2_combout )) # (\Selector19~3_combout ))) ) ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\Selector19~2_combout ),
	.datac(!\Selector19~3_combout ),
	.datad(!\alufunc_DL[5]~DUPLICATE_q ),
	.datae(!\Selector44~0_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~4 .extended_lut = "off";
defparam \Selector19~4 .lut_mask = 64'h004F004F004F00FF;
defparam \Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \Selector20~4_combout  & ( (\Selector31~4_combout  & (\Selector19~4_combout  & !\Selector46~24_combout )) ) )

	.dataa(!\Selector31~4_combout ),
	.datab(gnd),
	.datac(!\Selector19~4_combout ),
	.datad(!\Selector46~24_combout ),
	.datae(gnd),
	.dataf(!\Selector20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000005000500;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \Equal2~4_NEW_REG306 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal2~4_OTERM307 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal2~4_NEW_REG306 .is_wysiwyg = "true";
defparam \Equal2~4_NEW_REG306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( \Selector34~3_combout  & ( \Selector24~5_combout  & ( (!\Selector35~3_combout  & \Selector23~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector35~3_combout ),
	.datac(gnd),
	.datad(!\Selector23~3_combout ),
	.datae(!\Selector34~3_combout ),
	.dataf(!\Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h00000000000000CC;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \Equal2~3_NEW_REG308 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal2~3_OTERM309 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal2~3_NEW_REG308 .is_wysiwyg = "true";
defparam \Equal2~3_NEW_REG308 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( \Selector32~6_combout  & ( (!\Selector36~6_combout  & (!\Selector37~5_combout  & \Selector33~5_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector36~6_combout ),
	.datac(!\Selector37~5_combout ),
	.datad(!\Selector33~5_combout ),
	.datae(gnd),
	.dataf(!\Selector32~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000C000C0;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N25
dffeas \Equal2~2_NEW_REG304 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Equal2~2_OTERM305 ),
	.prn(vcc));
// synopsys translate_off
defparam \Equal2~2_NEW_REG304 .is_wysiwyg = "true";
defparam \Equal2~2_NEW_REG304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( aluout_AL[24] & ( \Equal2~2_OTERM305  & ( (\aluout_AL[25]~DUPLICATE_q  & (\Equal2~4_OTERM307  & \Equal2~3_OTERM309 )) ) ) )

	.dataa(!\aluout_AL[25]~DUPLICATE_q ),
	.datab(!\Equal2~4_OTERM307 ),
	.datac(!\Equal2~3_OTERM309 ),
	.datad(gnd),
	.datae(!aluout_AL[24]),
	.dataf(!\Equal2~2_OTERM305 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h0000000000000101;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( aluout_AL[29] & ( aluout_AL[31] & ( (aluout_AL[30] & aluout_AL[28]) ) ) )

	.dataa(!aluout_AL[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_AL[28]),
	.datae(!aluout_AL[29]),
	.dataf(!aluout_AL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000055;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( aluout_AL[17] & ( aluout_AL[18] & ( (aluout_AL[16] & (\aluout_AL[19]~DUPLICATE_q  & (aluout_AL[21] & aluout_AL[20]))) ) ) )

	.dataa(!aluout_AL[16]),
	.datab(!\aluout_AL[19]~DUPLICATE_q ),
	.datac(!aluout_AL[21]),
	.datad(!aluout_AL[20]),
	.datae(!aluout_AL[17]),
	.dataf(!aluout_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( \Equal2~1_combout  & ( \Equal2~0_combout  & ( (!aluout_AL[1] & (!aluout_AL[6] & \Equal2~5_combout )) ) ) )

	.dataa(!aluout_AL[1]),
	.datab(gnd),
	.datac(!aluout_AL[6]),
	.datad(!\Equal2~5_combout ),
	.datae(!\Equal2~1_combout ),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h00000000000000A0;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \wregval_M[24]~11 (
// Equation(s):
// \wregval_M[24]~11_combout  = ( !\Equal2~7_combout  & ( \Equal2~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~7_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~11 .extended_lut = "off";
defparam \wregval_M[24]~11 .lut_mask = 64'h00000000FFFF0000;
defparam \wregval_M[24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \HexOut[14]~9 (
// Equation(s):
// \HexOut[14]~9_combout  = ( !regval2_AL[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[14]~9 .extended_lut = "off";
defparam \HexOut[14]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \HexOut[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[14]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \comb~26 (
// Equation(s):
// \comb~26_combout  = ( \Equal2~8_combout  & ( (!aluout_AL[8] & (HexOut[14])) # (aluout_AL[8] & ((!tcnt[14]))) ) )

	.dataa(!aluout_AL[8]),
	.datab(gnd),
	.datac(!HexOut[14]),
	.datad(!tcnt[14]),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~26 .extended_lut = "off";
defparam \comb~26 .lut_mask = 64'h000000005F0A5F0A;
defparam \comb~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \comb~27 (
// Equation(s):
// \comb~27_combout  = ( !\comb~26_combout  & ( (!\wregval_M[24]~11_combout ) # ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((tlim[14])))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\comb~1_combout ),
	.datac(!\wregval_M[24]~11_combout ),
	.datad(!tlim[14]),
	.datae(gnd),
	.dataf(!\comb~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~27 .extended_lut = "off";
defparam \comb~27 .lut_mask = 64'hF8FDF8FD00000000;
defparam \comb~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N59
dffeas \pcplus_AL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[14] .is_wysiwyg = "true";
defparam \pcplus_AL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \wregval_ML~123 (
// Equation(s):
// \wregval_ML~123_combout  = ( pcplus_AL[14] & ( aluout_AL[14] & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[14] & ( aluout_AL[14] & ( (!\always13~0_combout  & ((\selaluout_AL~DUPLICATE_q ) # (\selmemout_AL~q ))) ) ) ) # ( pcplus_AL[14] & ( !aluout_AL[14] 
// & ( (!\selaluout_AL~DUPLICATE_q  & !\always13~0_combout ) ) ) ) # ( !pcplus_AL[14] & ( !aluout_AL[14] & ( (\selmemout_AL~q  & (!\selaluout_AL~DUPLICATE_q  & !\always13~0_combout )) ) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\always13~0_combout ),
	.datad(gnd),
	.datae(!pcplus_AL[14]),
	.dataf(!aluout_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~123 .extended_lut = "off";
defparam \wregval_ML~123 .lut_mask = 64'h4040C0C07070F0F0;
defparam \wregval_ML~123 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[14]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N1
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[14]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010035555555548600000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \wregval_ML~122 (
// Equation(s):
// \wregval_ML~122_combout  = ( dmem_rtl_0_bypass[57] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( ((!dmem_rtl_0_bypass[58]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[57] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (dmem_rtl_0_bypass[58] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[57] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!dmem_rtl_0_bypass[58]) # (((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[57] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & (dmem_rtl_0_bypass[58] & 
// (!\dmem~8_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(!dmem_rtl_0_bypass[58]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[57]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~122 .extended_lut = "off";
defparam \wregval_ML~122 .lut_mask = 64'h0010CFDF3010FFDF;
defparam \wregval_ML~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \wregval_ML~124 (
// Equation(s):
// \wregval_ML~124_combout  = ( \wregval_ML~122_combout  & ( \wregval_ML~13_combout  & ( (\wregval_ML~123_combout  & ((!\wregval_ML~2_combout ) # ((!\WideNor0~combout ) # (\comb~27_combout )))) ) ) ) # ( !\wregval_ML~122_combout  & ( \wregval_ML~13_combout  
// & ( (\wregval_ML~123_combout  & ((!\wregval_ML~2_combout ) # (\comb~27_combout ))) ) ) ) # ( \wregval_ML~122_combout  & ( !\wregval_ML~13_combout  & ( (\wregval_ML~123_combout  & ((!\wregval_ML~2_combout ) # (!\WideNor0~combout ))) ) ) ) # ( 
// !\wregval_ML~122_combout  & ( !\wregval_ML~13_combout  & ( (!\wregval_ML~2_combout  & \wregval_ML~123_combout ) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\comb~27_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\wregval_ML~123_combout ),
	.datae(!\wregval_ML~122_combout ),
	.dataf(!\wregval_ML~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~124 .extended_lut = "off";
defparam \wregval_ML~124 .lut_mask = 64'h00AA00FA00BB00FB;
defparam \wregval_ML~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N34
dffeas \wregval_ML[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[14] .is_wysiwyg = "true";
defparam \wregval_ML[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \regs_rtl_0_bypass[69] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \regs~63 (
// Equation(s):
// \regs~63_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[69] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[70] & ((regs_rtl_0_bypass[69]))) # (regs_rtl_0_bypass[70] & (\regs_rtl_0|auto_generated|ram_block1a30 )) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[70]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!regs_rtl_0_bypass[69]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~63 .extended_lut = "off";
defparam \regs~63 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \regs~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \regval1_DL[30]_NEW346 (
// Equation(s):
// \regval1_DL[30]_OTERM347  = ( !\isnop_D~0_combout  & ( \regs~63_combout  & ( (!\regval1_DL[30]_NEW346_RTM0348~combout  & (((\regval1_DL[30]~DUPLICATE_q  & \always3~2_combout )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( 
// !\regs~63_combout  & ( (!\regval1_DL[30]_NEW346_RTM0348~combout  & (\regval1_DL[30]~DUPLICATE_q  & \always3~2_combout )) ) ) )

	.dataa(!\regval1_DL[30]_NEW346_RTM0348~combout ),
	.datab(!\regval1_DL[30]~DUPLICATE_q ),
	.datac(!\always3~2_combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regs~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[30]_OTERM347 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[30]_NEW346 .extended_lut = "off";
defparam \regval1_DL[30]_NEW346 .lut_mask = 64'h0202000002AA0000;
defparam \regval1_DL[30]_NEW346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N28
dffeas \regval1_DL[30]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[30]_OTERM347 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( regval2_DL[0] & ( (!\aluimm_DL~q  & (((\regval1_DL[30]~DUPLICATE_q )))) # (\aluimm_DL~q  & ((!\sxtimm_DL[0]~DUPLICATE_q  & (regval1_DL[29])) # (\sxtimm_DL[0]~DUPLICATE_q  & ((\regval1_DL[30]~DUPLICATE_q ))))) ) ) # ( 
// !regval2_DL[0] & ( (!\aluimm_DL~q  & (((regval1_DL[29])))) # (\aluimm_DL~q  & ((!\sxtimm_DL[0]~DUPLICATE_q  & (regval1_DL[29])) # (\sxtimm_DL[0]~DUPLICATE_q  & ((\regval1_DL[30]~DUPLICATE_q ))))) ) )

	.dataa(!\aluimm_DL~q ),
	.datab(!\sxtimm_DL[0]~DUPLICATE_q ),
	.datac(!regval1_DL[29]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_DL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h0E1F0E1F04BF04BF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N36
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \aluin2_A[1]~1_combout  & ( regval1_DL[31] ) ) # ( !\aluin2_A[1]~1_combout  & ( (!\ShiftLeft0~4_combout  & (\ShiftRight0~14_combout )) # (\ShiftLeft0~4_combout  & ((regval1_DL[31]))) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!regval1_DL[31]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h303F303F00FF00FF;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \aluimm_DL~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N38
dffeas \regval2_DL[13]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[13]_OTERM419 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[13]~_Duplicate_37 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[13]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[13]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \aluin2_A[13]~13 (
// Equation(s):
// \aluin2_A[13]~13_combout  = (!\aluimm_DL~_Duplicate_2  & ((\regval2_DL[13]~_Duplicate_37 ))) # (\aluimm_DL~_Duplicate_2  & (\sxtimm_DL[13]~DUPLICATE_q ))

	.dataa(!\aluimm_DL~_Duplicate_2 ),
	.datab(gnd),
	.datac(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datad(!\regval2_DL[13]~_Duplicate_37 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~13 .extended_lut = "off";
defparam \aluin2_A[13]~13 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \aluin2_A[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( regval1_DL[13] & ( \aluin2_A[13]~13_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q  & ((!\alufunc_DL[3]~DUPLICATE_q ))) # (\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// \alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[13] & ( \aluin2_A[13]~13_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q ))) # (\alufunc_DL[0]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( regval1_DL[13] & ( !\aluin2_A[13]~13_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q ))) # 
// (\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[13] & ( !\aluin2_A[13]~13_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\Selector39~0_combout ),
	.datae(!regval1_DL[13]),
	.dataf(!\aluin2_A[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h000E0068006800C2;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N18
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector33~2_combout  & ( !\Selector33~3_combout  & ( (!\Selector43~0_combout ) # ((!\ShiftRight0~8_combout  & ((!\aluin2_A[4]~4_combout ))) # (\ShiftRight0~8_combout  & (!regval1_DL[31]))) ) ) ) # ( !\Selector33~2_combout  & ( 
// !\Selector33~3_combout  & ( (!\ShiftRight0~8_combout ) # ((!regval1_DL[31]) # (!\Selector43~0_combout )) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!regval1_DL[31]),
	.datac(!\aluin2_A[4]~4_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\Selector33~2_combout ),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'hFFEEFFE400000000;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N9
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (!\alufunc_DL[3]~DUPLICATE_q  & (\Selector44~0_combout  & \Add1~69_sumout ))

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector44~0_combout ),
	.datac(gnd),
	.datad(!\Add1~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h0022002200220022;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N12
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \Selector33~0_combout  & ( \Selector33~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector33~0_combout  & ( \Selector33~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( \Selector33~0_combout  & ( 
// !\Selector33~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector33~0_combout  & ( !\Selector33~1_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector33~4_combout ) # ((\Selector37~6_combout  & \Add2~69_sumout )))) ) ) )

	.dataa(!\Selector33~4_combout ),
	.datab(!\Selector37~6_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\Add2~69_sumout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Selector33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'h0A0B0F0F0F0F0F0F;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N8
dffeas \aluout_AL[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector33~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[13] .is_wysiwyg = "true";
defparam \aluout_AL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \wregval_ML~125 (
// Equation(s):
// \wregval_ML~125_combout  = ( aluout_AL[13] & ( (!\always13~0_combout  & (((pcplus_AL[13]) # (\selaluout_AL~DUPLICATE_q )) # (\selmemout_AL~q ))) ) ) # ( !aluout_AL[13] & ( (!\selaluout_AL~DUPLICATE_q  & (!\always13~0_combout  & ((pcplus_AL[13]) # 
// (\selmemout_AL~q )))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\always13~0_combout ),
	.datad(!pcplus_AL[13]),
	.datae(gnd),
	.dataf(!aluout_AL[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~125 .extended_lut = "off";
defparam \wregval_ML~125 .lut_mask = 64'h40C040C070F070F0;
defparam \wregval_ML~125 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[13]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N40
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[13]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001FFFFFFFFE8600000000000000000";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \comb~28 (
// Equation(s):
// \comb~28_combout  = ( dmem_rtl_0_bypass[55] & ( \dmem~8_combout  ) ) # ( dmem_rtl_0_bypass[55] & ( !\dmem~8_combout  & ( (!dmem_rtl_0_bypass[56]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout 
// ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\dmem~8_combout  & ( (dmem_rtl_0_bypass[56] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dmem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~28 .extended_lut = "off";
defparam \comb~28 .lut_mask = 64'h010DF1FD0000FFFF;
defparam \comb~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \HexOut[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[13]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \comb~29 (
// Equation(s):
// \comb~29_combout  = (tlim[13] & (!\Equal3~0_combout  & \wregval_ML~1_combout ))

	.dataa(!tlim[13]),
	.datab(gnd),
	.datac(!\Equal3~0_combout ),
	.datad(!\wregval_ML~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~29 .extended_lut = "off";
defparam \comb~29 .lut_mask = 64'h0050005000500050;
defparam \comb~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \comb~30 (
// Equation(s):
// \comb~30_combout  = ( \comb~29_combout  & ( \Equal2~6_combout  ) ) # ( !\comb~29_combout  & ( \Equal2~6_combout  & ( (\Equal2~7_combout  & ((!aluout_AL[8] & (HexOut[13])) # (aluout_AL[8] & ((tcnt[13]))))) ) ) )

	.dataa(!HexOut[13]),
	.datab(!tcnt[13]),
	.datac(!\Equal2~7_combout ),
	.datad(!aluout_AL[8]),
	.datae(!\comb~29_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~30 .extended_lut = "off";
defparam \comb~30 .lut_mask = 64'h000000000503FFFF;
defparam \comb~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \wregval_ML~126 (
// Equation(s):
// \wregval_ML~126_combout  = ( \WideNor0~combout  & ( (\wregval_ML~125_combout  & ((!\wregval_ML~2_combout ) # (\comb~30_combout ))) ) ) # ( !\WideNor0~combout  & ( (\wregval_ML~125_combout  & ((!\wregval_ML~2_combout ) # (\comb~28_combout ))) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\wregval_ML~125_combout ),
	.datac(!\comb~28_combout ),
	.datad(!\comb~30_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~126 .extended_lut = "off";
defparam \wregval_ML~126 .lut_mask = 64'h2323232322332233;
defparam \wregval_ML~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N37
dffeas \wregval_ML[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[13] .is_wysiwyg = "true";
defparam \wregval_ML[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \regs~48 (
// Equation(s):
// \regs~48_combout  = ( \regs_rtl_0|auto_generated|ram_block1a12  & ( ((regs_rtl_0_bypass[34] & !\regs~4_combout )) # (regs_rtl_0_bypass[33]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( (regs_rtl_0_bypass[33] & ((!regs_rtl_0_bypass[34]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[33]),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[34]),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~48 .extended_lut = "off";
defparam \regs~48 .lut_mask = 64'h505550555F555F55;
defparam \regs~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \regval1_DL[12]_NEW391 (
// Equation(s):
// \regval1_DL[12]_OTERM392  = ( \regs~48_combout  & ( \regval2_DL~0_combout  & ( (!\regval1_DL[12]_NEW391_RTM0393~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regs~48_combout  & ( \regval2_DL~0_combout  & ( (regval1_DL[12] & (\always3~2_combout  & 
// (!\regval1_DL[12]_NEW391_RTM0393~combout  & !\isnop_D~0_combout ))) ) ) ) # ( \regs~48_combout  & ( !\regval2_DL~0_combout  & ( (regval1_DL[12] & (\always3~2_combout  & (!\regval1_DL[12]_NEW391_RTM0393~combout  & !\isnop_D~0_combout ))) ) ) ) # ( 
// !\regs~48_combout  & ( !\regval2_DL~0_combout  & ( (regval1_DL[12] & (\always3~2_combout  & (!\regval1_DL[12]_NEW391_RTM0393~combout  & !\isnop_D~0_combout ))) ) ) )

	.dataa(!regval1_DL[12]),
	.datab(!\always3~2_combout ),
	.datac(!\regval1_DL[12]_NEW391_RTM0393~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regs~48_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[12]_OTERM392 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[12]_NEW391 .extended_lut = "off";
defparam \regval1_DL[12]_NEW391 .lut_mask = 64'h100010001000F000;
defparam \regval1_DL[12]_NEW391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N32
dffeas \regval1_DL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[12]_OTERM392 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[12] .is_wysiwyg = "true";
defparam \regval1_DL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \pcgood_B[12]~22 (
// Equation(s):
// \pcgood_B[12]~22_combout  = ( \Add4~101_sumout  & ( (pcpred_DL[12]) # (\isjump_DL~q ) ) ) # ( !\Add4~101_sumout  & ( (!\isjump_DL~q  & pcpred_DL[12]) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(!pcpred_DL[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~22 .extended_lut = "off";
defparam \pcgood_B[12]~22 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \pcgood_B[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \pcgood_B[12]~33 (
// Equation(s):
// \pcgood_B[12]~33_combout  = ( \Selector46~23_combout  & ( (!\isbranch_DL~q  & (\pcgood_B[12]~22_combout )) # (\isbranch_DL~q  & ((\Add3~101_sumout ))) ) ) # ( !\Selector46~23_combout  & ( (!\Selector46~25_combout  & (((\pcgood_B[12]~22_combout )))) # 
// (\Selector46~25_combout  & ((!\isbranch_DL~q  & (\pcgood_B[12]~22_combout )) # (\isbranch_DL~q  & ((\Add3~101_sumout ))))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[12]~22_combout ),
	.datad(!\Add3~101_sumout ),
	.datae(gnd),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~33 .extended_lut = "off";
defparam \pcgood_B[12]~33 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[12]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \pcgood_B[12]~33_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~15_combout ) ) ) ) # ( !\pcgood_B[12]~33_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] 
// & \PC~15_combout ) ) ) ) # ( \pcgood_B[12]~33_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~15_combout ))) ) ) ) # ( !\pcgood_B[12]~33_combout  & ( !\Equal1~34_combout  & ( 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\PC~15_combout  & \isnop_DL~q )) ) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\PC~15_combout ),
	.datac(gnd),
	.datad(!\isnop_DL~q ),
	.datae(!\pcgood_B[12]~33_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0011551111111111;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N37
dffeas \PC[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N32
dffeas \pcpred_FL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[12] .is_wysiwyg = "true";
defparam \pcpred_FL[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N9
cyclonev_lcell_comb \pcpred_DL~11 (
// Equation(s):
// \pcpred_DL~11_combout  = ( \always3~2_combout  & ( pcpred_DL[12] ) ) # ( !\always3~2_combout  & ( pcpred_FL[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[12]),
	.datad(!pcpred_FL[12]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~11 .extended_lut = "off";
defparam \pcpred_DL~11 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \pcpred_DL~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N44
dffeas \pcpred_DL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[12] .is_wysiwyg = "true";
defparam \pcpred_DL[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \pcplus_AL[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[12] .is_wysiwyg = "true";
defparam \pcplus_AL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \wregval_ML~128 (
// Equation(s):
// \wregval_ML~128_combout  = ( aluout_AL[12] & ( (!\always13~0_combout  & (((pcplus_AL[12]) # (\selaluout_AL~DUPLICATE_q )) # (\selmemout_AL~q ))) ) ) # ( !aluout_AL[12] & ( (!\always13~0_combout  & (!\selaluout_AL~DUPLICATE_q  & ((pcplus_AL[12]) # 
// (\selmemout_AL~q )))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\always13~0_combout ),
	.datac(!\selaluout_AL~DUPLICATE_q ),
	.datad(!pcplus_AL[12]),
	.datae(gnd),
	.dataf(!aluout_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~128 .extended_lut = "off";
defparam \wregval_ML~128 .lut_mask = 64'h40C040C04CCC4CCC;
defparam \wregval_ML~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \HexOut[12]~8 (
// Equation(s):
// \HexOut[12]~8_combout  = ( !regval2_AL[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[12]~8 .extended_lut = "off";
defparam \HexOut[12]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \HexOut[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[12]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \comb~31 (
// Equation(s):
// \comb~31_combout  = ( \comb~16_combout  & ( (!\Equal14~0_combout  & ((!\wregval_ML~1_combout ) # (!tlim[12]))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!\Equal14~0_combout ),
	.datac(!tlim[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~31 .extended_lut = "off";
defparam \comb~31 .lut_mask = 64'h00000000C8C8C8C8;
defparam \comb~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \comb~32 (
// Equation(s):
// \comb~32_combout  = ( tcnt[12] & ( \comb~31_combout  & ( (\Equal2~8_combout  & (!HexOut[12] & !aluout_AL[8])) ) ) ) # ( !tcnt[12] & ( \comb~31_combout  & ( (\Equal2~8_combout  & (!HexOut[12] & !aluout_AL[8])) ) ) ) # ( tcnt[12] & ( !\comb~31_combout  & ( 
// (!\Equal2~8_combout ) # ((!HexOut[12]) # (aluout_AL[8])) ) ) ) # ( !tcnt[12] & ( !\comb~31_combout  & ( (!\Equal2~8_combout ) # ((!HexOut[12] & !aluout_AL[8])) ) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!HexOut[12]),
	.datac(!aluout_AL[8]),
	.datad(gnd),
	.datae(!tcnt[12]),
	.dataf(!\comb~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~32 .extended_lut = "off";
defparam \comb~32 .lut_mask = 64'hEAEAEFEF40404040;
defparam \comb~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[12]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N28
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[12]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010035555555550600000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \wregval_ML~127 (
// Equation(s):
// \wregval_ML~127_combout  = ( dmem_rtl_0_bypass[53] & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( ((!dmem_rtl_0_bypass[54]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[53] & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (dmem_rtl_0_bypass[54] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[53] & ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!dmem_rtl_0_bypass[54]) # (((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[53] & ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & (dmem_rtl_0_bypass[54] & 
// (!\dmem~8_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(!dmem_rtl_0_bypass[54]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[53]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~127 .extended_lut = "off";
defparam \wregval_ML~127 .lut_mask = 64'h0010CFDF3010FFDF;
defparam \wregval_ML~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \wregval_ML~129 (
// Equation(s):
// \wregval_ML~129_combout  = ( \comb~32_combout  & ( \wregval_ML~127_combout  & ( (\wregval_ML~128_combout  & (((!\wregval_ML~2_combout ) # (!\WideNor0~combout )) # (\wregval_ML~13_combout ))) ) ) ) # ( !\comb~32_combout  & ( \wregval_ML~127_combout  & ( 
// (\wregval_ML~128_combout  & ((!\wregval_ML~2_combout ) # (!\WideNor0~combout ))) ) ) ) # ( \comb~32_combout  & ( !\wregval_ML~127_combout  & ( (\wregval_ML~128_combout  & ((!\wregval_ML~2_combout ) # (\wregval_ML~13_combout ))) ) ) ) # ( !\comb~32_combout 
//  & ( !\wregval_ML~127_combout  & ( (\wregval_ML~128_combout  & !\wregval_ML~2_combout ) ) ) )

	.dataa(!\wregval_ML~13_combout ),
	.datab(!\wregval_ML~128_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\comb~32_combout ),
	.dataf(!\wregval_ML~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~129 .extended_lut = "off";
defparam \wregval_ML~129 .lut_mask = 64'h3030313133303331;
defparam \wregval_ML~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \wregval_ML[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[12] .is_wysiwyg = "true";
defparam \wregval_ML[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \regs~46 (
// Equation(s):
// \regs~46_combout  = ( \regs_rtl_0|auto_generated|ram_block1a10  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[30])) # (regs_rtl_0_bypass[29]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a10  & ( (regs_rtl_0_bypass[29] & ((!regs_rtl_0_bypass[30]) # 
// (\regs~4_combout ))) ) )

	.dataa(!\regs~4_combout ),
	.datab(!regs_rtl_0_bypass[29]),
	.datac(!regs_rtl_0_bypass[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~46 .extended_lut = "off";
defparam \regs~46 .lut_mask = 64'h313131313B3B3B3B;
defparam \regs~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \regval1_DL[10]_NEW397_RTM0399 (
// Equation(s):
// \regval1_DL[10]_NEW397_RTM0399~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[10]_NEW397_RTM0399~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[10]_NEW397_RTM0399 .extended_lut = "off";
defparam \regval1_DL[10]_NEW397_RTM0399 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval1_DL[10]_NEW397_RTM0399 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \regval1_DL[10]_NEW397 (
// Equation(s):
// \regval1_DL[10]_OTERM398  = ( \always3~2_combout  & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[10]_NEW397_RTM0399~combout  & ((\regs~46_combout ) # (\regval1_DL[10]~DUPLICATE_q )))) ) ) ) # ( !\always3~2_combout  & ( 
// \regval2_DL~0_combout  & ( (\regs~46_combout  & (!\isnop_D~0_combout  & !\regval1_DL[10]_NEW397_RTM0399~combout )) ) ) ) # ( \always3~2_combout  & ( !\regval2_DL~0_combout  & ( (\regval1_DL[10]~DUPLICATE_q  & (!\isnop_D~0_combout  & 
// !\regval1_DL[10]_NEW397_RTM0399~combout )) ) ) )

	.dataa(!\regval1_DL[10]~DUPLICATE_q ),
	.datab(!\regs~46_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval1_DL[10]_NEW397_RTM0399~combout ),
	.datae(!\always3~2_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[10]_OTERM398 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[10]_NEW397 .extended_lut = "off";
defparam \regval1_DL[10]_NEW397 .lut_mask = 64'h0000500030007000;
defparam \regval1_DL[10]_NEW397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N44
dffeas \regval1_DL[10]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[10]_OTERM398 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \sxtimm_DL[8]~DUPLICATE_q  ) + ( pcpred_DL[10] ) + ( \Add3~90  ))
// \Add3~94  = CARRY(( \sxtimm_DL[8]~DUPLICATE_q  ) + ( pcpred_DL[10] ) + ( \Add3~90  ))

	.dataa(gnd),
	.datab(!pcpred_DL[10]),
	.datac(gnd),
	.datad(!\sxtimm_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \pcgood_B[10]~52 (
// Equation(s):
// \pcgood_B[10]~52_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[10])))) # (\isbranch_DL~q  & ((!\Selector46~23_combout  & ((!\Selector46~25_combout  & (pcpred_DL[10])) # (\Selector46~25_combout  & ((\Add3~93_sumout ))))) # 
// (\Selector46~23_combout  & (((\Add3~93_sumout )))))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~93_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~23_combout  & ((!\Selector46~25_combout  & (\Add4~93_sumout )) # (\Selector46~25_combout  & 
// ((\Add3~93_sumout ))))) # (\Selector46~23_combout  & (((\Add3~93_sumout )))))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~93_sumout ),
	.datad(!\Add3~93_sumout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~25_combout ),
	.datag(!pcpred_DL[10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[10]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[10]~52 .extended_lut = "on";
defparam \pcgood_B[10]~52 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[10]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N51
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~11_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[10]~52_combout ))) # 
// (\isnop_DL~q  & (\PC~11_combout )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~11_combout ),
	.datad(!\pcgood_B[10]~52_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0145014505050505;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N53
dffeas \PC[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \pcpred_FL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[10] .is_wysiwyg = "true";
defparam \pcpred_FL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \pcpred_DL~9 (
// Equation(s):
// \pcpred_DL~9_combout  = ( \always3~2_combout  & ( pcpred_DL[10] ) ) # ( !\always3~2_combout  & ( pcpred_FL[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[10]),
	.datad(!pcpred_DL[10]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~9 .extended_lut = "off";
defparam \pcpred_DL~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \pcpred_DL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[10] .is_wysiwyg = "true";
defparam \pcpred_DL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \pcgood_B[11]~32 (
// Equation(s):
// \pcgood_B[11]~32_combout  = ( \Selector46~23_combout  & ( \pcgood_B[11]~21_combout  & ( (!\isbranch_DL~q ) # (\Add3~97_sumout ) ) ) ) # ( !\Selector46~23_combout  & ( \pcgood_B[11]~21_combout  & ( ((!\Selector46~25_combout ) # (!\isbranch_DL~q )) # 
// (\Add3~97_sumout ) ) ) ) # ( \Selector46~23_combout  & ( !\pcgood_B[11]~21_combout  & ( (\Add3~97_sumout  & \isbranch_DL~q ) ) ) ) # ( !\Selector46~23_combout  & ( !\pcgood_B[11]~21_combout  & ( (\Add3~97_sumout  & (\Selector46~25_combout  & 
// \isbranch_DL~q )) ) ) )

	.dataa(!\Add3~97_sumout ),
	.datab(!\Selector46~25_combout ),
	.datac(gnd),
	.datad(!\isbranch_DL~q ),
	.datae(!\Selector46~23_combout ),
	.dataf(!\pcgood_B[11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~32 .extended_lut = "off";
defparam \pcgood_B[11]~32 .lut_mask = 64'h00110055FFDDFF55;
defparam \pcgood_B[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( PC[11] & ( \Add0~29_sumout  ) ) # ( !PC[11] & ( \Add0~29_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[11] & ( !\Add0~29_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\always3~3_combout ),
	.datae(!PC[11]),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~13_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[11]~32_combout )) # 
// (\isnop_DL~q  & ((\PC~13_combout ))))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[11]~32_combout ),
	.datad(!\PC~13_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h0213021300330033;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N59
dffeas \PC[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N28
dffeas \pcpred_FL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[11] .is_wysiwyg = "true";
defparam \pcpred_FL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \pcpred_DL~10 (
// Equation(s):
// \pcpred_DL~10_combout  = ( \always3~2_combout  & ( pcpred_DL[11] ) ) # ( !\always3~2_combout  & ( pcpred_DL[11] & ( pcpred_FL[11] ) ) ) # ( !\always3~2_combout  & ( !pcpred_DL[11] & ( pcpred_FL[11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[11]),
	.datad(gnd),
	.datae(!\always3~2_combout ),
	.dataf(!pcpred_DL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~10 .extended_lut = "off";
defparam \pcpred_DL~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \pcpred_DL~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N41
dffeas \pcpred_DL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcpred_DL~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[11] .is_wysiwyg = "true";
defparam \pcpred_DL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N53
dffeas \pcplus_AL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[11] .is_wysiwyg = "true";
defparam \pcplus_AL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \wregval_ML~117 (
// Equation(s):
// \wregval_ML~117_combout  = ( pcplus_AL[11] & ( aluout_AL[11] & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[11] & ( aluout_AL[11] & ( (!\always13~0_combout  & ((\selmemout_AL~q ) # (\selaluout_AL~DUPLICATE_q ))) ) ) ) # ( pcplus_AL[11] & ( !aluout_AL[11] 
// & ( (!\always13~0_combout  & !\selaluout_AL~DUPLICATE_q ) ) ) ) # ( !pcplus_AL[11] & ( !aluout_AL[11] & ( (!\always13~0_combout  & (!\selaluout_AL~DUPLICATE_q  & \selmemout_AL~q )) ) ) )

	.dataa(!\always13~0_combout ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\selmemout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[11]),
	.dataf(!aluout_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~117 .extended_lut = "off";
defparam \wregval_ML~117 .lut_mask = 64'h080888882A2AAAAA;
defparam \wregval_ML~117 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[11]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N19
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[11]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001413920000000010640000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \wregval_ML~114 (
// Equation(s):
// \wregval_ML~114_combout  = ( dmem_rtl_0_bypass[51] & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (((!dmem_rtl_0_bypass[52]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[51] & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~8_combout  & (dmem_rtl_0_bypass[52] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[51] & ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( ((!dmem_rtl_0_bypass[52]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\dmem~8_combout ) ) ) ) # ( !dmem_rtl_0_bypass[51] & ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~8_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & dmem_rtl_0_bypass[52]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~8_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(!dmem_rtl_0_bypass[52]),
	.datae(!dmem_rtl_0_bypass[51]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~114 .extended_lut = "off";
defparam \wregval_ML~114 .lut_mask = 64'h0004FF37008CFFBF;
defparam \wregval_ML~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N33
cyclonev_lcell_comb \HexOut[11]~7 (
// Equation(s):
// \HexOut[11]~7_combout  = ( !regval2_AL[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[11]~7 .extended_lut = "off";
defparam \HexOut[11]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N35
dffeas \HexOut[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[11]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \wregval_ML~115 (
// Equation(s):
// \wregval_ML~115_combout  = ( \Equal2~8_combout  & ( (!aluout_AL[8] & (HexOut[11])) # (aluout_AL[8] & ((!tcnt[11]))) ) )

	.dataa(!HexOut[11]),
	.datab(!tcnt[11]),
	.datac(!aluout_AL[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~115 .extended_lut = "off";
defparam \wregval_ML~115 .lut_mask = 64'h000000005C5C5C5C;
defparam \wregval_ML~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \wregval_ML~116 (
// Equation(s):
// \wregval_ML~116_combout  = ( !\wregval_ML~115_combout  & ( (!\wregval_M[24]~11_combout ) # ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((\tlim[11]~DUPLICATE_q )))) ) )

	.dataa(!\comb~1_combout ),
	.datab(!\tlim[11]~DUPLICATE_q ),
	.datac(!\wregval_ML~1_combout ),
	.datad(!\wregval_M[24]~11_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~116 .extended_lut = "off";
defparam \wregval_ML~116 .lut_mask = 64'hFFA3FFA300000000;
defparam \wregval_ML~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \wregval_ML~118 (
// Equation(s):
// \wregval_ML~118_combout  = ( \wregval_ML~116_combout  & ( \wregval_ML~13_combout  & ( \wregval_ML~117_combout  ) ) ) # ( !\wregval_ML~116_combout  & ( \wregval_ML~13_combout  & ( (\wregval_ML~117_combout  & ((!\wregval_ML~2_combout ) # 
// ((!\WideNor0~combout  & \wregval_ML~114_combout )))) ) ) ) # ( \wregval_ML~116_combout  & ( !\wregval_ML~13_combout  & ( (\wregval_ML~117_combout  & ((!\wregval_ML~2_combout ) # ((!\WideNor0~combout  & \wregval_ML~114_combout )))) ) ) ) # ( 
// !\wregval_ML~116_combout  & ( !\wregval_ML~13_combout  & ( (\wregval_ML~117_combout  & ((!\wregval_ML~2_combout ) # ((!\WideNor0~combout  & \wregval_ML~114_combout )))) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\wregval_ML~117_combout ),
	.datad(!\wregval_ML~114_combout ),
	.datae(!\wregval_ML~116_combout ),
	.dataf(!\wregval_ML~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~118 .extended_lut = "off";
defparam \wregval_ML~118 .lut_mask = 64'h0A0E0A0E0A0E0F0F;
defparam \wregval_ML~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N1
dffeas \wregval_ML[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[11] .is_wysiwyg = "true";
defparam \wregval_ML[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N33
cyclonev_lcell_comb \regs~30 (
// Equation(s):
// \regs~30_combout  = ( \regs_rtl_1|auto_generated|ram_block1a10  & ( ((regs_rtl_1_bypass[30] & !\regs~1_combout )) # (regs_rtl_1_bypass[29]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a10  & ( (regs_rtl_1_bypass[29] & ((!regs_rtl_1_bypass[30]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[30]),
	.datac(!regs_rtl_1_bypass[29]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30 .extended_lut = "off";
defparam \regs~30 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \regs~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \regval2_DL[10]_NEW445 (
// Equation(s):
// \regval2_DL[10]_OTERM446  = ( \regval2_DL~0_combout  & ( \regs~30_combout  & ( (!\regval2_DL[10]_NEW445_RTM0447~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~30_combout  & ( (!\regval2_DL[10]_NEW445_RTM0447~combout  & 
// (regval2_DL[10] & (\always3~2_combout  & !\isnop_D~0_combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~30_combout  & ( (!\regval2_DL[10]_NEW445_RTM0447~combout  & (regval2_DL[10] & (\always3~2_combout  & !\isnop_D~0_combout ))) ) ) ) # ( 
// !\regval2_DL~0_combout  & ( !\regs~30_combout  & ( (!\regval2_DL[10]_NEW445_RTM0447~combout  & (regval2_DL[10] & (\always3~2_combout  & !\isnop_D~0_combout ))) ) ) )

	.dataa(!\regval2_DL[10]_NEW445_RTM0447~combout ),
	.datab(!regval2_DL[10]),
	.datac(!\always3~2_combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[10]_OTERM446 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[10]_NEW445 .extended_lut = "off";
defparam \regval2_DL[10]_NEW445 .lut_mask = 64'h020002000200AA00;
defparam \regval2_DL[10]_NEW445 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N58
dffeas \regval2_DL[10]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[10]_OTERM446 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N26
dffeas \regval2_AL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[10] .is_wysiwyg = "true";
defparam \regval2_AL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \tlim~22 (
// Equation(s):
// \tlim~22_combout  = ( regval2_AL[10] & ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tlim~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tlim~22 .extended_lut = "off";
defparam \tlim~22 .lut_mask = 64'h0000000033333333;
defparam \tlim~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N34
dffeas \tlim[10]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tlim~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlim~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlim[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlim[10]~DUPLICATE .is_wysiwyg = "true";
defparam \tlim[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \HexOut[10]~6 (
// Equation(s):
// \HexOut[10]~6_combout  = !regval2_AL[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_AL[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~6 .extended_lut = "off";
defparam \HexOut[10]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \HexOut[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \tcnt[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tcnt~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\tcnt~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tcnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \tcnt[10] .is_wysiwyg = "true";
defparam \tcnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \wregval_ML~108 (
// Equation(s):
// \wregval_ML~108_combout  = ( \Equal2~8_combout  & ( (!aluout_AL[8] & (HexOut[10])) # (aluout_AL[8] & ((!tcnt[10]))) ) )

	.dataa(!HexOut[10]),
	.datab(gnd),
	.datac(!aluout_AL[8]),
	.datad(!tcnt[10]),
	.datae(gnd),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~108 .extended_lut = "off";
defparam \wregval_ML~108 .lut_mask = 64'h000000005F505F50;
defparam \wregval_ML~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \wregval_ML~109 (
// Equation(s):
// \wregval_ML~109_combout  = ( \wregval_M[24]~11_combout  & ( !\wregval_ML~108_combout  & ( (!\wregval_ML~1_combout  & ((!\comb~1_combout ))) # (\wregval_ML~1_combout  & (\tlim[10]~DUPLICATE_q )) ) ) ) # ( !\wregval_M[24]~11_combout  & ( 
// !\wregval_ML~108_combout  ) )

	.dataa(!\tlim[10]~DUPLICATE_q ),
	.datab(!\comb~1_combout ),
	.datac(!\wregval_ML~1_combout ),
	.datad(gnd),
	.datae(!\wregval_M[24]~11_combout ),
	.dataf(!\wregval_ML~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~109 .extended_lut = "off";
defparam \wregval_ML~109 .lut_mask = 64'hFFFFC5C500000000;
defparam \wregval_ML~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N50
dffeas \pcplus_AL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[10] .is_wysiwyg = "true";
defparam \pcplus_AL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \wregval_ML~110 (
// Equation(s):
// \wregval_ML~110_combout  = ( pcplus_AL[10] & ( aluout_AL[10] & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[10] & ( aluout_AL[10] & ( (!\always13~0_combout  & ((\selmemout_AL~q ) # (\selaluout_AL~DUPLICATE_q ))) ) ) ) # ( pcplus_AL[10] & ( !aluout_AL[10] 
// & ( (!\selaluout_AL~DUPLICATE_q  & !\always13~0_combout ) ) ) ) # ( !pcplus_AL[10] & ( !aluout_AL[10] & ( (!\selaluout_AL~DUPLICATE_q  & (\selmemout_AL~q  & !\always13~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\selmemout_AL~q ),
	.datad(!\always13~0_combout ),
	.datae(!pcplus_AL[10]),
	.dataf(!aluout_AL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~110 .extended_lut = "off";
defparam \wregval_ML~110 .lut_mask = 64'h0C00CC003F00FF00;
defparam \wregval_ML~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N35
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[10]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001220500000000010020000000000000000";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[10]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \wregval_ML~107 (
// Equation(s):
// \wregval_ML~107_combout  = ( dmem_rtl_0_bypass[49] & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!dmem_rtl_0_bypass[50]) # (((\dmem~8_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[49] & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (dmem_rtl_0_bypass[50] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[49] & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!dmem_rtl_0_bypass[50]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[49] & ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (dmem_rtl_0_bypass[50] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & !\dmem~8_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[50]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[49]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~107 .extended_lut = "off";
defparam \wregval_ML~107 .lut_mask = 64'h0400AEFF1500BFFF;
defparam \wregval_ML~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \wregval_ML~111 (
// Equation(s):
// \wregval_ML~111_combout  = ( \WideNor0~combout  & ( \wregval_ML~107_combout  & ( (\wregval_ML~110_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~109_combout  & \wregval_ML~13_combout )))) ) ) ) # ( !\WideNor0~combout  & ( \wregval_ML~107_combout  & 
// ( \wregval_ML~110_combout  ) ) ) # ( \WideNor0~combout  & ( !\wregval_ML~107_combout  & ( (\wregval_ML~110_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~109_combout  & \wregval_ML~13_combout )))) ) ) ) # ( !\WideNor0~combout  & ( 
// !\wregval_ML~107_combout  & ( (\wregval_ML~110_combout  & ((!\wregval_ML~2_combout ) # ((\wregval_ML~109_combout  & \wregval_ML~13_combout )))) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\wregval_ML~109_combout ),
	.datac(!\wregval_ML~110_combout ),
	.datad(!\wregval_ML~13_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!\wregval_ML~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~111 .extended_lut = "off";
defparam \wregval_ML~111 .lut_mask = 64'h0A0B0A0B0F0F0A0B;
defparam \wregval_ML~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N37
dffeas \wregval_ML[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[10] .is_wysiwyg = "true";
defparam \wregval_ML[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N2
dffeas \regs_rtl_0_bypass[55] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[56]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N26
dffeas \regs_rtl_0_bypass[56] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \regs~59 (
// Equation(s):
// \regs~59_combout  = ( regs_rtl_0_bypass[56] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a23 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[55]))) ) ) # ( !regs_rtl_0_bypass[56] & ( regs_rtl_0_bypass[55] ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~59 .extended_lut = "off";
defparam \regs~59 .lut_mask = 64'h00FF00FF303F303F;
defparam \regs~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \regval1_DL[23]_NEW358 (
// Equation(s):
// \regval1_DL[23]_OTERM359  = ( regval1_DL[23] & ( \regs~59_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[23]_NEW358_RTM0360~combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[23] & ( \regs~59_combout  & ( 
// (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & !\regval1_DL[23]_NEW358_RTM0360~combout )) ) ) ) # ( regval1_DL[23] & ( !\regs~59_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[23]_NEW358_RTM0360~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval1_DL[23]_NEW358_RTM0360~combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval1_DL[23]),
	.dataf(!\regs~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[23]_OTERM359 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[23]_NEW358 .extended_lut = "off";
defparam \regval1_DL[23]_NEW358 .lut_mask = 64'h000000A0202020A0;
defparam \regval1_DL[23]_NEW358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N37
dffeas \regval1_DL[23]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[23]_OTERM359 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \pcgood_B[23]~8 (
// Equation(s):
// \pcgood_B[23]~8_combout  = ( pcpred_DL[23] & ( (!\isjump_DL~q ) # (\Add4~41_sumout ) ) ) # ( !pcpred_DL[23] & ( (\isjump_DL~q  & \Add4~41_sumout ) ) )

	.dataa(!\isjump_DL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~41_sumout ),
	.datae(gnd),
	.dataf(!pcpred_DL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~8 .extended_lut = "off";
defparam \pcgood_B[23]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pcgood_B[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \pcgood_B[23]~45 (
// Equation(s):
// \pcgood_B[23]~45_combout  = ( \Add3~41_sumout  & ( ((\isbranch_DL~q  & ((\Selector46~23_combout ) # (\Selector46~25_combout )))) # (\pcgood_B[23]~8_combout ) ) ) # ( !\Add3~41_sumout  & ( (\pcgood_B[23]~8_combout  & ((!\isbranch_DL~q ) # 
// ((!\Selector46~25_combout  & !\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[23]~8_combout ),
	.datad(!\Selector46~23_combout ),
	.datae(gnd),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~45 .extended_lut = "off";
defparam \pcgood_B[23]~45 .lut_mask = 64'h0E0C0E0C1F3F1F3F;
defparam \pcgood_B[23]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( PC[23] & ( \Add0~93_sumout  ) ) # ( !PC[23] & ( \Add0~93_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[23] & ( !\Add0~93_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\WideOr15~0_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\always3~3_combout ),
	.datae(!PC[23]),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h0000FFF1000EFFFF;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N45
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~48_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[23]~45_combout )) # 
// (\isnop_DL~q  & ((\PC~48_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[23]~45_combout ),
	.datad(!\PC~48_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h0415041500550055;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N47
dffeas \PC[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N4
dffeas \pcpred_FL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[23] .is_wysiwyg = "true";
defparam \pcpred_FL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \pcpred_DL~3 (
// Equation(s):
// \pcpred_DL~3_combout  = ( \always3~2_combout  & ( pcpred_DL[23] ) ) # ( !\always3~2_combout  & ( pcpred_FL[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_FL[23]),
	.datad(!pcpred_DL[23]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~3 .extended_lut = "off";
defparam \pcpred_DL~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \pcpred_DL~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \pcpred_DL[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[23] .is_wysiwyg = "true";
defparam \pcpred_DL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( sxtimm_DL[15] ) + ( pcpred_DL[24] ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( sxtimm_DL[15] ) + ( pcpred_DL[24] ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_DL[24]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \pcgood_B[24]~46 (
// Equation(s):
// \pcgood_B[24]~46_combout  = ( \Selector46~25_combout  & ( \pcgood_B[24]~9_combout  & ( (!\isbranch_DL~q ) # (\Add3~45_sumout ) ) ) ) # ( !\Selector46~25_combout  & ( \pcgood_B[24]~9_combout  & ( (!\isbranch_DL~q ) # ((!\Selector46~23_combout ) # 
// (\Add3~45_sumout )) ) ) ) # ( \Selector46~25_combout  & ( !\pcgood_B[24]~9_combout  & ( (\isbranch_DL~q  & \Add3~45_sumout ) ) ) ) # ( !\Selector46~25_combout  & ( !\pcgood_B[24]~9_combout  & ( (\isbranch_DL~q  & (\Add3~45_sumout  & \Selector46~23_combout 
// )) ) ) )

	.dataa(!\isbranch_DL~q ),
	.datab(!\Add3~45_sumout ),
	.datac(!\Selector46~23_combout ),
	.datad(gnd),
	.datae(!\Selector46~25_combout ),
	.dataf(!\pcgood_B[24]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~46 .extended_lut = "off";
defparam \pcgood_B[24]~46 .lut_mask = 64'h01011111FBFBBBBB;
defparam \pcgood_B[24]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( PC[24] & ( \Add0~97_sumout  ) ) # ( !PC[24] & ( \Add0~97_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[24] & ( !\Add0~97_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[24]),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~50_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[24]~46_combout )) # 
// (\isnop_DL~q  & ((\PC~50_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\pcgood_B[24]~46_combout ),
	.datac(!\isnop_DL~q ),
	.datad(!\PC~50_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h1015101500550055;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \PC[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N8
dffeas \pcpred_FL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[24] .is_wysiwyg = "true";
defparam \pcpred_FL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \pcpred_DL~4 (
// Equation(s):
// \pcpred_DL~4_combout  = ( pcpred_FL[24] & ( (!\always3~2_combout ) # (pcpred_DL[24]) ) ) # ( !pcpred_FL[24] & ( (\always3~2_combout  & pcpred_DL[24]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[24]),
	.datae(gnd),
	.dataf(!pcpred_FL[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_DL~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_DL~4 .extended_lut = "off";
defparam \pcpred_DL~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcpred_DL~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N20
dffeas \pcpred_DL[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_DL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[24] .is_wysiwyg = "true";
defparam \pcpred_DL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( pcpred_DL[25] ) + ( sxtimm_DL[15] ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( pcpred_DL[25] ) + ( sxtimm_DL[15] ) + ( \Add3~46  ))

	.dataa(!sxtimm_DL[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcpred_DL[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \pcgood_B[25]~47 (
// Equation(s):
// \pcgood_B[25]~47_combout  = ( \pcgood_B[25]~10_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~25_combout  & !\Selector46~23_combout )) # (\Add3~49_sumout )) ) ) # ( !\pcgood_B[25]~10_combout  & ( (\isbranch_DL~q  & (\Add3~49_sumout  & 
// ((\Selector46~23_combout ) # (\Selector46~25_combout )))) ) )

	.dataa(!\Selector46~25_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~23_combout ),
	.datad(!\Add3~49_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[25]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~47 .extended_lut = "off";
defparam \pcgood_B[25]~47 .lut_mask = 64'h00130013ECFFECFF;
defparam \pcgood_B[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( PC[25] & ( \Add0~101_sumout  ) ) # ( !PC[25] & ( \Add0~101_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( PC[25] & ( !\Add0~101_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\Mux2~4_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(!PC[25]),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N9
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~52_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[25]~47_combout )) # 
// (\isnop_DL~q  & ((\PC~52_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[25]~47_combout ),
	.datad(!\PC~52_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "off";
defparam \PC~53 .lut_mask = 64'h0415041500550055;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N10
dffeas \PC[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \pcpred_FL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[25] .is_wysiwyg = "true";
defparam \pcpred_FL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \pcplus_DL~7 (
// Equation(s):
// \pcplus_DL~7_combout  = ( pcpred_FL[25] & ( (!\always3~2_combout ) # (pcpred_DL[25]) ) ) # ( !pcpred_FL[25] & ( (\always3~2_combout  & pcpred_DL[25]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[25]),
	.datae(gnd),
	.dataf(!pcpred_FL[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~7 .extended_lut = "off";
defparam \pcplus_DL~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcplus_DL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \pcpred_DL[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[25] .is_wysiwyg = "true";
defparam \pcpred_DL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( pcpred_DL[26] ) + ( sxtimm_DL[15] ) + ( \Add3~50  ))
// \Add3~30  = CARRY(( pcpred_DL[26] ) + ( sxtimm_DL[15] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[15]),
	.datad(!pcpred_DL[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \pcgood_B[26]~64 (
// Equation(s):
// \pcgood_B[26]~64_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[26])))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & ((pcpred_DL[26]))) # (\Selector46~23_combout  & (\Add3~29_sumout )))) # 
// (\Selector46~25_combout  & (\Add3~29_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~29_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & ((\Add4~29_sumout ))) # (\Selector46~23_combout  & 
// (\Add3~29_sumout )))) # (\Selector46~25_combout  & (\Add3~29_sumout )))) ) )

	.dataa(!\Add3~29_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~29_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~23_combout ),
	.datag(!pcpred_DL[26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[26]~64 .extended_lut = "on";
defparam \pcgood_B[26]~64 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[26]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N45
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( PC[26] & ( \Add0~81_sumout  ) ) # ( !PC[26] & ( \Add0~81_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[26] & ( !\Add0~81_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[26]),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~42_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[26]~64_combout )) # 
// (\isnop_DL~q  & ((\PC~42_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[26]~64_combout ),
	.datad(!\PC~42_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h0415041500550055;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \PC[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \pcpred_FL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[26] .is_wysiwyg = "true";
defparam \pcpred_FL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \pcplus_DL~5 (
// Equation(s):
// \pcplus_DL~5_combout  = ( pcpred_FL[26] & ( (!\always3~2_combout ) # (pcpred_DL[26]) ) ) # ( !pcpred_FL[26] & ( (\always3~2_combout  & pcpred_DL[26]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[26]),
	.datae(gnd),
	.dataf(!pcpred_FL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~5 .extended_lut = "off";
defparam \pcplus_DL~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcplus_DL~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \pcpred_DL[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[26] .is_wysiwyg = "true";
defparam \pcpred_DL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \pcgood_B[27]~60 (
// Equation(s):
// \pcgood_B[27]~60_combout  = ( !\isjump_DL~q  & ( (!\isbranch_DL~q  & (((pcpred_DL[27])))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & ((pcpred_DL[27]))) # (\Selector46~23_combout  & (\Add3~33_sumout )))) # 
// (\Selector46~25_combout  & (\Add3~33_sumout )))) ) ) # ( \isjump_DL~q  & ( (!\isbranch_DL~q  & (((\Add4~33_sumout )))) # (\isbranch_DL~q  & ((!\Selector46~25_combout  & ((!\Selector46~23_combout  & ((\Add4~33_sumout ))) # (\Selector46~23_combout  & 
// (\Add3~33_sumout )))) # (\Selector46~25_combout  & (\Add3~33_sumout )))) ) )

	.dataa(!\Add3~33_sumout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add4~33_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(!\isjump_DL~q ),
	.dataf(!\Selector46~23_combout ),
	.datag(!pcpred_DL[27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[27]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[27]~60 .extended_lut = "on";
defparam \pcgood_B[27]~60 .lut_mask = 64'h0F1D0F1D1D1D1D1D;
defparam \pcgood_B[27]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N3
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( \pcgood_B[27]~60_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~44_combout ) ) ) ) # ( !\pcgood_B[27]~60_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] 
// & \PC~44_combout ) ) ) ) # ( \pcgood_B[27]~60_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~44_combout ))) ) ) ) # ( !\pcgood_B[27]~60_combout  & ( !\Equal1~34_combout  & ( 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\isnop_DL~q  & \PC~44_combout )) ) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~44_combout ),
	.datad(gnd),
	.datae(!\pcgood_B[27]~60_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h0101454505050505;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N4
dffeas \PC[27]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N16
dffeas \pcpred_FL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(\pcpred_FL[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_FL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_FL[27] .is_wysiwyg = "true";
defparam \pcpred_FL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \pcplus_DL~6 (
// Equation(s):
// \pcplus_DL~6_combout  = ( pcpred_FL[27] & ( (!\always3~2_combout ) # (pcpred_DL[27]) ) ) # ( !pcpred_FL[27] & ( (\always3~2_combout  & pcpred_DL[27]) ) )

	.dataa(gnd),
	.datab(!\always3~2_combout ),
	.datac(gnd),
	.datad(!pcpred_DL[27]),
	.datae(gnd),
	.dataf(!pcpred_FL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_DL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_DL~6 .extended_lut = "off";
defparam \pcplus_DL~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \pcplus_DL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \pcpred_DL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_DL~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_DL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_DL[27] .is_wysiwyg = "true";
defparam \pcpred_DL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \pcplus_AL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[27] .is_wysiwyg = "true";
defparam \pcplus_AL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N35
dffeas \aluout_AL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[27] .is_wysiwyg = "true";
defparam \aluout_AL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \wregval_ML~68 (
// Equation(s):
// \wregval_ML~68_combout  = ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q  & (((pcplus_AL[27])) # (\selmemout_AL~q ))) # (\selaluout_AL~DUPLICATE_q  & (((aluout_AL[27])))) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!\selmemout_AL~q ),
	.datac(!pcplus_AL[27]),
	.datad(!aluout_AL[27]),
	.datae(gnd),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~68 .extended_lut = "off";
defparam \wregval_ML~68 .lut_mask = 64'h2A7F2A7F00000000;
defparam \wregval_ML~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \wregval_ML[27]_NEW_REG122 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[27]_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[27]_NEW_REG122 .is_wysiwyg = "true";
defparam \wregval_ML[27]_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N44
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N14
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[27]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[27]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009080CAAAAAAAAA4000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \wregval_ML~65 (
// Equation(s):
// \wregval_ML~65_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( ((!\dmem~8_combout  & dmem_rtl_0_bypass[84])) # (dmem_rtl_0_bypass[83]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~8_combout  & ((!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83])) # (dmem_rtl_0_bypass[84] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~8_combout  & (((dmem_rtl_0_bypass[83])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~8_combout  & 
// ((!dmem_rtl_0_bypass[84] & (dmem_rtl_0_bypass[83])) # (dmem_rtl_0_bypass[84] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~8_combout  & (((dmem_rtl_0_bypass[83])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~8_combout ))) ) ) )

	.dataa(!\dmem~8_combout ),
	.datab(!dmem_rtl_0_bypass[84]),
	.datac(!dmem_rtl_0_bypass[83]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~65 .extended_lut = "off";
defparam \wregval_ML~65 .lut_mask = 64'h0D0D0D2F2F0D2F2F;
defparam \wregval_ML~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N16
dffeas \wregval_ML[27]_NEW_REG118 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[27]_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[27]_NEW_REG118 .is_wysiwyg = "true";
defparam \wregval_ML[27]_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \wregval_ML~66 (
// Equation(s):
// \wregval_ML~66_combout  = ( tlim[27] & ( (!\wregval_ML~1_combout  & (!\Equal14~0_combout  & \comb~16_combout )) ) ) # ( !tlim[27] & ( (!\Equal14~0_combout  & \comb~16_combout ) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(!\Equal14~0_combout ),
	.datad(!\comb~16_combout ),
	.datae(gnd),
	.dataf(!tlim[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~66 .extended_lut = "off";
defparam \wregval_ML~66 .lut_mask = 64'h00F000F000A000A0;
defparam \wregval_ML~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \wregval_ML~67 (
// Equation(s):
// \wregval_ML~67_combout  = ( \wregval_ML~60_combout  & ( (!\wregval_ML~66_combout  & ((!\Equal14~1_combout ) # (tcnt[27]))) ) )

	.dataa(gnd),
	.datab(!\wregval_ML~66_combout ),
	.datac(!tcnt[27]),
	.datad(!\Equal14~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~67 .extended_lut = "off";
defparam \wregval_ML~67 .lut_mask = 64'h00000000CC0CCC0C;
defparam \wregval_ML~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N37
dffeas \wregval_ML[27]_NEW_REG120 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[27]_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[27]_NEW_REG120 .is_wysiwyg = "true";
defparam \wregval_ML[27]_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \wregval_ML~69 (
// Equation(s):
// \wregval_ML~69_combout  = ( \wregval_ML[25]_OTERM99~DUPLICATE_q  & ( \wregval_ML[27]_OTERM121  & ( \wregval_ML[27]_OTERM123  ) ) ) # ( !\wregval_ML[25]_OTERM99~DUPLICATE_q  & ( \wregval_ML[27]_OTERM121  & ( \wregval_ML[27]_OTERM123  ) ) ) # ( 
// \wregval_ML[25]_OTERM99~DUPLICATE_q  & ( !\wregval_ML[27]_OTERM121  & ( (!\wregval_ML[25]_OTERM97~DUPLICATE_q  & (\wregval_ML[27]_OTERM123  & \wregval_ML[27]_OTERM119 )) ) ) ) # ( !\wregval_ML[25]_OTERM99~DUPLICATE_q  & ( !\wregval_ML[27]_OTERM121  & ( 
// \wregval_ML[27]_OTERM123  ) ) )

	.dataa(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\wregval_ML[27]_OTERM123 ),
	.datad(!\wregval_ML[27]_OTERM119 ),
	.datae(!\wregval_ML[25]_OTERM99~DUPLICATE_q ),
	.dataf(!\wregval_ML[27]_OTERM121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~69 .extended_lut = "off";
defparam \wregval_ML~69 .lut_mask = 64'h0F0F000A0F0F0F0F;
defparam \wregval_ML~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N41
dffeas \regs_rtl_1_bypass[63] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \regs_rtl_1_bypass[64]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[64]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N40
dffeas \regs_rtl_1_bypass[64] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \regs~19 (
// Equation(s):
// \regs~19_combout  = ( \regs_rtl_1|auto_generated|ram_block1a27  & ( ((regs_rtl_1_bypass[64] & !\regs~1_combout )) # (regs_rtl_1_bypass[63]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a27  & ( (regs_rtl_1_bypass[63] & ((!regs_rtl_1_bypass[64]) # 
// (\regs~1_combout ))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[63]),
	.datac(!regs_rtl_1_bypass[64]),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~19 .extended_lut = "off";
defparam \regs~19 .lut_mask = 64'h303330333F333F33;
defparam \regs~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \regval2_DL[27]_NEW478 (
// Equation(s):
// \regval2_DL[27]_OTERM479  = ( !\isnop_D~0_combout  & ( \regs~19_combout  & ( (!\regval2_DL[27]_NEW478_RTM0480~combout  & (((\always3~2_combout  & \regval2_DL[27]~DUPLICATE_q )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( 
// !\regs~19_combout  & ( (!\regval2_DL[27]_NEW478_RTM0480~combout  & (\always3~2_combout  & \regval2_DL[27]~DUPLICATE_q )) ) ) )

	.dataa(!\regval2_DL[27]_NEW478_RTM0480~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regval2_DL[27]~DUPLICATE_q ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regs~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[27]_OTERM479 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[27]_NEW478 .extended_lut = "off";
defparam \regval2_DL[27]_NEW478 .lut_mask = 64'h000A0000222A0000;
defparam \regval2_DL[27]_NEW478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N26
dffeas \regval2_DL[27]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[27]_OTERM479 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[27]~_Duplicate_53 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[27]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[27]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N37
dffeas \aluimm_DL~_Duplicate_5 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_5 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \sxtimm_DL[15]~_Duplicate_18 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_19 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate_18 .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate_18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N12
cyclonev_lcell_comb \ShiftRight0~58_RTM0602 (
// Equation(s):
// \ShiftRight0~58_RTM0602_combout  = ( \regval2_DL[23]_OTERM470  ) # ( !\regval2_DL[23]_OTERM470  & ( ((\regval2_DL[24]_OTERM473 ) # (\regval2_DL[26]_OTERM476 )) # (\regval2_DL[22]_OTERM467 ) ) )

	.dataa(!\regval2_DL[22]_OTERM467 ),
	.datab(gnd),
	.datac(!\regval2_DL[26]_OTERM476 ),
	.datad(!\regval2_DL[24]_OTERM473 ),
	.datae(gnd),
	.dataf(!\regval2_DL[23]_OTERM470 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_RTM0602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58_RTM0602 .extended_lut = "off";
defparam \ShiftRight0~58_RTM0602 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \ShiftRight0~58_RTM0602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \ShiftRight0~58_NEW_REG599 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~58_RTM0602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~58_OTERM600 ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~58_NEW_REG599 .is_wysiwyg = "true";
defparam \ShiftRight0~58_NEW_REG599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \ShiftRight0~57_RTM0598 (
// Equation(s):
// \ShiftRight0~57_RTM0598_combout  = ( \regval2_DL[25]_OTERM452  & ( \regval2_DL[31]_OTERM461  ) ) # ( !\regval2_DL[25]_OTERM452  & ( \regval2_DL[31]_OTERM461  ) ) # ( \regval2_DL[25]_OTERM452  & ( !\regval2_DL[31]_OTERM461  ) ) # ( 
// !\regval2_DL[25]_OTERM452  & ( !\regval2_DL[31]_OTERM461  & ( (((\regval2_DL[21]_OTERM449 ) # (\regval2_DL[29]_OTERM455 )) # (\regval2_DL[16]_OTERM464 )) # (\regval2_DL[30]_OTERM458 ) ) ) )

	.dataa(!\regval2_DL[30]_OTERM458 ),
	.datab(!\regval2_DL[16]_OTERM464 ),
	.datac(!\regval2_DL[29]_OTERM455 ),
	.datad(!\regval2_DL[21]_OTERM449 ),
	.datae(!\regval2_DL[25]_OTERM452 ),
	.dataf(!\regval2_DL[31]_OTERM461 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_RTM0598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57_RTM0598 .extended_lut = "off";
defparam \ShiftRight0~57_RTM0598 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \ShiftRight0~57_RTM0598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \ShiftRight0~57_NEW_REG595_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ShiftRight0~57_RTM0598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftRight0~57_OTERM596_Duplicate ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftRight0~57_NEW_REG595_Duplicate .is_wysiwyg = "true";
defparam \ShiftRight0~57_NEW_REG595_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N45
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( \ShiftRight0~58_OTERM600  & ( \ShiftRight0~57_OTERM596_Duplicate  & ( (\aluimm_DL~_Duplicate_6  & !\sxtimm_DL[15]~_Duplicate_19 ) ) ) ) # ( !\ShiftRight0~58_OTERM600  & ( \ShiftRight0~57_OTERM596_Duplicate  & ( 
// (\aluimm_DL~_Duplicate_6  & !\sxtimm_DL[15]~_Duplicate_19 ) ) ) ) # ( \ShiftRight0~58_OTERM600  & ( !\ShiftRight0~57_OTERM596_Duplicate  & ( (\aluimm_DL~_Duplicate_6  & !\sxtimm_DL[15]~_Duplicate_19 ) ) ) ) # ( !\ShiftRight0~58_OTERM600  & ( 
// !\ShiftRight0~57_OTERM596_Duplicate  & ( (!\aluimm_DL~_Duplicate_6  & (!\regval2_DL[27]~_Duplicate_53  & ((!regval2_DL[28])))) # (\aluimm_DL~_Duplicate_6  & (((!\sxtimm_DL[15]~_Duplicate_19 )))) ) ) )

	.dataa(!\regval2_DL[27]~_Duplicate_53 ),
	.datab(!\aluimm_DL~_Duplicate_6 ),
	.datac(!\sxtimm_DL[15]~_Duplicate_19 ),
	.datad(!regval2_DL[28]),
	.datae(!\ShiftRight0~58_OTERM600 ),
	.dataf(!\ShiftRight0~57_OTERM596_Duplicate ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hB830303030303030;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N42
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( \ShiftRight0~2_combout  & ( (!\ShiftRight0~0_combout ) # (!\ShiftRight0~1_combout ) ) ) # ( !\ShiftRight0~2_combout  )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'hFFFFFFFFFAFAFAFA;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( \Selector44~3_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((!\ShiftRight0~8_combout  & \Selector44~4_combout )) # (\Selector44~1_combout ))) ) ) # ( !\Selector44~3_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\Selector44~4_combout ),
	.datad(!\Selector44~1_combout ),
	.datae(gnd),
	.dataf(!\Selector44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'h5555555504550455;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \aluout_AL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[2] .is_wysiwyg = "true";
defparam \aluout_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \wregval_ML~12 (
// Equation(s):
// \wregval_ML~12_combout  = ( aluout_AL[2] & ( \Equal10~0_combout  ) ) # ( !aluout_AL[2] & ( (\Equal10~0_combout  & \aluout_AL[4]~DUPLICATE_q ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(gnd),
	.datac(!\aluout_AL[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~12 .extended_lut = "off";
defparam \wregval_ML~12 .lut_mask = 64'h0505050555555555;
defparam \wregval_ML~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = ( !\aluout_AL[4]~DUPLICATE_q  & ( (!aluout_AL[2] & \Equal10~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_AL[2]),
	.datad(!\Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_AL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~1 .extended_lut = "off";
defparam \Equal10~1 .lut_mask = 64'h00F000F000000000;
defparam \Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = ( \Equal10~1_combout  & ( \Equal2~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~2 .extended_lut = "off";
defparam \Equal10~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \wregval_M[9]~0 (
// Equation(s):
// \wregval_M[9]~0_combout  = ( \WideNor0~combout  & ( !\Equal10~2_combout  ) )

	.dataa(gnd),
	.datab(!\Equal10~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~0 .extended_lut = "off";
defparam \wregval_M[9]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \wregval_M[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \wregval_ML~13 (
// Equation(s):
// \wregval_ML~13_combout  = ( \Equal2~6_combout  & ( \wregval_M[9]~0_combout  & ( (!\wregval_ML~0_combout  & !\wregval_ML~12_combout ) ) ) ) # ( !\Equal2~6_combout  & ( \wregval_M[9]~0_combout  ) )

	.dataa(gnd),
	.datab(!\wregval_ML~0_combout ),
	.datac(!\wregval_ML~12_combout ),
	.datad(gnd),
	.datae(!\Equal2~6_combout ),
	.dataf(!\wregval_M[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~13 .extended_lut = "off";
defparam \wregval_ML~13 .lut_mask = 64'h00000000FFFFC0C0;
defparam \wregval_ML~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \comb~22 (
// Equation(s):
// \comb~22_combout  = ( \comb~16_combout  & ( (!\Equal14~0_combout  & ((!\wregval_ML~1_combout ) # (!tlim[16]))) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(gnd),
	.datac(!tlim[16]),
	.datad(!\Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\comb~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~22 .extended_lut = "off";
defparam \comb~22 .lut_mask = 64'h00000000FA00FA00;
defparam \comb~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \HexOut[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[16]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \comb~23 (
// Equation(s):
// \comb~23_combout  = ( HexOut[16] & ( \Equal2~8_combout  & ( (!aluout_AL[8]) # ((!\comb~22_combout  & tcnt[16])) ) ) ) # ( !HexOut[16] & ( \Equal2~8_combout  & ( (!\comb~22_combout  & (tcnt[16] & aluout_AL[8])) ) ) ) # ( HexOut[16] & ( !\Equal2~8_combout  
// & ( !\comb~22_combout  ) ) ) # ( !HexOut[16] & ( !\Equal2~8_combout  & ( !\comb~22_combout  ) ) )

	.dataa(!\comb~22_combout ),
	.datab(!tcnt[16]),
	.datac(!aluout_AL[8]),
	.datad(gnd),
	.datae(!HexOut[16]),
	.dataf(!\Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~23 .extended_lut = "off";
defparam \comb~23 .lut_mask = 64'hAAAAAAAA0202F2F2;
defparam \comb~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N56
dffeas \pcplus_AL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[16] .is_wysiwyg = "true";
defparam \pcplus_AL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \wregval_ML~82 (
// Equation(s):
// \wregval_ML~82_combout  = ( aluout_AL[16] & ( (!\always13~0_combout  & (((pcplus_AL[16]) # (\selaluout_AL~DUPLICATE_q )) # (\selmemout_AL~q ))) ) ) # ( !aluout_AL[16] & ( (!\selaluout_AL~DUPLICATE_q  & (!\always13~0_combout  & ((pcplus_AL[16]) # 
// (\selmemout_AL~q )))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\always13~0_combout ),
	.datad(!pcplus_AL[16]),
	.datae(gnd),
	.dataf(!aluout_AL[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~82 .extended_lut = "off";
defparam \wregval_ML~82 .lut_mask = 64'h40C040C070F070F0;
defparam \wregval_ML~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[16]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[16]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A00060000000008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \wregval_ML~143 (
// Equation(s):
// \wregval_ML~143_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[62] & (((dmem_rtl_0_bypass[61])))) # (dmem_rtl_0_bypass[62] & ((!\dmem~8_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem~8_combout  & ((dmem_rtl_0_bypass[61]))))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[62] & (((dmem_rtl_0_bypass[61])))) # 
// (dmem_rtl_0_bypass[62] & ((!\dmem~8_combout  & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (\dmem~8_combout  & ((dmem_rtl_0_bypass[61]))))))) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\WideNor0~combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!dmem_rtl_0_bypass[61]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~8_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~143 .extended_lut = "on";
defparam \wregval_ML~143 .lut_mask = 64'h048C048C00CC00CC;
defparam \wregval_ML~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \wregval_ML~83 (
// Equation(s):
// \wregval_ML~83_combout  = ( \wregval_ML~82_combout  & ( \wregval_ML~143_combout  ) ) # ( \wregval_ML~82_combout  & ( !\wregval_ML~143_combout  & ( (!\wregval_ML~2_combout ) # ((\wregval_ML~13_combout  & \comb~23_combout )) ) ) )

	.dataa(!\wregval_ML~13_combout ),
	.datab(gnd),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\comb~23_combout ),
	.datae(!\wregval_ML~82_combout ),
	.dataf(!\wregval_ML~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~83 .extended_lut = "off";
defparam \wregval_ML~83 .lut_mask = 64'h0000F0F50000FFFF;
defparam \wregval_ML~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N43
dffeas \wregval_ML[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[16] .is_wysiwyg = "true";
defparam \wregval_ML[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N41
dffeas \regs_rtl_0_bypass[41] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \regs~52 (
// Equation(s):
// \regs~52_combout  = ( \regs_rtl_0|auto_generated|ram_block1a16  & ( ((regs_rtl_0_bypass[42] & !\regs~4_combout )) # (regs_rtl_0_bypass[41]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a16  & ( (regs_rtl_0_bypass[41] & ((!regs_rtl_0_bypass[42]) # 
// (\regs~4_combout ))) ) )

	.dataa(!regs_rtl_0_bypass[42]),
	.datab(!regs_rtl_0_bypass[41]),
	.datac(gnd),
	.datad(!\regs~4_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52 .extended_lut = "off";
defparam \regs~52 .lut_mask = 64'h2233223377337733;
defparam \regs~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \regval1_DL[16]_NEW379 (
// Equation(s):
// \regval1_DL[16]_OTERM380  = ( \regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[16]_NEW379_RTM0381~combout  & (((regval1_DL[16] & \always3~2_combout )) # (\regs~52_combout ))) ) ) ) # ( !\regval2_DL~0_combout  & ( !\isnop_D~0_combout  & ( 
// (!\regval1_DL[16]_NEW379_RTM0381~combout  & (regval1_DL[16] & \always3~2_combout )) ) ) )

	.dataa(!\regval1_DL[16]_NEW379_RTM0381~combout ),
	.datab(!\regs~52_combout ),
	.datac(!regval1_DL[16]),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[16]_OTERM380 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[16]_NEW379 .extended_lut = "off";
defparam \regval1_DL[16]_NEW379 .lut_mask = 64'h000A222A00000000;
defparam \regval1_DL[16]_NEW379 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N14
dffeas \regval1_DL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[16]_OTERM380 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16] .is_wysiwyg = "true";
defparam \regval1_DL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \aluin2_A[0]~0_combout  & ( \regval1_DL[14]~DUPLICATE_q  & ( (!\aluin2_A[1]~1_combout ) # (regval1_DL[16]) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( \regval1_DL[14]~DUPLICATE_q  & ( (!\aluin2_A[1]~1_combout  & ((regval1_DL[13]))) 
// # (\aluin2_A[1]~1_combout  & (regval1_DL[15])) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !\regval1_DL[14]~DUPLICATE_q  & ( (regval1_DL[16] & \aluin2_A[1]~1_combout ) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( !\regval1_DL[14]~DUPLICATE_q  & ( 
// (!\aluin2_A[1]~1_combout  & ((regval1_DL[13]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[15])) ) ) )

	.dataa(!regval1_DL[16]),
	.datab(!regval1_DL[15]),
	.datac(!\aluin2_A[1]~1_combout ),
	.datad(!regval1_DL[13]),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!\regval1_DL[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \Selector37~7 (
// Equation(s):
// \Selector37~7_combout  = ( !\aluin2_A[3]~3_combout  & ( (\Selector46~0_combout  & ((!\aluin2_A[2]~2_combout  & (((!\ShiftRight0~19_combout )))) # (\aluin2_A[2]~2_combout  & (!\ShiftRight0~20_combout )))) ) ) # ( \aluin2_A[3]~3_combout  & ( 
// ((\Selector46~0_combout  & ((!\aluin2_A[2]~2_combout  & (!\ShiftRight0~11_combout )) # (\aluin2_A[2]~2_combout  & ((!\ShiftRight0~12_combout )))))) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!\aluin2_A[2]~2_combout ),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(!\aluin2_A[3]~3_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(!\ShiftRight0~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~7 .extended_lut = "on";
defparam \Selector37~7 .lut_mask = 64'h00E200F300E200C0;
defparam \Selector37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \Selector37~5 (
// Equation(s):
// \Selector37~5_combout  = ( \Selector37~3_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((!\Selector37~7_combout  & \Selector37~1_combout )) # (\Selector37~4_combout ))) ) ) # ( !\Selector37~3_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) )

	.dataa(!\Selector37~7_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector37~4_combout ),
	.datad(!\Selector37~1_combout ),
	.datae(gnd),
	.dataf(!\Selector37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~5 .extended_lut = "off";
defparam \Selector37~5 .lut_mask = 64'h3333333303230323;
defparam \Selector37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \aluout_AL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector37~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[9] .is_wysiwyg = "true";
defparam \aluout_AL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \pcplus_AL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[9] .is_wysiwyg = "true";
defparam \pcplus_AL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N27
cyclonev_lcell_comb \wregval_ML~112 (
// Equation(s):
// \wregval_ML~112_combout  = ( pcplus_AL[9] & ( \selaluout_AL~DUPLICATE_q  & ( (aluout_AL[9] & !\always13~0_combout ) ) ) ) # ( !pcplus_AL[9] & ( \selaluout_AL~DUPLICATE_q  & ( (aluout_AL[9] & !\always13~0_combout ) ) ) ) # ( pcplus_AL[9] & ( 
// !\selaluout_AL~DUPLICATE_q  & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[9] & ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & \selmemout_AL~q ) ) ) )

	.dataa(!aluout_AL[9]),
	.datab(gnd),
	.datac(!\always13~0_combout ),
	.datad(!\selmemout_AL~q ),
	.datae(!pcplus_AL[9]),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~112 .extended_lut = "off";
defparam \wregval_ML~112 .lut_mask = 64'h00F0F0F050505050;
defparam \wregval_ML~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \HexOut[9]~5 (
// Equation(s):
// \HexOut[9]~5_combout  = ( !regval2_AL[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[9]~5 .extended_lut = "off";
defparam \HexOut[9]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N32
dffeas \HexOut[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[9]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N33
cyclonev_lcell_comb \wregval_M[9]~17 (
// Equation(s):
// \wregval_M[9]~17_combout  = ( !\wregval_ML~12_combout  & ( (!\wregval_ML~0_combout  & ((!\Equal2~7_combout ) # ((aluout_AL[8]) # (HexOut[9])))) ) )

	.dataa(!\Equal2~7_combout ),
	.datab(!\wregval_ML~0_combout ),
	.datac(!HexOut[9]),
	.datad(!aluout_AL[8]),
	.datae(gnd),
	.dataf(!\wregval_ML~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~17 .extended_lut = "off";
defparam \wregval_M[9]~17 .lut_mask = 64'h8CCC8CCC00000000;
defparam \wregval_M[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \wregval_M[9]~18 (
// Equation(s):
// \wregval_M[9]~18_combout  = ( \wregval_ML~1_combout  & ( \comb~1_combout  & ( (!\Equal2~7_combout  & (((tlim[9])))) # (\Equal2~7_combout  & (aluout_AL[8] & ((tcnt[9])))) ) ) ) # ( !\wregval_ML~1_combout  & ( \comb~1_combout  & ( (aluout_AL[8] & (tcnt[9] & 
// \Equal2~7_combout )) ) ) ) # ( \wregval_ML~1_combout  & ( !\comb~1_combout  & ( (!\Equal2~7_combout  & (((tlim[9])))) # (\Equal2~7_combout  & (aluout_AL[8] & ((tcnt[9])))) ) ) ) # ( !\wregval_ML~1_combout  & ( !\comb~1_combout  & ( (!\Equal2~7_combout ) # 
// ((aluout_AL[8] & tcnt[9])) ) ) )

	.dataa(!aluout_AL[8]),
	.datab(!tlim[9]),
	.datac(!tcnt[9]),
	.datad(!\Equal2~7_combout ),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~18 .extended_lut = "off";
defparam \wregval_M[9]~18 .lut_mask = 64'hFF05330500053305;
defparam \wregval_M[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N27
cyclonev_lcell_comb \sdata[9]~9 (
// Equation(s):
// \sdata[9]~9_combout  = ( !\SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[9]~9 .extended_lut = "off";
defparam \sdata[9]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N28
dffeas \sdata[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[9] .is_wysiwyg = "true";
defparam \sdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N9
cyclonev_lcell_comb \LedrOut[9]~4 (
// Equation(s):
// \LedrOut[9]~4_combout  = ( !regval2_AL[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[9]~4 .extended_lut = "off";
defparam \LedrOut[9]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = ( \wregval_ML~0_combout  & ( \Equal2~6_combout  & ( \wrmem_M~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~combout ),
	.datad(gnd),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always8~0 .extended_lut = "off";
defparam \always8~0 .lut_mask = 64'h0000000000000F0F;
defparam \always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N11
dffeas \LedrOut[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[9]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[9] .is_wysiwyg = "true";
defparam \LedrOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \wregval_M[9]~16 (
// Equation(s):
// \wregval_M[9]~16_combout  = ( LedrOut[9] & ( \Equal2~6_combout  & ( (!sdata[9] & (((\wregval_ML~12_combout )) # (\wregval_ML~0_combout ))) # (sdata[9] & (!\Equal11~0_combout  & ((\wregval_ML~12_combout ) # (\wregval_ML~0_combout )))) ) ) ) # ( !LedrOut[9] 
// & ( \Equal2~6_combout  & ( (\wregval_ML~12_combout  & ((!sdata[9]) # (!\Equal11~0_combout ))) ) ) )

	.dataa(!sdata[9]),
	.datab(!\wregval_ML~0_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\wregval_ML~12_combout ),
	.datae(!LedrOut[9]),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~16 .extended_lut = "off";
defparam \wregval_M[9]~16 .lut_mask = 64'h0000000000FA32FA;
defparam \wregval_M[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \wregval_M[9]~19 (
// Equation(s):
// \wregval_M[9]~19_combout  = ( !\wregval_M[9]~16_combout  & ( \wregval_M[9]~0_combout  & ( (!\wregval_M[9]~17_combout ) # ((!\Equal2~6_combout ) # (\wregval_M[9]~18_combout )) ) ) )

	.dataa(!\wregval_M[9]~17_combout ),
	.datab(!\wregval_M[9]~18_combout ),
	.datac(!\Equal2~6_combout ),
	.datad(gnd),
	.datae(!\wregval_M[9]~16_combout ),
	.dataf(!\wregval_M[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~19 .extended_lut = "off";
defparam \wregval_M[9]~19 .lut_mask = 64'h00000000FBFB0000;
defparam \wregval_M[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[9]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001250E35555555550700000000000000000";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[9]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N15
cyclonev_lcell_comb \wregval_M[9]~15 (
// Equation(s):
// \wregval_M[9]~15_combout  = ( dmem_rtl_0_bypass[47] & ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (((!dmem_rtl_0_bypass[48]) # (\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\dmem~8_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[47] & ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~8_combout  & (dmem_rtl_0_bypass[48] & ((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[47] & ( !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( ((!dmem_rtl_0_bypass[48]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (\dmem~8_combout ) ) ) ) # ( !dmem_rtl_0_bypass[47] & ( !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~8_combout  & 
// (dmem_rtl_0_bypass[48] & \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~8_combout ),
	.datac(!dmem_rtl_0_bypass[48]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(!dmem_rtl_0_bypass[47]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~15 .extended_lut = "off";
defparam \wregval_M[9]~15 .lut_mask = 64'h0008F3FB040CF7FF;
defparam \wregval_M[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \wregval_ML~113 (
// Equation(s):
// \wregval_ML~113_combout  = ( \WideNor0~combout  & ( \wregval_M[9]~15_combout  & ( (\wregval_ML~112_combout  & ((!\wregval_ML~2_combout ) # (\wregval_M[9]~19_combout ))) ) ) ) # ( !\WideNor0~combout  & ( \wregval_M[9]~15_combout  & ( 
// \wregval_ML~112_combout  ) ) ) # ( \WideNor0~combout  & ( !\wregval_M[9]~15_combout  & ( (\wregval_ML~112_combout  & ((!\wregval_ML~2_combout ) # (\wregval_M[9]~19_combout ))) ) ) ) # ( !\WideNor0~combout  & ( !\wregval_M[9]~15_combout  & ( 
// (\wregval_ML~112_combout  & ((!\wregval_ML~2_combout ) # (\wregval_M[9]~19_combout ))) ) ) )

	.dataa(!\wregval_ML~112_combout ),
	.datab(!\wregval_M[9]~19_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(gnd),
	.datae(!\WideNor0~combout ),
	.dataf(!\wregval_M[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~113 .extended_lut = "off";
defparam \wregval_ML~113 .lut_mask = 64'h5151515155555151;
defparam \wregval_ML~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \wregval_ML[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[9] .is_wysiwyg = "true";
defparam \wregval_ML[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N53
dffeas \regs_rtl_0_bypass[71] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \regs~60 (
// Equation(s):
// \regs~60_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[71] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[72] & ((regs_rtl_0_bypass[71]))) # (regs_rtl_0_bypass[72] & (\regs_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!regs_rtl_0_bypass[72]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!regs_rtl_0_bypass[71]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60 .extended_lut = "off";
defparam \regs~60 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \regval1_DL[31]_NEW355 (
// Equation(s):
// \regval1_DL[31]_OTERM356  = ( \regs~60_combout  & ( !\isnop_D~0_combout  & ( (!\regval1_DL[31]_NEW355_RTM0357~combout  & (((\always3~2_combout  & regval1_DL[31])) # (\regval2_DL~0_combout ))) ) ) ) # ( !\regs~60_combout  & ( !\isnop_D~0_combout  & ( 
// (\always3~2_combout  & (!\regval1_DL[31]_NEW355_RTM0357~combout  & regval1_DL[31])) ) ) )

	.dataa(!\always3~2_combout ),
	.datab(!\regval1_DL[31]_NEW355_RTM0357~combout ),
	.datac(!regval1_DL[31]),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\regs~60_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[31]_OTERM356 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[31]_NEW355 .extended_lut = "off";
defparam \regval1_DL[31]_NEW355 .lut_mask = 64'h040404CC00000000;
defparam \regval1_DL[31]_NEW355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \regval1_DL[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[31]_OTERM356 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[31] .is_wysiwyg = "true";
defparam \regval1_DL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N0
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \Selector39~1_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( !\Selector39~1_combout  & ( \ShiftRight0~8_combout  & ( (regval1_DL[31] & \Selector43~0_combout ) ) ) ) # ( 
// \Selector39~1_combout  & ( !\ShiftRight0~8_combout  & ( (\Selector43~0_combout  & (((!\aluin2_A[4]~4_combout ) # (!\aluin2_A[3]~3_combout )) # (regval1_DL[31]))) ) ) ) # ( !\Selector39~1_combout  & ( !\ShiftRight0~8_combout  & ( (\Selector43~0_combout  & 
// ((!\aluin2_A[4]~4_combout ) # ((regval1_DL[31] & \aluin2_A[3]~3_combout )))) ) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\aluin2_A[4]~4_combout ),
	.datac(!\aluin2_A[3]~3_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\Selector39~1_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h00CD00FD00550055;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N48
cyclonev_lcell_comb \Selector39~7 (
// Equation(s):
// \Selector39~7_combout  = ( \Selector39~8_combout  & ( \Selector39~6_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & \Selector39~3_combout ) ) ) ) # ( !\Selector39~8_combout  & ( \Selector39~6_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((\Selector39~3_combout 
// ) # (\Selector39~2_combout ))) ) ) ) # ( \Selector39~8_combout  & ( !\Selector39~6_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector39~8_combout  & ( !\Selector39~6_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector39~2_combout ),
	.datad(!\Selector39~3_combout ),
	.datae(!\Selector39~8_combout ),
	.dataf(!\Selector39~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~7 .extended_lut = "off";
defparam \Selector39~7 .lut_mask = 64'h3333333303330033;
defparam \Selector39~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N2
dffeas \aluout_AL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector39~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[7] .is_wysiwyg = "true";
defparam \aluout_AL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \pcplus_AL[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[7] .is_wysiwyg = "true";
defparam \pcplus_AL[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N27
cyclonev_lcell_comb \sdata[7]~6 (
// Equation(s):
// \sdata[7]~6_combout  = ( !\SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[7]~6 .extended_lut = "off";
defparam \sdata[7]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \sdata[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N28
dffeas \sdata[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[7] .is_wysiwyg = "true";
defparam \sdata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \wregval_M[7]~3 (
// Equation(s):
// \wregval_M[7]~3_combout  = ( \selmemout_AL~q  & ( !\selaluout_AL~DUPLICATE_q  ) ) # ( !\selmemout_AL~q  & ( (!\selaluout_AL~DUPLICATE_q  & pcplus_AL[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_AL~DUPLICATE_q ),
	.datad(!pcplus_AL[7]),
	.datae(gnd),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~3 .extended_lut = "off";
defparam \wregval_M[7]~3 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \wregval_M[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \wregval_M[7]~8 (
// Equation(s):
// \wregval_M[7]~8_combout  = ( \Equal2~6_combout  & ( \wregval_M[7]~3_combout  & ( (\Equal11~0_combout  & (\WideNor0~combout  & sdata[7])) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!sdata[7]),
	.datad(gnd),
	.datae(!\Equal2~6_combout ),
	.dataf(!\wregval_M[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~8 .extended_lut = "off";
defparam \wregval_M[7]~8 .lut_mask = 64'h0000000000000101;
defparam \wregval_M[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \wregval_M[7]~9 (
// Equation(s):
// \wregval_M[7]~9_combout  = ( !\wregval_M[7]~8_combout  & ( (!\selaluout_AL~DUPLICATE_q  & (((!pcplus_AL[7])) # (\selmemout_AL~q ))) # (\selaluout_AL~DUPLICATE_q  & (((!aluout_AL[7])))) ) )

	.dataa(!\selmemout_AL~q ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!aluout_AL[7]),
	.datad(!pcplus_AL[7]),
	.datae(gnd),
	.dataf(!\wregval_M[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~9 .extended_lut = "off";
defparam \wregval_M[7]~9 .lut_mask = 64'hFC74FC7400000000;
defparam \wregval_M[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N38
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[7]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X34_Y8_N56
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[7]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \wregval_M[7]~2 (
// Equation(s):
// \wregval_M[7]~2_combout  = ( dmem_rtl_0_bypass[43] & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!dmem_rtl_0_bypass[44]) # (((\dmem~8_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[43] & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (dmem_rtl_0_bypass[44] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[43] & ( !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!dmem_rtl_0_bypass[44]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[43] & ( !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (dmem_rtl_0_bypass[44] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & !\dmem~8_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[44]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[43]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~2 .extended_lut = "off";
defparam \wregval_M[7]~2 .lut_mask = 64'h0400AEFF1500BFFF;
defparam \wregval_M[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \wregval_M[7]~5 (
// Equation(s):
// \wregval_M[7]~5_combout  = ( \wregval_ML~1_combout  & ( \comb~1_combout  & ( (!\Equal2~7_combout  & (((tlim[7])))) # (\Equal2~7_combout  & (aluout_AL[8] & ((tcnt[7])))) ) ) ) # ( !\wregval_ML~1_combout  & ( \comb~1_combout  & ( (aluout_AL[8] & (tcnt[7] & 
// \Equal2~7_combout )) ) ) ) # ( \wregval_ML~1_combout  & ( !\comb~1_combout  & ( (!\Equal2~7_combout  & (((tlim[7])))) # (\Equal2~7_combout  & (aluout_AL[8] & ((tcnt[7])))) ) ) ) # ( !\wregval_ML~1_combout  & ( !\comb~1_combout  & ( (!\Equal2~7_combout ) # 
// ((aluout_AL[8] & tcnt[7])) ) ) )

	.dataa(!aluout_AL[8]),
	.datab(!tlim[7]),
	.datac(!tcnt[7]),
	.datad(!\Equal2~7_combout ),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~5 .extended_lut = "off";
defparam \wregval_M[7]~5 .lut_mask = 64'hFF05330500053305;
defparam \wregval_M[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \HexOut[7]~4 (
// Equation(s):
// \HexOut[7]~4_combout  = ( !regval2_AL[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[7]~4 .extended_lut = "off";
defparam \HexOut[7]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N37
dffeas \HexOut[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[7]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N39
cyclonev_lcell_comb \wregval_M[7]~4 (
// Equation(s):
// \wregval_M[7]~4_combout  = ( !\wregval_ML~12_combout  & ( (!\wregval_ML~0_combout  & ((!\Equal2~7_combout ) # ((aluout_AL[8]) # (HexOut[7])))) ) )

	.dataa(!\Equal2~7_combout ),
	.datab(!\wregval_ML~0_combout ),
	.datac(!HexOut[7]),
	.datad(!aluout_AL[8]),
	.datae(gnd),
	.dataf(!\wregval_ML~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~4 .extended_lut = "off";
defparam \wregval_M[7]~4 .lut_mask = 64'h8CCC8CCC00000000;
defparam \wregval_M[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N39
cyclonev_lcell_comb \LedrOut[7]~3 (
// Equation(s):
// \LedrOut[7]~3_combout  = ( !regval2_AL[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[7]~3 .extended_lut = "off";
defparam \LedrOut[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N41
dffeas \LedrOut[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[7]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[7] .is_wysiwyg = "true";
defparam \LedrOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \wregval_M[7]~6 (
// Equation(s):
// \wregval_M[7]~6_combout  = ( !\wregval_ML~0_combout  & ( LedrOut[7] & ( !\wregval_ML~12_combout  ) ) ) # ( \wregval_ML~0_combout  & ( !LedrOut[7] & ( !\wregval_ML~12_combout  ) ) ) # ( !\wregval_ML~0_combout  & ( !LedrOut[7] & ( !\wregval_ML~12_combout  ) 
// ) )

	.dataa(gnd),
	.datab(!\wregval_ML~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!LedrOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~6 .extended_lut = "off";
defparam \wregval_M[7]~6 .lut_mask = 64'hCCCCCCCCCCCC0000;
defparam \wregval_M[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \wregval_M[7]~7 (
// Equation(s):
// \wregval_M[7]~7_combout  = ( \wregval_M[7]~6_combout  & ( \wregval_M[9]~0_combout  & ( ((!\wregval_M[7]~4_combout ) # (!\Equal2~6_combout )) # (\wregval_M[7]~5_combout ) ) ) ) # ( !\wregval_M[7]~6_combout  & ( \wregval_M[9]~0_combout  & ( 
// !\Equal2~6_combout  ) ) )

	.dataa(!\wregval_M[7]~5_combout ),
	.datab(!\wregval_M[7]~4_combout ),
	.datac(!\Equal2~6_combout ),
	.datad(gnd),
	.datae(!\wregval_M[7]~6_combout ),
	.dataf(!\wregval_M[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~7 .extended_lut = "off";
defparam \wregval_M[7]~7 .lut_mask = 64'h00000000F0F0FDFD;
defparam \wregval_M[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \wregval_ML~44 (
// Equation(s):
// \wregval_ML~44_combout  = ( \wregval_M[7]~2_combout  & ( \wregval_M[7]~7_combout  & ( (!\always13~0_combout  & ((!\wregval_M[7]~9_combout ) # (\wregval_M[7]~3_combout ))) ) ) ) # ( !\wregval_M[7]~2_combout  & ( \wregval_M[7]~7_combout  & ( 
// (!\always13~0_combout  & ((!\wregval_M[7]~9_combout ) # (\wregval_M[7]~3_combout ))) ) ) ) # ( \wregval_M[7]~2_combout  & ( !\wregval_M[7]~7_combout  & ( (!\always13~0_combout  & ((!\wregval_M[7]~9_combout ) # ((\wregval_M[7]~3_combout  & 
// !\WideNor0~combout )))) ) ) ) # ( !\wregval_M[7]~2_combout  & ( !\wregval_M[7]~7_combout  & ( (!\wregval_M[7]~9_combout  & !\always13~0_combout ) ) ) )

	.dataa(!\wregval_M[7]~9_combout ),
	.datab(!\wregval_M[7]~3_combout ),
	.datac(!\always13~0_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\wregval_M[7]~2_combout ),
	.dataf(!\wregval_M[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~44 .extended_lut = "off";
defparam \wregval_ML~44 .lut_mask = 64'hA0A0B0A0B0B0B0B0;
defparam \wregval_ML~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \wregval_ML[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[7] .is_wysiwyg = "true";
defparam \wregval_ML[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N32
dffeas \regs_rtl_0_bypass[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \regs_rtl_0_bypass[22]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N26
dffeas \regs_rtl_0_bypass[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \regs~14 (
// Equation(s):
// \regs~14_combout  = ( regs_rtl_0_bypass[22] & ( (!\regs~4_combout  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\regs~4_combout  & ((regs_rtl_0_bypass[21]))) ) ) # ( !regs_rtl_0_bypass[22] & ( regs_rtl_0_bypass[21] ) )

	.dataa(gnd),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\regs~4_combout ),
	.datad(!regs_rtl_0_bypass[21]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14 .extended_lut = "off";
defparam \regs~14 .lut_mask = 64'h00FF00FF303F303F;
defparam \regs~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \regval1_DL[6]_NEW493 (
// Equation(s):
// \regval1_DL[6]_OTERM494  = ( regval1_DL[6] & ( \regs~14_combout  & ( (!\regval1_DL[6]_NEW493_RTM0495~combout  & (!\isnop_D~0_combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[6] & ( \regs~14_combout  & ( 
// (\regval2_DL~0_combout  & (!\regval1_DL[6]_NEW493_RTM0495~combout  & !\isnop_D~0_combout )) ) ) ) # ( regval1_DL[6] & ( !\regs~14_combout  & ( (\always3~2_combout  & (!\regval1_DL[6]_NEW493_RTM0495~combout  & !\isnop_D~0_combout )) ) ) )

	.dataa(!\regval2_DL~0_combout ),
	.datab(!\always3~2_combout ),
	.datac(!\regval1_DL[6]_NEW493_RTM0495~combout ),
	.datad(!\isnop_D~0_combout ),
	.datae(!regval1_DL[6]),
	.dataf(!\regs~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[6]_OTERM494 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[6]_NEW493 .extended_lut = "off";
defparam \regval1_DL[6]_NEW493 .lut_mask = 64'h0000300050007000;
defparam \regval1_DL[6]_NEW493 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N38
dffeas \regval1_DL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[6]_OTERM494 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[6] .is_wysiwyg = "true";
defparam \regval1_DL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N38
dffeas \aluimm_DL~_Duplicate_15 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_16 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_15 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N24
cyclonev_lcell_comb \aluin2_A[6]~15 (
// Equation(s):
// \aluin2_A[6]~15_combout  = ( \regval2_DL[6]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_16 ) # (sxtimm_DL[6]) ) ) # ( !\regval2_DL[6]~DUPLICATE_q  & ( (\aluimm_DL~_Duplicate_16  & sxtimm_DL[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_DL~_Duplicate_16 ),
	.datad(!sxtimm_DL[6]),
	.datae(gnd),
	.dataf(!\regval2_DL[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~15 .extended_lut = "off";
defparam \aluin2_A[6]~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( regval1_DL[6] & ( \aluin2_A[6]~15_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q )) # (\alufunc_DL[3]~DUPLICATE_q  & (\alufunc_DL[1]~DUPLICATE_q  & 
// !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[6] & ( \aluin2_A[6]~15_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # (\alufunc_DL[3]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( regval1_DL[6] & ( !\aluin2_A[6]~15_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q ))) # 
// (\alufunc_DL[3]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[6] & ( !\aluin2_A[6]~15_combout  & ( (\alufunc_DL[3]~DUPLICATE_q  & (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q ) # 
// (!\alufunc_DL[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_DL[1]~DUPLICATE_q ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!regval1_DL[6]),
	.dataf(!\aluin2_A[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h1110122012202120;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N18
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \Add1~9_sumout  & ( (!\Selector40~1_combout  & ((!\Selector44~0_combout ) # ((alufunc_DL[3] & !\Add2~9_sumout )))) ) ) # ( !\Add1~9_sumout  & ( (!\Selector40~1_combout  & ((!alufunc_DL[3]) # ((!\Selector44~0_combout ) # 
// (!\Add2~9_sumout )))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\Selector44~0_combout ),
	.datac(!\Add2~9_sumout ),
	.datad(!\Selector40~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'hFE00FE00DC00DC00;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N42
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( \Selector40~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((!\Selector40~2_combout ) # (\Selector40~3_combout )) # (\Selector43~0_combout ))) ) ) # ( !\Selector40~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & 
// ((!\Selector40~2_combout ) # (\Selector40~3_combout ))) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector43~0_combout ),
	.datac(!\Selector40~2_combout ),
	.datad(!\Selector40~3_combout ),
	.datae(gnd),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "off";
defparam \Selector40~4 .lut_mask = 64'h5055505551555155;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N53
dffeas \aluout_AL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector40~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[6] .is_wysiwyg = "true";
defparam \aluout_AL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \pcplus_AL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[6] .is_wysiwyg = "true";
defparam \pcplus_AL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \wregval_ML~50 (
// Equation(s):
// \wregval_ML~50_combout  = ( pcplus_AL[6] & ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[6]) ) ) ) # ( !pcplus_AL[6] & ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[6]) ) ) ) # ( pcplus_AL[6] & ( 
// !\selaluout_AL~DUPLICATE_q  & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[6] & ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & \selmemout_AL~q ) ) ) )

	.dataa(!\always13~0_combout ),
	.datab(!\selmemout_AL~q ),
	.datac(!aluout_AL[6]),
	.datad(gnd),
	.datae(!pcplus_AL[6]),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~50 .extended_lut = "off";
defparam \wregval_ML~50 .lut_mask = 64'h2222AAAA0A0A0A0A;
defparam \wregval_ML~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \wregval_ML~47 (
// Equation(s):
// \wregval_ML~47_combout  = ( \wregval_ML~1_combout  & ( !\Equal11~0_combout  & ( (!\wregval_ML~0_combout  & !tlim[6]) ) ) ) # ( !\wregval_ML~1_combout  & ( !\Equal11~0_combout  & ( !\wregval_ML~0_combout  ) ) )

	.dataa(!\wregval_ML~0_combout ),
	.datab(gnd),
	.datac(!tlim[6]),
	.datad(gnd),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~47 .extended_lut = "off";
defparam \wregval_ML~47 .lut_mask = 64'hAAAAA0A000000000;
defparam \wregval_ML~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \wregval_ML~48 (
// Equation(s):
// \wregval_ML~48_combout  = ( \Equal14~0_combout  & ( \wregval_ML~47_combout  & ( (\Equal2~6_combout  & tcnt[6]) ) ) ) # ( \Equal14~0_combout  & ( !\wregval_ML~47_combout  & ( \Equal2~6_combout  ) ) ) # ( !\Equal14~0_combout  & ( !\wregval_ML~47_combout  & 
// ( \Equal2~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\Equal2~6_combout ),
	.datac(!tcnt[6]),
	.datad(gnd),
	.datae(!\Equal14~0_combout ),
	.dataf(!\wregval_ML~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~48 .extended_lut = "off";
defparam \wregval_ML~48 .lut_mask = 64'h3333333300000303;
defparam \wregval_ML~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N21
cyclonev_lcell_comb \sdata[6]~7 (
// Equation(s):
// \sdata[6]~7_combout  = ( !\SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[6]~7 .extended_lut = "off";
defparam \sdata[6]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N22
dffeas \sdata[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[6] .is_wysiwyg = "true";
defparam \sdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N42
cyclonev_lcell_comb \LedrOut[6]~feeder (
// Equation(s):
// \LedrOut[6]~feeder_combout  = ( regval2_AL[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[6]~feeder .extended_lut = "off";
defparam \LedrOut[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N44
dffeas \LedrOut[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[6] .is_wysiwyg = "true";
defparam \LedrOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \wregval_ML~46 (
// Equation(s):
// \wregval_ML~46_combout  = ( \wregval_ML~0_combout  & ( \Equal2~6_combout  & ( (!LedrOut[6]) # ((\Equal11~0_combout  & !sdata[6])) ) ) ) # ( !\wregval_ML~0_combout  & ( \Equal2~6_combout  & ( (\Equal11~0_combout  & !sdata[6]) ) ) )

	.dataa(!\Equal11~0_combout ),
	.datab(!sdata[6]),
	.datac(gnd),
	.datad(!LedrOut[6]),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~46 .extended_lut = "off";
defparam \wregval_ML~46 .lut_mask = 64'h000000004444FF44;
defparam \wregval_ML~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N2
dffeas \HexOut[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[6]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \wregval_ML~49 (
// Equation(s):
// \wregval_ML~49_combout  = ( \wregval_M[9]~0_combout  & ( (!\wregval_ML~46_combout  & (((\Equal2~9_combout  & HexOut[6])) # (\wregval_ML~48_combout ))) ) )

	.dataa(!\Equal2~9_combout ),
	.datab(!\wregval_ML~48_combout ),
	.datac(!\wregval_ML~46_combout ),
	.datad(!HexOut[6]),
	.datae(gnd),
	.dataf(!\wregval_M[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~49 .extended_lut = "off";
defparam \wregval_ML~49 .lut_mask = 64'h0000000030703070;
defparam \wregval_ML~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[6]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002402F00000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N41
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N56
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[6]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \wregval_ML~45 (
// Equation(s):
// \wregval_ML~45_combout  = ( dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (((!dmem_rtl_0_bypass[42]) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~8_combout  & (dmem_rtl_0_bypass[42] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( ((!dmem_rtl_0_bypass[42]) # ((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~8_combout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & (!\dmem~8_combout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & dmem_rtl_0_bypass[42]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\dmem~8_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[42]),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~45 .extended_lut = "off";
defparam \wregval_ML~45 .lut_mask = 64'h0040FF73004CFF7F;
defparam \wregval_ML~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \wregval_ML~51 (
// Equation(s):
// \wregval_ML~51_combout  = ( \wregval_ML~49_combout  & ( \wregval_ML~45_combout  & ( \wregval_ML~50_combout  ) ) ) # ( !\wregval_ML~49_combout  & ( \wregval_ML~45_combout  & ( (\wregval_ML~50_combout  & ((!\WideNor0~combout ) # (!\wregval_ML~2_combout ))) 
// ) ) ) # ( \wregval_ML~49_combout  & ( !\wregval_ML~45_combout  & ( \wregval_ML~50_combout  ) ) ) # ( !\wregval_ML~49_combout  & ( !\wregval_ML~45_combout  & ( (\wregval_ML~50_combout  & !\wregval_ML~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\wregval_ML~50_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\wregval_ML~2_combout ),
	.datae(!\wregval_ML~49_combout ),
	.dataf(!\wregval_ML~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~51 .extended_lut = "off";
defparam \wregval_ML~51 .lut_mask = 64'h3300333333303333;
defparam \wregval_ML~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N20
dffeas \wregval_ML[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[6] .is_wysiwyg = "true";
defparam \wregval_ML[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N50
dffeas \regs_rtl_0_bypass[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \regs~15 (
// Equation(s):
// \regs~15_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[19] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[20] & ((regs_rtl_0_bypass[19]))) # (regs_rtl_0_bypass[20] & (\regs_rtl_0|auto_generated|ram_block1a5 )) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[20]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!regs_rtl_0_bypass[19]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~15 .extended_lut = "off";
defparam \regs~15 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \regs~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N3
cyclonev_lcell_comb \regval1_DL[5]_NEW490 (
// Equation(s):
// \regval1_DL[5]_OTERM491  = ( regval1_DL[5] & ( \regs~15_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[5]_NEW490_RTM0492~combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval1_DL[5] & ( \regs~15_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[5]_NEW490_RTM0492~combout  & \regval2_DL~0_combout )) ) ) ) # ( regval1_DL[5] & ( !\regs~15_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[5]_NEW490_RTM0492~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[5]_NEW490_RTM0492~combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval1_DL[5]),
	.dataf(!\regs~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[5]_OTERM491 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[5]_NEW490 .extended_lut = "off";
defparam \regval1_DL[5]_NEW490 .lut_mask = 64'h0000008808080888;
defparam \regval1_DL[5]_NEW490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N4
dffeas \regval1_DL[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[5]_OTERM491 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N38
dffeas \aluimm_DL~_Duplicate_6DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_6DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_6DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_6DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \sxtimm_DL[5]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[5]_OTERM737 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[5]~_Duplicate_27 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[5]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[5]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \aluin2_A[5]~10 (
// Equation(s):
// \aluin2_A[5]~10_combout  = ( \regval2_DL[5]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_6DUPLICATE_q ) # (\sxtimm_DL[5]~_Duplicate_27 ) ) ) # ( !\regval2_DL[5]~DUPLICATE_q  & ( (\aluimm_DL~_Duplicate_6DUPLICATE_q  & \sxtimm_DL[5]~_Duplicate_27 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_DL~_Duplicate_6DUPLICATE_q ),
	.datad(!\sxtimm_DL[5]~_Duplicate_27 ),
	.datae(gnd),
	.dataf(!\regval2_DL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~10 .extended_lut = "off";
defparam \aluin2_A[5]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( \Selector39~0_combout  & ( \aluin2_A[5]~10_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\regval1_DL[5]~DUPLICATE_q  $ (\alufunc_DL[3]~DUPLICATE_q )))) # (\alufunc_DL[0]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & ((!\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( \Selector39~0_combout  & ( !\aluin2_A[5]~10_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!\regval1_DL[5]~DUPLICATE_q ))))) # (\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & (!\regval1_DL[5]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!\alufunc_DL[0]~DUPLICATE_q ),
	.datac(!\regval1_DL[5]~DUPLICATE_q ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!\Selector39~0_combout ),
	.dataf(!\aluin2_A[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h000006E800006A84;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N21
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Add1~113_sumout  & ( (!\Selector41~2_combout  & ((!\Selector44~0_combout ) # ((alufunc_DL[3] & !\Add2~113_sumout )))) ) ) # ( !\Add1~113_sumout  & ( (!\Selector41~2_combout  & ((!alufunc_DL[3]) # ((!\Selector44~0_combout ) # 
// (!\Add2~113_sumout )))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\Selector44~0_combout ),
	.datac(!\Selector41~2_combout ),
	.datad(!\Add2~113_sumout ),
	.datae(gnd),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'hF0E0F0E0D0C0D0C0;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N0
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \Selector41~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((!\Selector41~3_combout ) # (\Selector41~1_combout )) # (\Selector43~0_combout ))) ) ) # ( !\Selector41~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & 
// ((!\Selector41~3_combout ) # (\Selector41~1_combout ))) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector43~0_combout ),
	.datac(!\Selector41~3_combout ),
	.datad(!\Selector41~1_combout ),
	.datae(gnd),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h5055505551555155;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N5
dffeas \aluout_AL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[5] .is_wysiwyg = "true";
defparam \aluout_AL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \pcplus_AL[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[5] .is_wysiwyg = "true";
defparam \pcplus_AL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \wregval_ML~52 (
// Equation(s):
// \wregval_ML~52_combout  = ( \selmemout_AL~q  & ( (\selaluout_AL~DUPLICATE_q  & !aluout_AL[5]) ) ) # ( !\selmemout_AL~q  & ( (!\selaluout_AL~DUPLICATE_q  & ((!pcplus_AL[5]))) # (\selaluout_AL~DUPLICATE_q  & (!aluout_AL[5])) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!aluout_AL[5]),
	.datac(gnd),
	.datad(!pcplus_AL[5]),
	.datae(!\selmemout_AL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~52 .extended_lut = "off";
defparam \wregval_ML~52 .lut_mask = 64'hEE444444EE444444;
defparam \wregval_ML~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N22
dffeas \wregval_ML[5]_NEW_REG138 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG138 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \LedrOut[5]~2 (
// Equation(s):
// \LedrOut[5]~2_combout  = ( !regval2_AL[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[5]~2 .extended_lut = "off";
defparam \LedrOut[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N30
cyclonev_lcell_comb \LedrOut[5]~feeder (
// Equation(s):
// \LedrOut[5]~feeder_combout  = ( \LedrOut[5]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LedrOut[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[5]~feeder .extended_lut = "off";
defparam \LedrOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N31
dffeas \LedrOut[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[5] .is_wysiwyg = "true";
defparam \LedrOut[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N51
cyclonev_lcell_comb \sdata[5]~8 (
// Equation(s):
// \sdata[5]~8_combout  = ( !\SW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[5]~8 .extended_lut = "off";
defparam \sdata[5]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N52
dffeas \sdata[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[5] .is_wysiwyg = "true";
defparam \sdata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \wregval_ML~56 (
// Equation(s):
// \wregval_ML~56_combout  = ( \wregval_ML~0_combout  & ( \Equal2~6_combout  & ( (!LedrOut[5] & ((!\wregval_ML~12_combout ) # ((sdata[5] & \Equal11~0_combout )))) # (LedrOut[5] & (sdata[5] & (\Equal11~0_combout ))) ) ) ) # ( !\wregval_ML~0_combout  & ( 
// \Equal2~6_combout  & ( (sdata[5] & (\Equal11~0_combout  & \wregval_ML~12_combout )) ) ) )

	.dataa(!LedrOut[5]),
	.datab(!sdata[5]),
	.datac(!\Equal11~0_combout ),
	.datad(!\wregval_ML~12_combout ),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~56 .extended_lut = "off";
defparam \wregval_ML~56 .lut_mask = 64'h000000000003AB03;
defparam \wregval_ML~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \HexOut[5]~3 (
// Equation(s):
// \HexOut[5]~3_combout  = ( !regval2_AL[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[5]~3 .extended_lut = "off";
defparam \HexOut[5]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N47
dffeas \HexOut[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[5]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \wregval_ML~53 (
// Equation(s):
// \wregval_ML~53_combout  = ( HexOut[5] & ( \Equal11~0_combout  & ( sdata[5] ) ) ) # ( !HexOut[5] & ( \Equal11~0_combout  & ( ((\Equal2~7_combout  & !aluout_AL[8])) # (sdata[5]) ) ) ) # ( !HexOut[5] & ( !\Equal11~0_combout  & ( (\Equal2~7_combout  & 
// !aluout_AL[8]) ) ) )

	.dataa(gnd),
	.datab(!\Equal2~7_combout ),
	.datac(!sdata[5]),
	.datad(!aluout_AL[8]),
	.datae(!HexOut[5]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~53 .extended_lut = "off";
defparam \wregval_ML~53 .lut_mask = 64'h330000003F0F0F0F;
defparam \wregval_ML~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \wregval_ML~54 (
// Equation(s):
// \wregval_ML~54_combout  = ( tcnt[5] & ( aluout_AL[8] & ( ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((\tlim[5]~DUPLICATE_q )))) # (\Equal2~7_combout ) ) ) ) # ( !tcnt[5] & ( aluout_AL[8] & ( (!\Equal2~7_combout  & 
// ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((\tlim[5]~DUPLICATE_q ))))) ) ) ) # ( tcnt[5] & ( !aluout_AL[8] & ( (!\Equal2~7_combout  & ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & 
// ((\tlim[5]~DUPLICATE_q ))))) ) ) ) # ( !tcnt[5] & ( !aluout_AL[8] & ( (!\Equal2~7_combout  & ((!\wregval_ML~1_combout  & (!\comb~1_combout )) # (\wregval_ML~1_combout  & ((\tlim[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\Equal2~7_combout ),
	.datab(!\comb~1_combout ),
	.datac(!\wregval_ML~1_combout ),
	.datad(!\tlim[5]~DUPLICATE_q ),
	.datae(!tcnt[5]),
	.dataf(!aluout_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~54 .extended_lut = "off";
defparam \wregval_ML~54 .lut_mask = 64'h808A808A808AD5DF;
defparam \wregval_ML~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \wregval_ML~55 (
// Equation(s):
// \wregval_ML~55_combout  = ( \wregval_ML~13_combout  & ( ((!\Equal2~6_combout ) # (\wregval_ML~54_combout )) # (\wregval_ML~53_combout ) ) )

	.dataa(!\wregval_ML~53_combout ),
	.datab(gnd),
	.datac(!\wregval_ML~54_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~55 .extended_lut = "off";
defparam \wregval_ML~55 .lut_mask = 64'h00000000FF5FFF5F;
defparam \wregval_ML~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \wregval_ML~57 (
// Equation(s):
// \wregval_ML~57_combout  = ( !\wregval_ML~55_combout  & ( (\wregval_ML~2_combout  & ((!\wregval_M[9]~0_combout ) # (!\wregval_ML~56_combout ))) ) )

	.dataa(gnd),
	.datab(!\wregval_M[9]~0_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\wregval_ML~56_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~57 .extended_lut = "off";
defparam \wregval_ML~57 .lut_mask = 64'h0F0C0F0C00000000;
defparam \wregval_ML~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \wregval_ML[5]_NEW_REG140 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG140 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[5]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030C4000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N37
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[5]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \wregval_M[5]~10 (
// Equation(s):
// \wregval_M[5]~10_combout  = ( \dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( dmem_rtl_0_bypass[39] ) ) ) # ( !\dmem~8_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[40] & 
// (((dmem_rtl_0_bypass[39])))) # (dmem_rtl_0_bypass[40] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) ) ) ) # ( \dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & 
// ( dmem_rtl_0_bypass[39] ) ) ) # ( !\dmem~8_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[40] & (((dmem_rtl_0_bypass[39])))) # (dmem_rtl_0_bypass[40] & (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!dmem_rtl_0_bypass[39]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!dmem_rtl_0_bypass[40]),
	.datae(!\dmem~8_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~10 .extended_lut = "off";
defparam \wregval_M[5]~10 .lut_mask = 64'h33503333335F3333;
defparam \wregval_M[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \wregval_ML[5]_NEW_REG136 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM137 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG136 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \always13~0_RTM0144 (
// Equation(s):
// \always13~0_RTM0144_combout  = !\always13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always13~0_RTM0144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always13~0_RTM0144 .extended_lut = "off";
defparam \always13~0_RTM0144 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \always13~0_RTM0144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N58
dffeas \wregval_ML[5]_NEW_REG142 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\always13~0_RTM0144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[5]_OTERM143 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[5]_NEW_REG142 .is_wysiwyg = "true";
defparam \wregval_ML[5]_NEW_REG142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \wregval_ML~58 (
// Equation(s):
// \wregval_ML~58_combout  = ( \wregval_ML[5]_OTERM143  & ( (!\wregval_ML[5]_OTERM139  & ((!\wregval_ML[5]_OTERM141 ) # ((!\wregval_ML[25]_OTERM97~DUPLICATE_q  & \wregval_ML[5]_OTERM137 )))) ) )

	.dataa(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datab(!\wregval_ML[5]_OTERM139 ),
	.datac(!\wregval_ML[5]_OTERM141 ),
	.datad(!\wregval_ML[5]_OTERM137 ),
	.datae(gnd),
	.dataf(!\wregval_ML[5]_OTERM143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~58 .extended_lut = "off";
defparam \wregval_ML~58 .lut_mask = 64'h00000000C0C8C0C8;
defparam \wregval_ML~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N26
dffeas \regs_rtl_0_bypass[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \regs~8 (
// Equation(s):
// \regs~8_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[11] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[12] & ((regs_rtl_0_bypass[11]))) # (regs_rtl_0_bypass[12] & (\regs_rtl_0|auto_generated|ram_block1a1 )) ) )

	.dataa(!regs_rtl_0_bypass[12]),
	.datab(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!regs_rtl_0_bypass[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~8 .extended_lut = "off";
defparam \regs~8 .lut_mask = 64'h1B1B1B1B0F0F0F0F;
defparam \regs~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \regval1_DL[1]_NEW511 (
// Equation(s):
// \regval1_DL[1]_OTERM512  = ( regval1_DL[1] & ( !\isnop_D~0_combout  & ( (!\regval1_DL[1]_NEW511_RTM0513~combout  & (((\regval2_DL~0_combout  & \regs~8_combout )) # (\always3~2_combout ))) ) ) ) # ( !regval1_DL[1] & ( !\isnop_D~0_combout  & ( 
// (!\regval1_DL[1]_NEW511_RTM0513~combout  & (\regval2_DL~0_combout  & \regs~8_combout )) ) ) )

	.dataa(!\regval1_DL[1]_NEW511_RTM0513~combout ),
	.datab(!\always3~2_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regs~8_combout ),
	.datae(!regval1_DL[1]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[1]_OTERM512 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[1]_NEW511 .extended_lut = "off";
defparam \regval1_DL[1]_NEW511 .lut_mask = 64'h000A222A00000000;
defparam \regval1_DL[1]_NEW511 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N55
dffeas \regval1_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[1]_OTERM512 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[1] .is_wysiwyg = "true";
defparam \regval1_DL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N21
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \aluin2_A[0]~0_combout  & ( regval1_DL[3] & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[0]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( regval1_DL[3] & ( 
// (!\aluin2_A[1]~1_combout ) # (regval1_DL[1]) ) ) ) # ( \aluin2_A[0]~0_combout  & ( !regval1_DL[3] & ( (!\aluin2_A[1]~1_combout  & (regval1_DL[2])) # (\aluin2_A[1]~1_combout  & ((\regval1_DL[0]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[0]~0_combout  & ( 
// !regval1_DL[3] & ( (\aluin2_A[1]~1_combout  & regval1_DL[1]) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[1]),
	.datac(!regval1_DL[2]),
	.datad(!\regval1_DL[0]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~0_combout ),
	.dataf(!regval1_DL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N9
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( \Selector43~1_combout  & ( \ShiftLeft0~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(gnd),
	.dataf(!\Selector43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N0
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( \Selector43~5_combout  & ( \Selector43~4_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector43~5_combout  & ( \Selector43~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (\Selector43~2_combout  & !\ShiftRight0~8_combout 
// )) ) ) ) # ( \Selector43~5_combout  & ( !\Selector43~4_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector43~5_combout  & ( !\Selector43~4_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector43~2_combout ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(gnd),
	.datae(!\Selector43~5_combout ),
	.dataf(!\Selector43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'h5555555510105555;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N47
dffeas \aluout_AL[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[3] .is_wysiwyg = "true";
defparam \aluout_AL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \wregval_ML~14 (
// Equation(s):
// \wregval_ML~14_combout  = ( aluout_AL[3] & ( (!\always13~0_combout  & (((pcplus_AL[3]) # (\selmemout_AL~q )) # (\selaluout_AL~DUPLICATE_q ))) ) ) # ( !aluout_AL[3] & ( (!\selaluout_AL~DUPLICATE_q  & (!\always13~0_combout  & ((pcplus_AL[3]) # 
// (\selmemout_AL~q )))) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!\selmemout_AL~q ),
	.datac(!pcplus_AL[3]),
	.datad(!\always13~0_combout ),
	.datae(gnd),
	.dataf(!aluout_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~14 .extended_lut = "off";
defparam \wregval_ML~14 .lut_mask = 64'h2A002A007F007F00;
defparam \wregval_ML~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N14
dffeas \wregval_ML[3]_NEW_REG150 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM151 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG150 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG150 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N36
cyclonev_lcell_comb \kdata[3]~1 (
// Equation(s):
// \kdata[3]~1_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kdata[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kdata[3]~1 .extended_lut = "off";
defparam \kdata[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \kdata[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N37
dffeas \kdata[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(kdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[3] .is_wysiwyg = "true";
defparam \kdata[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \sdata[3]~2 (
// Equation(s):
// \sdata[3]~2_combout  = ( !\SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[3]~2 .extended_lut = "off";
defparam \sdata[3]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \sdata[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \sdata[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[3] .is_wysiwyg = "true";
defparam \sdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N54
cyclonev_lcell_comb \LedrOut[3]~1 (
// Equation(s):
// \LedrOut[3]~1_combout  = ( !regval2_AL[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[3]~1 .extended_lut = "off";
defparam \LedrOut[3]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \LedrOut[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N55
dffeas \LedrOut[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[3]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[3] .is_wysiwyg = "true";
defparam \LedrOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = ( \wregval_ML~12_combout  & ( \wregval_M[9]~0_combout  & ( (!\Equal2~6_combout  & (((LedrOut[3])))) # (\Equal2~6_combout  & ((!sdata[3]) # ((!\Equal11~0_combout )))) ) ) ) # ( !\wregval_ML~12_combout  & ( \wregval_M[9]~0_combout  & ( 
// (LedrOut[3] & ((!sdata[3]) # ((!\Equal2~6_combout ) # (!\Equal11~0_combout )))) ) ) )

	.dataa(!sdata[3]),
	.datab(!LedrOut[3]),
	.datac(!\Equal2~6_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(!\wregval_ML~12_combout ),
	.dataf(!\wregval_M[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~12 .extended_lut = "off";
defparam \comb~12 .lut_mask = 64'h0000000033323F3A;
defparam \comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \comb~13 (
// Equation(s):
// \comb~13_combout  = ( !\comb~12_combout  & ( (!\wregval_ML~13_combout  & (((\WideNor0~combout  & kdata[3])) # (\wregval_M[9]~0_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\wregval_M[9]~0_combout ),
	.datac(!\wregval_ML~13_combout ),
	.datad(!kdata[3]),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~13 .extended_lut = "off";
defparam \comb~13 .lut_mask = 64'h3070307000000000;
defparam \comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( aluout_AL[8] & ( \Equal2~7_combout  & ( tcnt[3] ) ) ) # ( aluout_AL[8] & ( !\Equal2~7_combout  & ( (!\wregval_ML~1_combout  & ((!\comb~1_combout ))) # (\wregval_ML~1_combout  & (tlim[3])) ) ) ) # ( !aluout_AL[8] & ( 
// !\Equal2~7_combout  & ( (!\wregval_ML~1_combout  & ((!\comb~1_combout ))) # (\wregval_ML~1_combout  & (tlim[3])) ) ) )

	.dataa(!tcnt[3]),
	.datab(!tlim[3]),
	.datac(!\wregval_ML~1_combout ),
	.datad(!\comb~1_combout ),
	.datae(!aluout_AL[8]),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "off";
defparam \comb~11 .lut_mask = 64'hF303F30300005555;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \HexOut[3]~2 (
// Equation(s):
// \HexOut[3]~2_combout  = ( !regval2_AL[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[3]~2 .extended_lut = "off";
defparam \HexOut[3]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \HexOut[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[3]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( \Equal11~0_combout  & ( ((\Equal2~7_combout  & (!HexOut[3] & !aluout_AL[8]))) # (sdata[3]) ) ) # ( !\Equal11~0_combout  & ( (\Equal2~7_combout  & (!HexOut[3] & !aluout_AL[8])) ) )

	.dataa(!sdata[3]),
	.datab(!\Equal2~7_combout ),
	.datac(!HexOut[3]),
	.datad(!aluout_AL[8]),
	.datae(gnd),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h3000300075557555;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \comb~14 (
// Equation(s):
// \comb~14_combout  = ( \comb~11_combout  & ( \comb~10_combout  & ( (!\wregval_ML~13_combout  & !\comb~13_combout ) ) ) ) # ( !\comb~11_combout  & ( \comb~10_combout  & ( (!\wregval_ML~13_combout  & !\comb~13_combout ) ) ) ) # ( \comb~11_combout  & ( 
// !\comb~10_combout  & ( (!\wregval_ML~13_combout  & !\comb~13_combout ) ) ) ) # ( !\comb~11_combout  & ( !\comb~10_combout  & ( (!\comb~13_combout  & ((!\wregval_ML~13_combout ) # (\Equal2~6_combout ))) ) ) )

	.dataa(!\wregval_ML~13_combout ),
	.datab(gnd),
	.datac(!\comb~13_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(!\comb~11_combout ),
	.dataf(!\comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~14 .extended_lut = "off";
defparam \comb~14 .lut_mask = 64'hA0F0A0A0A0A0A0A0;
defparam \comb~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N4
dffeas \wregval_ML[3]_NEW_REG148 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\comb~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM149 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG148 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG148 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[3]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[3]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040515555555541900000000000000000";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( dmem_rtl_0_bypass[36] & ( \dmem~8_combout  & ( dmem_rtl_0_bypass[35] ) ) ) # ( !dmem_rtl_0_bypass[36] & ( \dmem~8_combout  & ( dmem_rtl_0_bypass[35] ) ) ) # ( dmem_rtl_0_bypass[36] & ( !\dmem~8_combout  & ( 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[36] & ( 
// !\dmem~8_combout  & ( dmem_rtl_0_bypass[35] ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!dmem_rtl_0_bypass[35]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[36]),
	.dataf(!\dmem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h0F0F33550F0F0F0F;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \wregval_ML[3]_NEW_REG146 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\comb~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregval_ML[3]_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[3]_NEW_REG146 .is_wysiwyg = "true";
defparam \wregval_ML[3]_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \wregval_ML~15 (
// Equation(s):
// \wregval_ML~15_combout  = ( \wregval_ML[3]_OTERM147  & ( \wregval_ML[25]_OTERM97~DUPLICATE_q  & ( (\wregval_ML[3]_OTERM151  & ((!\wregval_ML[25]_OTERM99~DUPLICATE_q ) # (!\wregval_ML[3]_OTERM149 ))) ) ) ) # ( !\wregval_ML[3]_OTERM147  & ( 
// \wregval_ML[25]_OTERM97~DUPLICATE_q  & ( (\wregval_ML[3]_OTERM151  & ((!\wregval_ML[25]_OTERM99~DUPLICATE_q ) # (!\wregval_ML[3]_OTERM149 ))) ) ) ) # ( \wregval_ML[3]_OTERM147  & ( !\wregval_ML[25]_OTERM97~DUPLICATE_q  & ( \wregval_ML[3]_OTERM151  ) ) ) # 
// ( !\wregval_ML[3]_OTERM147  & ( !\wregval_ML[25]_OTERM97~DUPLICATE_q  & ( (\wregval_ML[3]_OTERM151  & ((!\wregval_ML[25]_OTERM99~DUPLICATE_q ) # (!\wregval_ML[3]_OTERM149 ))) ) ) )

	.dataa(!\wregval_ML[25]_OTERM99~DUPLICATE_q ),
	.datab(!\wregval_ML[3]_OTERM151 ),
	.datac(!\wregval_ML[3]_OTERM149 ),
	.datad(gnd),
	.datae(!\wregval_ML[3]_OTERM147 ),
	.dataf(!\wregval_ML[25]_OTERM97~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~15 .extended_lut = "off";
defparam \wregval_ML~15 .lut_mask = 64'h3232333332323232;
defparam \wregval_ML~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N49
dffeas \regs_rtl_1_bypass[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_ML~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \regs_rtl_1_bypass[16]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \regs_rtl_1_bypass[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \regs~11 (
// Equation(s):
// \regs~11_combout  = ( \regs~1_combout  & ( regs_rtl_1_bypass[15] ) ) # ( !\regs~1_combout  & ( (!regs_rtl_1_bypass[16] & (regs_rtl_1_bypass[15])) # (regs_rtl_1_bypass[16] & ((\regs_rtl_1|auto_generated|ram_block1a3 ))) ) )

	.dataa(!regs_rtl_1_bypass[15]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[16]),
	.datad(!\regs_rtl_1|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\regs~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~11 .extended_lut = "off";
defparam \regs~11 .lut_mask = 64'h505F505F55555555;
defparam \regs~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N3
cyclonev_lcell_comb \regval2_DL[3]_NEW502 (
// Equation(s):
// \regval2_DL[3]_OTERM503  = ( \regs~11_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[3]_NEW502_RTM0504~combout  & (((\always3~2_combout  & \regval2_DL[3]~DUPLICATE_q )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\regs~11_combout  & ( !\isnop_D~0_combout 
//  & ( (!\regval2_DL[3]_NEW502_RTM0504~combout  & (\always3~2_combout  & \regval2_DL[3]~DUPLICATE_q )) ) ) )

	.dataa(!\regval2_DL[3]_NEW502_RTM0504~combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regval2_DL[3]~DUPLICATE_q ),
	.datae(!\regs~11_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[3]_OTERM503 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[3]_NEW502 .extended_lut = "off";
defparam \regval2_DL[3]_NEW502 .lut_mask = 64'h000A222A00000000;
defparam \regval2_DL[3]_NEW502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N26
dffeas \regval2_DL[3]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[3]_OTERM503 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[3]~_Duplicate_42 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[3]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[3]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N51
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \regval2_DL[3]~_Duplicate_42  & ( (!\aluimm_DL~_Duplicate_18DUPLICATE_q ) # ((\sxtimm_DL[3]~_Duplicate_24DUPLICATE_q ) # (\sxtimm_DL[2]~_Duplicate_25DUPLICATE_q )) ) ) # ( !\regval2_DL[3]~_Duplicate_42  & ( 
// (!\aluimm_DL~_Duplicate_18DUPLICATE_q  & (regval2_DL[2])) # (\aluimm_DL~_Duplicate_18DUPLICATE_q  & (((\sxtimm_DL[3]~_Duplicate_24DUPLICATE_q ) # (\sxtimm_DL[2]~_Duplicate_25DUPLICATE_q )))) ) )

	.dataa(!\aluimm_DL~_Duplicate_18DUPLICATE_q ),
	.datab(!regval2_DL[2]),
	.datac(!\sxtimm_DL[2]~_Duplicate_25DUPLICATE_q ),
	.datad(!\sxtimm_DL[3]~_Duplicate_24DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[3]~_Duplicate_42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h27772777AFFFAFFF;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N27
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~4_combout  & ( \ShiftRight0~6_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & (\ShiftRight0~5_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftRight0~10_combout )))) ) ) ) # ( 
// !\ShiftRight0~4_combout  & ( \ShiftRight0~6_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~5_combout  & ((\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftRight0~10_combout )))) ) ) ) # ( 
// \ShiftRight0~4_combout  & ( !\ShiftRight0~6_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~5_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftRight0~10_combout  & \aluin2_A[2]~2_combout )))) ) ) ) # ( 
// !\ShiftRight0~4_combout  & ( !\ShiftRight0~6_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & (\ShiftRight0~5_combout )) # (\aluin2_A[3]~3_combout  & ((\ShiftRight0~10_combout ))))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~4_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h0047CC473347FF47;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N18
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( !\aluin2_A[4]~4_combout  & ( ((\Selector43~0_combout  & ((!\ShiftRight0~8_combout  & (\ShiftRight0~45_combout )) # (\ShiftRight0~8_combout  & ((regval1_DL[31])))))) ) ) # ( \aluin2_A[4]~4_combout  & ( (\Selector43~0_combout  & 
// ((!\ShiftLeft0~4_combout  & ((!\ShiftRight0~8_combout  & (\ShiftRight0~9_combout )) # (\ShiftRight0~8_combout  & ((regval1_DL[31]))))) # (\ShiftLeft0~4_combout  & (((regval1_DL[31])))))) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\Selector43~0_combout ),
	.datae(!\aluin2_A[4]~4_combout ),
	.dataf(!regval1_DL[31]),
	.datag(!\ShiftRight0~45_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "on";
defparam \Selector34~5 .lut_mask = 64'h000C0008003F007F;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N15
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \Add1~89_sumout  & ( (\Selector44~0_combout  & !alufunc_DL[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector44~0_combout ),
	.datad(!alufunc_DL[3]),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h000000000F000F00;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N54
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \Add2~89_sumout  & ( \Selector34~0_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Add2~89_sumout  & ( \Selector34~0_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( \Add2~89_sumout  & ( !\Selector34~0_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & (((!\Selector34~2_combout ) # (\Selector37~6_combout )) # (\Selector34~5_combout ))) ) ) ) # ( !\Add2~89_sumout  & ( !\Selector34~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector34~2_combout ) # 
// (\Selector34~5_combout ))) ) ) )

	.dataa(!\Selector34~5_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector37~6_combout ),
	.datad(!\Selector34~2_combout ),
	.datae(!\Add2~89_sumout ),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'h3311331333333333;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N56
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[27] & ( (dmem_rtl_0_bypass[22] & dmem_rtl_0_bypass[28]) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[27] & ( (!dmem_rtl_0_bypass[22] & dmem_rtl_0_bypass[28]) ) ) ) # ( 
// dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[27] & ( (dmem_rtl_0_bypass[22] & !dmem_rtl_0_bypass[28]) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[27] & ( (!dmem_rtl_0_bypass[22] & !dmem_rtl_0_bypass[28]) ) ) )

	.dataa(!dmem_rtl_0_bypass[22]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[28]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'hA0A050500A0A0505;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N2
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N44
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N8
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N53
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N6
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( dmem_rtl_0_bypass[3] & ( (dmem_rtl_0_bypass[4] & (!dmem_rtl_0_bypass[10] $ (dmem_rtl_0_bypass[9]))) ) ) # ( !dmem_rtl_0_bypass[3] & ( (!dmem_rtl_0_bypass[4] & (!dmem_rtl_0_bypass[10] $ (dmem_rtl_0_bypass[9]))) ) )

	.dataa(!dmem_rtl_0_bypass[4]),
	.datab(!dmem_rtl_0_bypass[10]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[9]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'h8822882244114411;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[0]~feeder_combout  = ( \MemWE~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N26
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N43
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_AL[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N2
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( dmem_rtl_0_bypass[5] & ( dmem_rtl_0_bypass[8] & ( (dmem_rtl_0_bypass[6] & dmem_rtl_0_bypass[7]) ) ) ) # ( !dmem_rtl_0_bypass[5] & ( dmem_rtl_0_bypass[8] & ( (!dmem_rtl_0_bypass[6] & dmem_rtl_0_bypass[7]) ) ) ) # ( dmem_rtl_0_bypass[5] 
// & ( !dmem_rtl_0_bypass[8] & ( (dmem_rtl_0_bypass[6] & !dmem_rtl_0_bypass[7]) ) ) ) # ( !dmem_rtl_0_bypass[5] & ( !dmem_rtl_0_bypass[8] & ( (!dmem_rtl_0_bypass[6] & !dmem_rtl_0_bypass[7]) ) ) )

	.dataa(!dmem_rtl_0_bypass[6]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[5]),
	.dataf(!dmem_rtl_0_bypass[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'hA0A050500A0A0505;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \dmem~7 (
// Equation(s):
// \dmem~7_combout  = ( \dmem~6_combout  & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[2] $ (dmem_rtl_0_bypass[1]))) ) )

	.dataa(!dmem_rtl_0_bypass[0]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[2]),
	.datad(!dmem_rtl_0_bypass[1]),
	.datae(gnd),
	.dataf(!\dmem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~7 .extended_lut = "off";
defparam \dmem~7 .lut_mask = 64'h0000000050055005;
defparam \dmem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N50
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N1
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector38~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N27
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[13] & ( dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]) ) ) ) # ( !dmem_rtl_0_bypass[13] & ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]) ) ) )

	.dataa(!dmem_rtl_0_bypass[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[11]),
	.datae(!dmem_rtl_0_bypass[13]),
	.dataf(!dmem_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'hAA5500000000AA55;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N41
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N43
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N59
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N49
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N54
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[17] & ( dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[19] & dmem_rtl_0_bypass[18]) ) ) ) # ( !dmem_rtl_0_bypass[17] & ( dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[19] & !dmem_rtl_0_bypass[18]) ) ) ) # ( 
// dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[19] & dmem_rtl_0_bypass[18]) ) ) ) # ( !dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[19] & !dmem_rtl_0_bypass[18]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[19]),
	.datac(!dmem_rtl_0_bypass[18]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[17]),
	.dataf(!dmem_rtl_0_bypass[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'hC0C00C0C30300303;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N14
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N59
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_AL[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N56
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N54
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[25] & ( dmem_rtl_0_bypass[26] & ( !dmem_rtl_0_bypass[24] $ (dmem_rtl_0_bypass[23]) ) ) ) # ( !dmem_rtl_0_bypass[25] & ( !dmem_rtl_0_bypass[26] & ( !dmem_rtl_0_bypass[24] $ (dmem_rtl_0_bypass[23]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[24]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[23]),
	.datae(!dmem_rtl_0_bypass[25]),
	.dataf(!dmem_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'hCC3300000000CC33;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( \dmem~1_combout  & ( \dmem~2_combout  & ( (\dmem~0_combout  & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(!dmem_rtl_0_bypass[15]),
	.datac(!\dmem~0_combout ),
	.datad(gnd),
	.datae(!\dmem~1_combout ),
	.dataf(!\dmem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'h0000000000000909;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \dmem~8 (
// Equation(s):
// \dmem~8_combout  = ( \dmem~3_combout  & ( (\dmem~4_combout  & (\dmem~5_combout  & \dmem~7_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem~4_combout ),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem~7_combout ),
	.datae(gnd),
	.dataf(!\dmem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~8 .extended_lut = "off";
defparam \dmem~8 .lut_mask = 64'h0000000000030003;
defparam \dmem~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[1]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029CE21DDD7775557080000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[1]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \wregval_M[1]~1 (
// Equation(s):
// \wregval_M[1]~1_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( ((dmem_rtl_0_bypass[32] & !\dmem~8_combout )) # (dmem_rtl_0_bypass[31]) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32] & (dmem_rtl_0_bypass[31])) # (dmem_rtl_0_bypass[32] & ((!\dmem~8_combout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[31])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32] & 
// (dmem_rtl_0_bypass[31])) # (dmem_rtl_0_bypass[32] & ((!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~8_combout  & (dmem_rtl_0_bypass[31])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (dmem_rtl_0_bypass[31] & ((!dmem_rtl_0_bypass[32]) # (\dmem~8_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[32]),
	.datab(!dmem_rtl_0_bypass[31]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~8_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~1 .extended_lut = "off";
defparam \wregval_M[1]~1 .lut_mask = 64'h2233723327337733;
defparam \wregval_M[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \pcplus_AL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[1] .is_wysiwyg = "true";
defparam \pcplus_AL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \wregval_ML~31 (
// Equation(s):
// \wregval_ML~31_combout  = ( pcplus_AL[1] & ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[1]) ) ) ) # ( !pcplus_AL[1] & ( \selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & aluout_AL[1]) ) ) ) # ( pcplus_AL[1] & ( 
// !\selaluout_AL~DUPLICATE_q  & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[1] & ( !\selaluout_AL~DUPLICATE_q  & ( (!\always13~0_combout  & \selmemout_AL~q ) ) ) )

	.dataa(!\always13~0_combout ),
	.datab(!\selmemout_AL~q ),
	.datac(!aluout_AL[1]),
	.datad(gnd),
	.datae(!pcplus_AL[1]),
	.dataf(!\selaluout_AL~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~31 .extended_lut = "off";
defparam \wregval_ML~31 .lut_mask = 64'h2222AAAA0A0A0A0A;
defparam \wregval_ML~31 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \kdata[1]~3 (
// Equation(s):
// \kdata[1]~3_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kdata[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kdata[1]~3 .extended_lut = "off";
defparam \kdata[1]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \kdata[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N59
dffeas \kdata[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(kdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[1] .is_wysiwyg = "true";
defparam \kdata[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \sdata[1]~4 (
// Equation(s):
// \sdata[1]~4_combout  = ( !\SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[1]~4 .extended_lut = "off";
defparam \sdata[1]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \sdata[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[1] .is_wysiwyg = "true";
defparam \sdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \wregval_ML~23 (
// Equation(s):
// \wregval_ML~23_combout  = ( \Equal2~6_combout  & ( (!aluout_AL[2] & (\Equal10~0_combout  & ((!\aluout_AL[4]~DUPLICATE_q ) # (sdata[1])))) ) )

	.dataa(!\aluout_AL[4]~DUPLICATE_q ),
	.datab(!sdata[1]),
	.datac(!aluout_AL[2]),
	.datad(!\Equal10~0_combout ),
	.datae(!\Equal2~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~23 .extended_lut = "off";
defparam \wregval_ML~23 .lut_mask = 64'h000000B0000000B0;
defparam \wregval_ML~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \tctl~0 (
// Equation(s):
// \tctl~0_combout  = ( regval2_AL[0] & ( \Equal2~6_combout  & ( (tctl[0] & ((!\Equal14~0_combout ) # (\wrmem_M~combout ))) ) ) ) # ( !regval2_AL[0] & ( \Equal2~6_combout  & ( (tctl[0] & ((!\wrmem_M~combout  & ((!\Equal14~0_combout ))) # (\wrmem_M~combout  & 
// (!\comb~1_combout )))) ) ) ) # ( regval2_AL[0] & ( !\Equal2~6_combout  & ( tctl[0] ) ) ) # ( !regval2_AL[0] & ( !\Equal2~6_combout  & ( tctl[0] ) ) )

	.dataa(!tctl[0]),
	.datab(!\wrmem_M~combout ),
	.datac(!\comb~1_combout ),
	.datad(!\Equal14~0_combout ),
	.datae(!regval2_AL[0]),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tctl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tctl~0 .extended_lut = "off";
defparam \tctl~0 .lut_mask = 64'h5555555554105511;
defparam \tctl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \tctl~1 (
// Equation(s):
// \tctl~1_combout  = ( \always10~7_combout  & ( \always10~5_combout  & ( ((\Equal4~8_combout  & (\always10~14_combout  & \always10~6_combout ))) # (\tctl~0_combout ) ) ) ) # ( !\always10~7_combout  & ( \always10~5_combout  & ( \tctl~0_combout  ) ) ) # ( 
// \always10~7_combout  & ( !\always10~5_combout  & ( \tctl~0_combout  ) ) ) # ( !\always10~7_combout  & ( !\always10~5_combout  & ( \tctl~0_combout  ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\always10~14_combout ),
	.datac(!\always10~6_combout ),
	.datad(!\tctl~0_combout ),
	.datae(!\always10~7_combout ),
	.dataf(!\always10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tctl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tctl~1 .extended_lut = "off";
defparam \tctl~1 .lut_mask = 64'h00FF00FF00FF01FF;
defparam \tctl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N16
dffeas \tctl[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tctl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tctl[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tctl[0] .is_wysiwyg = "true";
defparam \tctl[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \tctl~2 (
// Equation(s):
// \tctl~2_combout  = ( \Equal2~6_combout  & ( \Equal14~0_combout  & ( (\wrmem_M~combout  & (tctl[1] & ((!\comb~1_combout ) # (regval2_AL[1])))) ) ) ) # ( !\Equal2~6_combout  & ( \Equal14~0_combout  & ( tctl[1] ) ) ) # ( \Equal2~6_combout  & ( 
// !\Equal14~0_combout  & ( (tctl[1] & ((!\wrmem_M~combout ) # ((!\comb~1_combout ) # (regval2_AL[1])))) ) ) ) # ( !\Equal2~6_combout  & ( !\Equal14~0_combout  & ( tctl[1] ) ) )

	.dataa(!\wrmem_M~combout ),
	.datab(!\comb~1_combout ),
	.datac(!regval2_AL[1]),
	.datad(!tctl[1]),
	.datae(!\Equal2~6_combout ),
	.dataf(!\Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tctl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tctl~2 .extended_lut = "off";
defparam \tctl~2 .lut_mask = 64'h00FF00EF00FF0045;
defparam \tctl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \always10~15 (
// Equation(s):
// \always10~15_combout  = ( \Add5~69_sumout  & ( (tcnt[16] & (!tcnt[17] $ (\Add5~73_sumout ))) ) ) # ( !\Add5~69_sumout  & ( (!tcnt[16] & (!tcnt[17] $ (\Add5~73_sumout ))) ) )

	.dataa(gnd),
	.datab(!tcnt[17]),
	.datac(!\Add5~73_sumout ),
	.datad(!tcnt[16]),
	.datae(gnd),
	.dataf(!\Add5~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~15 .extended_lut = "off";
defparam \always10~15 .lut_mask = 64'hC300C30000C300C3;
defparam \always10~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \always10~16 (
// Equation(s):
// \always10~16_combout  = ( \Add5~77_sumout  & ( \always10~15_combout  & ( (tcnt[22] & (!tcnt[27] $ (\Add5~65_sumout ))) ) ) ) # ( !\Add5~77_sumout  & ( \always10~15_combout  & ( (!tcnt[22] & (!tcnt[27] $ (\Add5~65_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!tcnt[27]),
	.datac(!\Add5~65_sumout ),
	.datad(!tcnt[22]),
	.datae(!\Add5~77_sumout ),
	.dataf(!\always10~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~16 .extended_lut = "off";
defparam \always10~16 .lut_mask = 64'h00000000C30000C3;
defparam \always10~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \always10~17 (
// Equation(s):
// \always10~17_combout  = ( \Add5~109_sumout  & ( \Add5~105_sumout  & ( (tcnt[12] & (tcnt[11] & \always10~12_combout )) ) ) ) # ( !\Add5~109_sumout  & ( \Add5~105_sumout  & ( (!tcnt[12] & (tcnt[11] & \always10~12_combout )) ) ) ) # ( \Add5~109_sumout  & ( 
// !\Add5~105_sumout  & ( (tcnt[12] & (!tcnt[11] & \always10~12_combout )) ) ) ) # ( !\Add5~109_sumout  & ( !\Add5~105_sumout  & ( (!tcnt[12] & (!tcnt[11] & \always10~12_combout )) ) ) )

	.dataa(gnd),
	.datab(!tcnt[12]),
	.datac(!tcnt[11]),
	.datad(!\always10~12_combout ),
	.datae(!\Add5~109_sumout ),
	.dataf(!\Add5~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~17 .extended_lut = "off";
defparam \always10~17 .lut_mask = 64'h00C00030000C0003;
defparam \always10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \always10~18 (
// Equation(s):
// \always10~18_combout  = ( \Add5~113_sumout  & ( \Add5~89_sumout  & ( (\always10~10_combout  & (tcnt[19] & (tcnt[18] & \always10~17_combout ))) ) ) ) # ( !\Add5~113_sumout  & ( \Add5~89_sumout  & ( (\always10~10_combout  & (!tcnt[19] & (tcnt[18] & 
// \always10~17_combout ))) ) ) ) # ( \Add5~113_sumout  & ( !\Add5~89_sumout  & ( (\always10~10_combout  & (tcnt[19] & (!tcnt[18] & \always10~17_combout ))) ) ) ) # ( !\Add5~113_sumout  & ( !\Add5~89_sumout  & ( (\always10~10_combout  & (!tcnt[19] & 
// (!tcnt[18] & \always10~17_combout ))) ) ) )

	.dataa(!\always10~10_combout ),
	.datab(!tcnt[19]),
	.datac(!tcnt[18]),
	.datad(!\always10~17_combout ),
	.datae(!\Add5~113_sumout ),
	.dataf(!\Add5~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~18 .extended_lut = "off";
defparam \always10~18 .lut_mask = 64'h0040001000040001;
defparam \always10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = ( \Add5~57_sumout  & ( !tcnt[28] ) ) # ( !\Add5~57_sumout  & ( tcnt[28] ) )

	.dataa(!tcnt[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~2 .extended_lut = "off";
defparam \Equal5~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \always10~19 (
// Equation(s):
// \always10~19_combout  = ( \always10~18_combout  & ( !\Equal5~2_combout  & ( (\always10~16_combout  & (\always10~9_combout  & (!tcnt[29] $ (\Add5~61_sumout )))) ) ) )

	.dataa(!\always10~16_combout ),
	.datab(!tcnt[29]),
	.datac(!\Add5~61_sumout ),
	.datad(!\always10~9_combout ),
	.datae(!\always10~18_combout ),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~19 .extended_lut = "off";
defparam \always10~19 .lut_mask = 64'h0000004100000000;
defparam \always10~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \tctl~3 (
// Equation(s):
// \tctl~3_combout  = ( \always10~19_combout  & ( \always10~6_combout  & ( (!\always10~5_combout  & (((\tctl~2_combout )))) # (\always10~5_combout  & ((!\Equal4~8_combout  & ((\tctl~2_combout ))) # (\Equal4~8_combout  & (tctl[0])))) ) ) ) # ( 
// !\always10~19_combout  & ( \always10~6_combout  & ( \tctl~2_combout  ) ) ) # ( \always10~19_combout  & ( !\always10~6_combout  & ( \tctl~2_combout  ) ) ) # ( !\always10~19_combout  & ( !\always10~6_combout  & ( \tctl~2_combout  ) ) )

	.dataa(!\always10~5_combout ),
	.datab(!\Equal4~8_combout ),
	.datac(!tctl[0]),
	.datad(!\tctl~2_combout ),
	.datae(!\always10~19_combout ),
	.dataf(!\always10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tctl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tctl~3 .extended_lut = "off";
defparam \tctl~3 .lut_mask = 64'h00FF00FF00FF01EF;
defparam \tctl~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \tctl[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tctl~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tctl[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tctl[1] .is_wysiwyg = "true";
defparam \tctl[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \wregval_ML~28 (
// Equation(s):
// \wregval_ML~28_combout  = ( \wregval_ML~1_combout  & ( \comb~1_combout  & ( (!\Equal2~7_combout  & \tlim[1]~DUPLICATE_q ) ) ) ) # ( !\wregval_ML~1_combout  & ( \comb~1_combout  & ( (!\Equal2~7_combout  & tctl[1]) ) ) ) # ( \wregval_ML~1_combout  & ( 
// !\comb~1_combout  & ( (!\Equal2~7_combout  & \tlim[1]~DUPLICATE_q ) ) ) )

	.dataa(!\Equal2~7_combout ),
	.datab(!tctl[1]),
	.datac(!\tlim[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~28 .extended_lut = "off";
defparam \wregval_ML~28 .lut_mask = 64'h00000A0A22220A0A;
defparam \wregval_ML~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N12
cyclonev_lcell_comb \LedrOut[1]~0 (
// Equation(s):
// \LedrOut[1]~0_combout  = ( !regval2_AL[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[1]~0 .extended_lut = "off";
defparam \LedrOut[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LedrOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N13
dffeas \LedrOut[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[1] .is_wysiwyg = "true";
defparam \LedrOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \wregval_ML~25 (
// Equation(s):
// \wregval_ML~25_combout  = ( \wregval_ML~0_combout  & ( LedrOut[1] ) ) # ( !\wregval_ML~0_combout  & ( LedrOut[1] & ( (\aluout_AL[4]~DUPLICATE_q  & (aluout_AL[2] & \Equal10~0_combout )) ) ) ) # ( \wregval_ML~0_combout  & ( !LedrOut[1] & ( 
// (\aluout_AL[4]~DUPLICATE_q  & (aluout_AL[2] & \Equal10~0_combout )) ) ) ) # ( !\wregval_ML~0_combout  & ( !LedrOut[1] & ( (\aluout_AL[4]~DUPLICATE_q  & (aluout_AL[2] & \Equal10~0_combout )) ) ) )

	.dataa(!\aluout_AL[4]~DUPLICATE_q ),
	.datab(!aluout_AL[2]),
	.datac(!\Equal10~0_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!LedrOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~25 .extended_lut = "off";
defparam \wregval_ML~25 .lut_mask = 64'h010101010101FFFF;
defparam \wregval_ML~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N41
dffeas \HexOut[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[1]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N39
cyclonev_lcell_comb \wregval_ML~27 (
// Equation(s):
// \wregval_ML~27_combout  = ( HexOut[1] & ( \Equal2~7_combout  & ( (!aluout_AL[8]) # (tcnt[1]) ) ) ) # ( !HexOut[1] & ( \Equal2~7_combout  & ( (aluout_AL[8] & tcnt[1]) ) ) )

	.dataa(!aluout_AL[8]),
	.datab(gnd),
	.datac(!tcnt[1]),
	.datad(gnd),
	.datae(!HexOut[1]),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~27 .extended_lut = "off";
defparam \wregval_ML~27 .lut_mask = 64'h000000000505AFAF;
defparam \wregval_ML~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \sctrl~2 (
// Equation(s):
// \sctrl~2_combout  = ( \Equal10~0_combout  & ( (\aluout_AL[4]~DUPLICATE_q  & ((!aluout_AL[2] & (!\wrmem_M~combout )) # (aluout_AL[2] & (\wrmem_M~combout  & !regval2_AL[1])))) ) )

	.dataa(!aluout_AL[2]),
	.datab(!\aluout_AL[4]~DUPLICATE_q ),
	.datac(!\wrmem_M~combout ),
	.datad(!regval2_AL[1]),
	.datae(gnd),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sctrl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sctrl~2 .extended_lut = "off";
defparam \sctrl~2 .lut_mask = 64'h0000000021202120;
defparam \sctrl~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N32
dffeas \sctrl[1]_NEW_REG84 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sctrl~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_NEW_REG84 .is_wysiwyg = "true";
defparam \sctrl[1]_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \sdata[0]~0 (
// Equation(s):
// \sdata[0]~0_combout  = ( !\SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[0]~0 .extended_lut = "off";
defparam \sdata[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \sdata[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[0] .is_wysiwyg = "true";
defparam \sdata[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N9
cyclonev_lcell_comb \sdata[2]~3 (
// Equation(s):
// \sdata[2]~3_combout  = !\SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[2]~3 .extended_lut = "off";
defparam \sdata[2]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \sdata[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \sdata[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[2] .is_wysiwyg = "true";
defparam \sdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = ( sdata[1] & ( \SW[2]~input_o  & ( (!sdata[2] & (!\SW[1]~input_o  & (!sdata[0] $ (!\SW[0]~input_o )))) ) ) ) # ( !sdata[1] & ( \SW[2]~input_o  & ( (!sdata[2] & (\SW[1]~input_o  & (!sdata[0] $ (!\SW[0]~input_o )))) ) ) ) # ( sdata[1] & 
// ( !\SW[2]~input_o  & ( (sdata[2] & (!\SW[1]~input_o  & (!sdata[0] $ (!\SW[0]~input_o )))) ) ) ) # ( !sdata[1] & ( !\SW[2]~input_o  & ( (sdata[2] & (\SW[1]~input_o  & (!sdata[0] $ (!\SW[0]~input_o )))) ) ) )

	.dataa(!sdata[0]),
	.datab(!sdata[2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!sdata[1]),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3 .extended_lut = "off";
defparam \Equal7~3 .lut_mask = 64'h0012120000484800;
defparam \Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N37
dffeas \sctrl[1]_OTERM83_NEW_REG607 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM83_OTERM608 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_OTERM83_NEW_REG607 .is_wysiwyg = "true";
defparam \sctrl[1]_OTERM83_NEW_REG607 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \sdata[8]~5 (
// Equation(s):
// \sdata[8]~5_combout  = ( !\SW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[8]~5 .extended_lut = "off";
defparam \sdata[8]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \sdata[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[8] .is_wysiwyg = "true";
defparam \sdata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = ( \SW[8]~input_o  & ( sdata[6] & ( (!sdata[8] & (!\SW[6]~input_o  & (!sdata[7] $ (!\SW[7]~input_o )))) ) ) ) # ( !\SW[8]~input_o  & ( sdata[6] & ( (sdata[8] & (!\SW[6]~input_o  & (!sdata[7] $ (!\SW[7]~input_o )))) ) ) ) # ( 
// \SW[8]~input_o  & ( !sdata[6] & ( (!sdata[8] & (\SW[6]~input_o  & (!sdata[7] $ (!\SW[7]~input_o )))) ) ) ) # ( !\SW[8]~input_o  & ( !sdata[6] & ( (sdata[8] & (\SW[6]~input_o  & (!sdata[7] $ (!\SW[7]~input_o )))) ) ) )

	.dataa(!sdata[8]),
	.datab(!\SW[6]~input_o ),
	.datac(!sdata[7]),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!sdata[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4 .extended_lut = "off";
defparam \Equal7~4 .lut_mask = 64'h0110022004400880;
defparam \Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N16
dffeas \sctrl[1]_OTERM83_NEW_REG609 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM83_OTERM610 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_OTERM83_NEW_REG609 .is_wysiwyg = "true";
defparam \sctrl[1]_OTERM83_NEW_REG609 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \Equal7~4_Duplicate (
// Equation(s):
// \Equal7~4_Duplicate_9  = ( \SW[7]~input_o  & ( \SW[8]~input_o  & ( (!sdata[8] & (!sdata[7] & (!sdata[6] $ (!\SW[6]~input_o )))) ) ) ) # ( !\SW[7]~input_o  & ( \SW[8]~input_o  & ( (!sdata[8] & (sdata[7] & (!sdata[6] $ (!\SW[6]~input_o )))) ) ) ) # ( 
// \SW[7]~input_o  & ( !\SW[8]~input_o  & ( (sdata[8] & (!sdata[7] & (!sdata[6] $ (!\SW[6]~input_o )))) ) ) ) # ( !\SW[7]~input_o  & ( !\SW[8]~input_o  & ( (sdata[8] & (sdata[7] & (!sdata[6] $ (!\SW[6]~input_o )))) ) ) )

	.dataa(!sdata[6]),
	.datab(!\SW[6]~input_o ),
	.datac(!sdata[8]),
	.datad(!sdata[7]),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4_Duplicate .extended_lut = "off";
defparam \Equal7~4_Duplicate .lut_mask = 64'h0006060000606000;
defparam \Equal7~4_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N24
cyclonev_lcell_comb \Equal7~0_Duplicate (
// Equation(s):
// \Equal7~0_Duplicate_18  = ( !sdata[5] & ( \SW[5]~input_o  ) ) # ( sdata[5] & ( !\SW[5]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!sdata[5]),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_Duplicate_18 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0_Duplicate .extended_lut = "off";
defparam \Equal7~0_Duplicate .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal7~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \sdata[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \sdata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \Equal7~3_Duplicate (
// Equation(s):
// \Equal7~3_Duplicate_12  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( (!sdata[1] & (!sdata[0] & (!\sdata[2]~DUPLICATE_q  $ (!\SW[2]~input_o )))) ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( (sdata[1] & (!sdata[0] & (!\sdata[2]~DUPLICATE_q  $ 
// (!\SW[2]~input_o )))) ) ) ) # ( \SW[1]~input_o  & ( !\SW[0]~input_o  & ( (!sdata[1] & (sdata[0] & (!\sdata[2]~DUPLICATE_q  $ (!\SW[2]~input_o )))) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( (sdata[1] & (sdata[0] & (!\sdata[2]~DUPLICATE_q  $ 
// (!\SW[2]~input_o )))) ) ) )

	.dataa(!sdata[1]),
	.datab(!\sdata[2]~DUPLICATE_q ),
	.datac(!sdata[0]),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_Duplicate_12 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3_Duplicate .extended_lut = "off";
defparam \Equal7~3_Duplicate .lut_mask = 64'h0104020810402080;
defparam \Equal7~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N32
dffeas \stime[28]_OTERM9_NEW_REG870 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG8_OTERM623 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM9_OTERM871 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM9_NEW_REG870 .is_wysiwyg = "true";
defparam \stime[28]_OTERM9_NEW_REG870 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \stime[28]_NEW_REG8_NEW622_RTM0624 (
// Equation(s):
// \stime[28]_NEW_REG8_NEW622_RTM0624~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG8_NEW622_RTM0624~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG8_NEW622_RTM0624 .extended_lut = "off";
defparam \stime[28]_NEW_REG8_NEW622_RTM0624 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[28]_NEW_REG8_NEW622_RTM0624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \stime[28]_OTERM9_NEW_REG872 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG8_NEW622_RTM0624~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM9_OTERM873 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM9_NEW_REG872 .is_wysiwyg = "true";
defparam \stime[28]_OTERM9_NEW_REG872 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N56
dffeas \stime[28]_OTERM7_OTERM1065_NEW_REG1111 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1064_OTERM1095 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1065_OTERM1112 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1111 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1111 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \stime[28]_OTERM7_OTERM1065_NEW_REG1109 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1065_OTERM1110 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1109 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \stime[28]_OTERM7_OTERM1065_NEW_REG1113 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1064_NEW1094_RTM01096~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1065_OTERM1114 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1113 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1065_NEW_REG1113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1064_NEW1094 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1064_OTERM1095  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (\stime[28]_OTERM7_OTERM1065_OTERM1110  & !\stime[28]_OTERM7_OTERM1065_OTERM1114 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( 
// \stime[28]_OTERM7_OTERM1065_OTERM1112  ) )

	.dataa(!\stime[28]_OTERM7_OTERM1065_OTERM1112 ),
	.datab(gnd),
	.datac(!\stime[28]_OTERM7_OTERM1065_OTERM1110 ),
	.datad(!\stime[28]_OTERM7_OTERM1065_OTERM1114 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1064_OTERM1095 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094 .lut_mask = 64'h555555550F000F00;
defparam \stime[28]_OTERM7_NEW_REG1064_NEW1094 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \sdata[4]~1 (
// Equation(s):
// \sdata[4]~1_combout  = ( !\SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sdata[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sdata[4]~1 .extended_lut = "off";
defparam \sdata[4]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sdata[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \sdata[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sdata[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdata[4] .is_wysiwyg = "true";
defparam \sdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \Equal7~2_Duplicate_7 (
// Equation(s):
// \Equal7~2_Duplicate_8  = ( \SW[3]~input_o  & ( \SW[4]~input_o  & ( (!sdata[4] & !sdata[3]) ) ) ) # ( !\SW[3]~input_o  & ( \SW[4]~input_o  & ( (!sdata[4] & sdata[3]) ) ) ) # ( \SW[3]~input_o  & ( !\SW[4]~input_o  & ( (sdata[4] & !sdata[3]) ) ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[4]~input_o  & ( (sdata[4] & sdata[3]) ) ) )

	.dataa(gnd),
	.datab(!sdata[4]),
	.datac(gnd),
	.datad(!sdata[3]),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_Duplicate_8 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2_Duplicate_7 .extended_lut = "off";
defparam \Equal7~2_Duplicate_7 .lut_mask = 64'h0033330000CCCC00;
defparam \Equal7~2_Duplicate_7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \stime[28]_OTERM7_OTERM1067_NEW_REG1105 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal7~2_Duplicate_8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1067_OTERM1106 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1105 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N41
dffeas \stime[28]_OTERM7_OTERM1067_NEW_REG1107 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_OTERM7_NEW_REG1066_NEW1091_RTM01093~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1067_OTERM1108 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1107 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1107 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \stime[28]_OTERM7_OTERM1067_NEW_REG1103 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1066_OTERM1092 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1067_OTERM1104 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1103 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1067_NEW_REG1103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1066_NEW1091 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1066_OTERM1092  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (\stime[28]_OTERM7_OTERM1067_OTERM1106  & !\stime[28]_OTERM7_OTERM1067_OTERM1108 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( 
// \stime[28]_OTERM7_OTERM1067_OTERM1104  ) )

	.dataa(!\stime[28]_OTERM7_OTERM1067_OTERM1106 ),
	.datab(gnd),
	.datac(!\stime[28]_OTERM7_OTERM1067_OTERM1108 ),
	.datad(!\stime[28]_OTERM7_OTERM1067_OTERM1104 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1066_OTERM1092 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091 .lut_mask = 64'h00FF00FF50505050;
defparam \stime[28]_OTERM7_NEW_REG1066_NEW1091 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N47
dffeas \sprev[9]_NEW_REG539 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[9]_OTERM540 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[9]_NEW_REG539 .is_wysiwyg = "true";
defparam \sprev[9]_NEW_REG539 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N14
dffeas \stime[28]_OTERM7_OTERM1063_NEW_REG1115 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(sdata[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1063_OTERM1116 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1115 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1115 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N59
dffeas \stime[28]_OTERM7_OTERM1063_NEW_REG1117 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1062_OTERM1098 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1063_OTERM1118 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1117 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \stime[28]_OTERM7_OTERM1063_NEW_REG1119 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1062_NEW1097_RTM01099~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1063_OTERM1120 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1119 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1063_NEW_REG1119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1062_NEW1097 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1062_OTERM1098  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (!\stime[28]_OTERM7_OTERM1063_OTERM1120  & (!\sprev[9]_OTERM540  $ (!\stime[28]_OTERM7_OTERM1063_OTERM1116 ))) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( 
// \stime[28]_OTERM7_OTERM1063_OTERM1118  ) )

	.dataa(!\sprev[9]_OTERM540 ),
	.datab(!\stime[28]_OTERM7_OTERM1063_OTERM1116 ),
	.datac(!\stime[28]_OTERM7_OTERM1063_OTERM1118 ),
	.datad(!\stime[28]_OTERM7_OTERM1063_OTERM1120 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1062_OTERM1098 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097 .lut_mask = 64'h0F0F0F0F66006600;
defparam \stime[28]_OTERM7_NEW_REG1062_NEW1097 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \stime[28]_OTERM7_OTERM1071_NEW_REG1131 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1070_NEW1085_RTM01087~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1071_OTERM1132 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1131 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1131 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N10
dffeas \stime[28]_OTERM7_OTERM1071_NEW_REG1127 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1070_OTERM1086 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1071_OTERM1128 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1127 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \Equal7~4_Duplicate_10 (
// Equation(s):
// \Equal7~4_Duplicate_11  = ( \SW[7]~input_o  & ( sdata[6] & ( (!\SW[6]~input_o  & (!sdata[7] & (!\SW[8]~input_o  $ (!sdata[8])))) ) ) ) # ( !\SW[7]~input_o  & ( sdata[6] & ( (!\SW[6]~input_o  & (sdata[7] & (!\SW[8]~input_o  $ (!sdata[8])))) ) ) ) # ( 
// \SW[7]~input_o  & ( !sdata[6] & ( (\SW[6]~input_o  & (!sdata[7] & (!\SW[8]~input_o  $ (!sdata[8])))) ) ) ) # ( !\SW[7]~input_o  & ( !sdata[6] & ( (\SW[6]~input_o  & (sdata[7] & (!\SW[8]~input_o  $ (!sdata[8])))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!sdata[8]),
	.datad(!sdata[7]),
	.datae(!\SW[7]~input_o ),
	.dataf(!sdata[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_Duplicate_11 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4_Duplicate_10 .extended_lut = "off";
defparam \Equal7~4_Duplicate_10 .lut_mask = 64'h0012120000484800;
defparam \Equal7~4_Duplicate_10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N50
dffeas \stime[28]_OTERM7_OTERM1071_NEW_REG1129 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~4_Duplicate_11 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1071_OTERM1130 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1129 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1071_NEW_REG1129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1070_NEW1085 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1070_OTERM1086  = ( \stime[28]_OTERM7_OTERM1071_OTERM1130  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[28]_OTERM7_OTERM1071_OTERM1128 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// (!\stime[28]_OTERM7_OTERM1071_OTERM1132 )) ) ) # ( !\stime[28]_OTERM7_OTERM1071_OTERM1130  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[28]_OTERM7_OTERM1071_OTERM1128 ) ) )

	.dataa(gnd),
	.datab(!\stime[28]_OTERM7_OTERM1071_OTERM1132 ),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[28]_OTERM7_OTERM1071_OTERM1128 ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM7_OTERM1071_OTERM1130 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1070_OTERM1086 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085 .lut_mask = 64'h00F000F00CFC0CFC;
defparam \stime[28]_OTERM7_NEW_REG1070_NEW1085 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N8
dffeas \stime[28]_OTERM7_OTERM1061_NEW_REG1137 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_OTERM7_NEW_REG1060_NEW1100_RTM01102~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1061_OTERM1138 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1137 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1137 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \sprev[5]_NEW_REG535 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[5]_OTERM536 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[5]_NEW_REG535 .is_wysiwyg = "true";
defparam \sprev[5]_NEW_REG535 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \stime[28]_OTERM7_OTERM1061_NEW_REG1135 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1060_OTERM1101 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1061_OTERM1136 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1135 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1135 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \stime[28]_OTERM7_OTERM1061_NEW_REG1133 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(sdata[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1061_OTERM1134 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1133 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1061_NEW_REG1133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1060_NEW1100 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1060_OTERM1101  = ( \stime[28]_OTERM7_OTERM1061_OTERM1134  & ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (!\stime[28]_OTERM7_OTERM1061_OTERM1138  & !\sprev[5]_OTERM536 ) ) ) ) # ( !\stime[28]_OTERM7_OTERM1061_OTERM1134  & ( 
// \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (!\stime[28]_OTERM7_OTERM1061_OTERM1138  & \sprev[5]_OTERM536 ) ) ) ) # ( \stime[28]_OTERM7_OTERM1061_OTERM1134  & ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[28]_OTERM7_OTERM1061_OTERM1136  ) ) ) # ( 
// !\stime[28]_OTERM7_OTERM1061_OTERM1134  & ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[28]_OTERM7_OTERM1061_OTERM1136  ) ) )

	.dataa(gnd),
	.datab(!\stime[28]_OTERM7_OTERM1061_OTERM1138 ),
	.datac(!\sprev[5]_OTERM536 ),
	.datad(!\stime[28]_OTERM7_OTERM1061_OTERM1136 ),
	.datae(!\stime[28]_OTERM7_OTERM1061_OTERM1134 ),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1060_OTERM1101 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100 .lut_mask = 64'h00FF00FF0C0CC0C0;
defparam \stime[28]_OTERM7_NEW_REG1060_NEW1100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N49
dffeas \stime[28]_OTERM7_OTERM1069_NEW_REG1125 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_OTERM7_NEW_REG1068_NEW1088_RTM01090~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1069_OTERM1126 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1125 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1125 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \stime[28]_OTERM7_OTERM1069_NEW_REG1121 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_OTERM7_NEW_REG1068_OTERM1089 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1069_OTERM1122 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1121 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N15
cyclonev_lcell_comb \Equal7~3_Duplicate_13 (
// Equation(s):
// \Equal7~3_Duplicate_14  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( (!sdata[1] & (!sdata[0] & (!\sdata[2]~DUPLICATE_q  $ (!\SW[2]~input_o )))) ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( (sdata[1] & (!sdata[0] & (!\sdata[2]~DUPLICATE_q  $ 
// (!\SW[2]~input_o )))) ) ) ) # ( \SW[1]~input_o  & ( !\SW[0]~input_o  & ( (!sdata[1] & (sdata[0] & (!\sdata[2]~DUPLICATE_q  $ (!\SW[2]~input_o )))) ) ) ) # ( !\SW[1]~input_o  & ( !\SW[0]~input_o  & ( (sdata[1] & (sdata[0] & (!\sdata[2]~DUPLICATE_q  $ 
// (!\SW[2]~input_o )))) ) ) )

	.dataa(!sdata[1]),
	.datab(!\sdata[2]~DUPLICATE_q ),
	.datac(!\SW[2]~input_o ),
	.datad(!sdata[0]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_Duplicate_14 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3_Duplicate_13 .extended_lut = "off";
defparam \Equal7~3_Duplicate_13 .lut_mask = 64'h0014002814002800;
defparam \Equal7~3_Duplicate_13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \stime[28]_OTERM7_OTERM1069_NEW_REG1123 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~3_Duplicate_14 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM7_OTERM1069_OTERM1124 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1123 .is_wysiwyg = "true";
defparam \stime[28]_OTERM7_OTERM1069_NEW_REG1123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \stime[28]_OTERM7_NEW_REG1068_NEW1088 (
// Equation(s):
// \stime[28]_OTERM7_NEW_REG1068_OTERM1089  = ( \stime[28]_OTERM7_OTERM1069_OTERM1124  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[28]_OTERM7_OTERM1069_OTERM1122 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// (!\stime[28]_OTERM7_OTERM1069_OTERM1126 )) ) ) # ( !\stime[28]_OTERM7_OTERM1069_OTERM1124  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[28]_OTERM7_OTERM1069_OTERM1122 ) ) )

	.dataa(gnd),
	.datab(!\stime[28]_OTERM7_OTERM1069_OTERM1126 ),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[28]_OTERM7_OTERM1069_OTERM1122 ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM7_OTERM1069_OTERM1124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_OTERM7_NEW_REG1068_OTERM1089 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088 .extended_lut = "off";
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088 .lut_mask = 64'h00F000F00CFC0CFC;
defparam \stime[28]_OTERM7_NEW_REG1068_NEW1088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \always12~9 (
// Equation(s):
// \always12~9_combout  = ( \stime[28]_OTERM7_NEW_REG1060_OTERM1101  & ( \stime[28]_OTERM7_NEW_REG1068_OTERM1089  & ( (\stime[28]_OTERM7_NEW_REG1064_OTERM1095  & ((!\stime[28]_OTERM7_NEW_REG1066_OTERM1092 ) # ((!\stime[28]_OTERM7_NEW_REG1062_OTERM1098 ) # 
// (!\stime[28]_OTERM7_NEW_REG1070_OTERM1086 )))) ) ) ) # ( !\stime[28]_OTERM7_NEW_REG1060_OTERM1101  & ( \stime[28]_OTERM7_NEW_REG1068_OTERM1089  & ( \stime[28]_OTERM7_NEW_REG1064_OTERM1095  ) ) ) # ( \stime[28]_OTERM7_NEW_REG1060_OTERM1101  & ( 
// !\stime[28]_OTERM7_NEW_REG1068_OTERM1089  & ( \stime[28]_OTERM7_NEW_REG1064_OTERM1095  ) ) ) # ( !\stime[28]_OTERM7_NEW_REG1060_OTERM1101  & ( !\stime[28]_OTERM7_NEW_REG1068_OTERM1089  & ( \stime[28]_OTERM7_NEW_REG1064_OTERM1095  ) ) )

	.dataa(!\stime[28]_OTERM7_NEW_REG1064_OTERM1095 ),
	.datab(!\stime[28]_OTERM7_NEW_REG1066_OTERM1092 ),
	.datac(!\stime[28]_OTERM7_NEW_REG1062_OTERM1098 ),
	.datad(!\stime[28]_OTERM7_NEW_REG1070_OTERM1086 ),
	.datae(!\stime[28]_OTERM7_NEW_REG1060_OTERM1101 ),
	.dataf(!\stime[28]_OTERM7_NEW_REG1068_OTERM1089 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~9 .extended_lut = "off";
defparam \always12~9 .lut_mask = 64'h5555555555555554;
defparam \always12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \stime[28]_NEW_REG10_NEW1076_RTM01078 (
// Equation(s):
// \stime[28]_NEW_REG10_NEW1076_RTM01078~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG10_NEW1076_RTM01078~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG10_NEW1076_RTM01078 .extended_lut = "off";
defparam \stime[28]_NEW_REG10_NEW1076_RTM01078 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[28]_NEW_REG10_NEW1076_RTM01078 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N53
dffeas \stime[28]_OTERM11_NEW_REG1083 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_NEW_REG10_NEW1076_RTM01078~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM11_OTERM1084 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM11_NEW_REG1083 .is_wysiwyg = "true";
defparam \stime[28]_OTERM11_NEW_REG1083 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \Equal7~1_Duplicate (
// Equation(s):
// \Equal7~1_Duplicate_15  = !\SW[9]~input_o  $ (!sdata[9])

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!sdata[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_Duplicate_15 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1_Duplicate .extended_lut = "off";
defparam \Equal7~1_Duplicate .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \Equal7~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \Equal7~2_Duplicate (
// Equation(s):
// \Equal7~2_Duplicate_6  = ( \SW[3]~input_o  & ( \SW[4]~input_o  & ( (!sdata[4] & !sdata[3]) ) ) ) # ( !\SW[3]~input_o  & ( \SW[4]~input_o  & ( (!sdata[4] & sdata[3]) ) ) ) # ( \SW[3]~input_o  & ( !\SW[4]~input_o  & ( (sdata[4] & !sdata[3]) ) ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[4]~input_o  & ( (sdata[4] & sdata[3]) ) ) )

	.dataa(gnd),
	.datab(!sdata[4]),
	.datac(gnd),
	.datad(!sdata[3]),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_Duplicate_6 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2_Duplicate .extended_lut = "off";
defparam \Equal7~2_Duplicate .lut_mask = 64'h0033330000CCCC00;
defparam \Equal7~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N39
cyclonev_lcell_comb \stime[9]_NEW_REG56_NEW691_RTM0693 (
// Equation(s):
// \stime[9]_NEW_REG56_NEW691_RTM0693~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[9]_NEW_REG56_NEW691_RTM0693~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[9]_NEW_REG56_NEW691_RTM0693 .extended_lut = "off";
defparam \stime[9]_NEW_REG56_NEW691_RTM0693 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[9]_NEW_REG56_NEW691_RTM0693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N40
dffeas \stime[9]_OTERM57_NEW_REG908 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[9]_NEW_REG56_NEW691_RTM0693~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[9]_OTERM57_OTERM909 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[9]_OTERM57_NEW_REG908 .is_wysiwyg = "true";
defparam \stime[9]_OTERM57_NEW_REG908 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N55
dffeas \stime[0]_OTERM33_NEW_REG752 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[0]_OTERM33_OTERM753 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[0]_OTERM33_NEW_REG752 .is_wysiwyg = "true";
defparam \stime[0]_OTERM33_NEW_REG752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \stime[8]_NEW_REG52_NEW685_RTM0687 (
// Equation(s):
// \stime[8]_NEW_REG52_NEW685_RTM0687~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[8]_NEW_REG52_NEW685_RTM0687~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[8]_NEW_REG52_NEW685_RTM0687 .extended_lut = "off";
defparam \stime[8]_NEW_REG52_NEW685_RTM0687 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[8]_NEW_REG52_NEW685_RTM0687 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N47
dffeas \stime[8]_OTERM53_NEW_REG884 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[8]_NEW_REG52_NEW685_RTM0687~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[8]_OTERM53_OTERM885 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[8]_OTERM53_NEW_REG884 .is_wysiwyg = "true";
defparam \stime[8]_OTERM53_NEW_REG884 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N26
dffeas \stime[8]_OTERM53_NEW_REG882 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[8]_NEW_REG52_OTERM686 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[8]_OTERM53_OTERM883 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[8]_OTERM53_NEW_REG882 .is_wysiwyg = "true";
defparam \stime[8]_OTERM53_NEW_REG882 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \stime[4]_NEW_REG70_NEW712_RTM0714 (
// Equation(s):
// \stime[4]_NEW_REG70_NEW712_RTM0714~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[4]_NEW_REG70_NEW712_RTM0714~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[4]_NEW_REG70_NEW712_RTM0714 .extended_lut = "off";
defparam \stime[4]_NEW_REG70_NEW712_RTM0714 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[4]_NEW_REG70_NEW712_RTM0714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N32
dffeas \stime[4]_OTERM71_NEW_REG938 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[4]_NEW_REG70_NEW712_RTM0714~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[4]_OTERM71_OTERM939 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[4]_OTERM71_NEW_REG938 .is_wysiwyg = "true";
defparam \stime[4]_OTERM71_NEW_REG938 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N35
dffeas \stime[4]_OTERM71_NEW_REG936 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[4]_NEW_REG70_OTERM713 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[4]_OTERM71_OTERM937 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[4]_OTERM71_NEW_REG936 .is_wysiwyg = "true";
defparam \stime[4]_OTERM71_NEW_REG936 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \stime[1]_NEW_REG58_NEW694_RTM0696 (
// Equation(s):
// \stime[1]_NEW_REG58_NEW694_RTM0696~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[1]_NEW_REG58_NEW694_RTM0696~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[1]_NEW_REG58_NEW694_RTM0696 .extended_lut = "off";
defparam \stime[1]_NEW_REG58_NEW694_RTM0696 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[1]_NEW_REG58_NEW694_RTM0696 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N22
dffeas \stime[1]_OTERM59_NEW_REG896 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[1]_NEW_REG58_NEW694_RTM0696~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[1]_OTERM59_OTERM897 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[1]_OTERM59_NEW_REG896 .is_wysiwyg = "true";
defparam \stime[1]_OTERM59_NEW_REG896 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N38
dffeas \stime[0]_OTERM33_NEW_REG756 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[0]_NEW_REG32_OTERM656 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[0]_OTERM33_OTERM757 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[0]_OTERM33_NEW_REG756 .is_wysiwyg = "true";
defparam \stime[0]_OTERM33_NEW_REG756 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \stime[0]_NEW_REG32_NEW655_RTM0657 (
// Equation(s):
// \stime[0]_NEW_REG32_NEW655_RTM0657~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[0]_NEW_REG32_NEW655_RTM0657~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[0]_NEW_REG32_NEW655_RTM0657 .extended_lut = "off";
defparam \stime[0]_NEW_REG32_NEW655_RTM0657 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[0]_NEW_REG32_NEW655_RTM0657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N58
dffeas \stime[0]_OTERM33_NEW_REG758 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[0]_NEW_REG32_NEW655_RTM0657~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[0]_OTERM33_OTERM759 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[0]_OTERM33_NEW_REG758 .is_wysiwyg = "true";
defparam \stime[0]_OTERM33_NEW_REG758 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N16
dffeas \stime[0]_OTERM33_NEW_REG754 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[0]_OTERM33_OTERM755 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[0]_OTERM33_NEW_REG754 .is_wysiwyg = "true";
defparam \stime[0]_OTERM33_NEW_REG754 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \stime[0]_NEW_REG32_NEW655 (
// Equation(s):
// \stime[0]_NEW_REG32_OTERM656  = ( \stime[0]_OTERM33_OTERM755  & ( (\stime[0]_OTERM33_OTERM757  & !\stime[0]_OTERM33_OTERM753~DUPLICATE_q ) ) ) # ( !\stime[0]_OTERM33_OTERM755  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[0]_OTERM33_OTERM757 )) 
// # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((!\stime[0]_OTERM33_OTERM759 ))) ) )

	.dataa(!\stime[0]_OTERM33_OTERM757 ),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[0]_OTERM33_OTERM759 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM755 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[0]_NEW_REG32_OTERM656 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[0]_NEW_REG32_NEW655 .extended_lut = "off";
defparam \stime[0]_NEW_REG32_NEW655 .lut_mask = 64'h7474747444444444;
defparam \stime[0]_NEW_REG32_NEW655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \stime~22 (
// Equation(s):
// \stime~22_combout  = ( \stime[0]_NEW_REG32_OTERM656  & ( \always12~9_combout  & ( (!\stime[28]_NEW_REG10_OTERM1077  & (((\stime[28]_NEW_REG2_OTERM617  & \stime[28]_NEW_REG4_OTERM620 )))) # (\stime[28]_NEW_REG10_OTERM1077  & (((\stime[28]_NEW_REG2_OTERM617 
//  & \stime[28]_NEW_REG4_OTERM620 )) # (\stime[28]_NEW_REG8_OTERM623 ))) ) ) ) # ( !\stime[0]_NEW_REG32_OTERM656  & ( \always12~9_combout  & ( (\stime[28]_NEW_REG2_OTERM617  & \stime[28]_NEW_REG4_OTERM620 ) ) ) ) # ( \stime[0]_NEW_REG32_OTERM656  & ( 
// !\always12~9_combout  & ( (\stime[28]_NEW_REG10_OTERM1077  & \stime[28]_NEW_REG8_OTERM623 ) ) ) )

	.dataa(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG2_OTERM617 ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[0]_NEW_REG32_OTERM656 ),
	.dataf(!\always12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~22 .extended_lut = "off";
defparam \stime~22 .lut_mask = 64'h00001111000F111F;
defparam \stime~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \Add8~57 (
// Equation(s):
// \Add8~58  = CARRY(( \stime~22_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \Add8~57 .extended_lut = "off";
defparam \Add8~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N3
cyclonev_lcell_comb \Add8~101 (
// Equation(s):
// \Add8~101_sumout  = SUM(( \stime~33_combout  ) + ( GND ) + ( \Add8~58  ))
// \Add8~102  = CARRY(( \stime~33_combout  ) + ( GND ) + ( \Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~101_sumout ),
	.cout(\Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \Add8~101 .extended_lut = "off";
defparam \Add8~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N4
dffeas \stime[1]_OTERM59_NEW_REG892 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[1]_OTERM59_OTERM893 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[1]_OTERM59_NEW_REG892 .is_wysiwyg = "true";
defparam \stime[1]_OTERM59_NEW_REG892 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N53
dffeas \stime[1]_OTERM59_NEW_REG894 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[1]_NEW_REG58_OTERM695 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[1]_OTERM59_OTERM895 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[1]_OTERM59_NEW_REG894 .is_wysiwyg = "true";
defparam \stime[1]_OTERM59_NEW_REG894 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \stime[1]_NEW_REG58_NEW694 (
// Equation(s):
// \stime[1]_NEW_REG58_OTERM695  = ( \stime[0]_OTERM33_OTERM753  & ( (!\stime[1]_OTERM59_OTERM897  & \stime[1]_OTERM59_OTERM893 ) ) ) # ( !\stime[0]_OTERM33_OTERM753  & ( \stime[1]_OTERM59_OTERM895  ) )

	.dataa(!\stime[1]_OTERM59_OTERM897 ),
	.datab(gnd),
	.datac(!\stime[1]_OTERM59_OTERM893 ),
	.datad(!\stime[1]_OTERM59_OTERM895 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[1]_NEW_REG58_OTERM695 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[1]_NEW_REG58_NEW694 .extended_lut = "off";
defparam \stime[1]_NEW_REG58_NEW694 .lut_mask = 64'h00FF00FF0A0A0A0A;
defparam \stime[1]_NEW_REG58_NEW694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \stime~33 (
// Equation(s):
// \stime~33_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[1]_NEW_REG58_OTERM695  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[1]_NEW_REG58_OTERM695 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~33 .extended_lut = "off";
defparam \stime~33 .lut_mask = 64'h0000000000003332;
defparam \stime~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \Add8~97 (
// Equation(s):
// \Add8~97_sumout  = SUM(( \stime~32_combout  ) + ( GND ) + ( \Add8~102  ))
// \Add8~98  = CARRY(( \stime~32_combout  ) + ( GND ) + ( \Add8~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~97_sumout ),
	.cout(\Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \Add8~97 .extended_lut = "off";
defparam \Add8~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \stime[2]_OTERM63_NEW_REG874 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[2]_OTERM63_OTERM875 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[2]_OTERM63_NEW_REG874 .is_wysiwyg = "true";
defparam \stime[2]_OTERM63_NEW_REG874 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \stime[2]_OTERM63_NEW_REG876 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[2]_NEW_REG62_OTERM701 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[2]_OTERM63_OTERM877 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[2]_OTERM63_NEW_REG876 .is_wysiwyg = "true";
defparam \stime[2]_OTERM63_NEW_REG876 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \stime[2]_NEW_REG62_NEW700_RTM0702 (
// Equation(s):
// \stime[2]_NEW_REG62_NEW700_RTM0702~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[2]_NEW_REG62_NEW700_RTM0702~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[2]_NEW_REG62_NEW700_RTM0702 .extended_lut = "off";
defparam \stime[2]_NEW_REG62_NEW700_RTM0702 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[2]_NEW_REG62_NEW700_RTM0702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \stime[2]_OTERM63_NEW_REG878 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[2]_NEW_REG62_NEW700_RTM0702~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[2]_OTERM63_OTERM879 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[2]_OTERM63_NEW_REG878 .is_wysiwyg = "true";
defparam \stime[2]_OTERM63_NEW_REG878 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \stime[2]_NEW_REG62_NEW700 (
// Equation(s):
// \stime[2]_NEW_REG62_OTERM701  = ( \stime[2]_OTERM63_OTERM879  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[2]_OTERM63_OTERM877 ) ) ) # ( !\stime[2]_OTERM63_OTERM879  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[2]_OTERM63_OTERM877 
// ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[2]_OTERM63_OTERM875 )) ) )

	.dataa(gnd),
	.datab(!\stime[2]_OTERM63_OTERM875 ),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[2]_OTERM63_OTERM877 ),
	.datae(gnd),
	.dataf(!\stime[2]_OTERM63_OTERM879 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[2]_NEW_REG62_OTERM701 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[2]_NEW_REG62_NEW700 .extended_lut = "off";
defparam \stime[2]_NEW_REG62_NEW700 .lut_mask = 64'h03F303F300F000F0;
defparam \stime[2]_NEW_REG62_NEW700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \stime~32 (
// Equation(s):
// \stime~32_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[2]_NEW_REG62_OTERM701  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[2]_NEW_REG62_OTERM701 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~32 .extended_lut = "off";
defparam \stime~32 .lut_mask = 64'h0000000000003332;
defparam \stime~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N9
cyclonev_lcell_comb \Add8~93 (
// Equation(s):
// \Add8~93_sumout  = SUM(( \stime~31_combout  ) + ( GND ) + ( \Add8~98  ))
// \Add8~94  = CARRY(( \stime~31_combout  ) + ( GND ) + ( \Add8~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~93_sumout ),
	.cout(\Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \Add8~93 .extended_lut = "off";
defparam \Add8~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \stime[3]_OTERM67_NEW_REG922 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[3]_OTERM67_OTERM923 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[3]_OTERM67_NEW_REG922 .is_wysiwyg = "true";
defparam \stime[3]_OTERM67_NEW_REG922 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N14
dffeas \stime[3]_OTERM67_NEW_REG924 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[3]_NEW_REG66_OTERM707 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[3]_OTERM67_OTERM925 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[3]_OTERM67_NEW_REG924 .is_wysiwyg = "true";
defparam \stime[3]_OTERM67_NEW_REG924 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \stime[3]_NEW_REG66_NEW706_RTM0708 (
// Equation(s):
// \stime[3]_NEW_REG66_NEW706_RTM0708~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[3]_NEW_REG66_NEW706_RTM0708~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[3]_NEW_REG66_NEW706_RTM0708 .extended_lut = "off";
defparam \stime[3]_NEW_REG66_NEW706_RTM0708 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[3]_NEW_REG66_NEW706_RTM0708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \stime[3]_OTERM67_NEW_REG926 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[3]_NEW_REG66_NEW706_RTM0708~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[3]_OTERM67_OTERM927 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[3]_OTERM67_NEW_REG926 .is_wysiwyg = "true";
defparam \stime[3]_OTERM67_NEW_REG926 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \stime[3]_NEW_REG66_NEW706 (
// Equation(s):
// \stime[3]_NEW_REG66_OTERM707  = ( \stime[3]_OTERM67_OTERM927  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[3]_OTERM67_OTERM925 ) ) ) # ( !\stime[3]_OTERM67_OTERM927  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[3]_OTERM67_OTERM925 
// ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[3]_OTERM67_OTERM923 )) ) )

	.dataa(!\stime[3]_OTERM67_OTERM923 ),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\stime[3]_OTERM67_OTERM925 ),
	.datae(gnd),
	.dataf(!\stime[3]_OTERM67_OTERM927 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[3]_NEW_REG66_OTERM707 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[3]_NEW_REG66_NEW706 .extended_lut = "off";
defparam \stime[3]_NEW_REG66_NEW706 .lut_mask = 64'h11DD11DD00CC00CC;
defparam \stime[3]_NEW_REG66_NEW706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \stime~31 (
// Equation(s):
// \stime~31_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[3]_NEW_REG66_OTERM707  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[3]_NEW_REG66_OTERM707 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~31 .extended_lut = "off";
defparam \stime~31 .lut_mask = 64'h0000000000003332;
defparam \stime~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \Add8~89 (
// Equation(s):
// \Add8~89_sumout  = SUM(( \stime~30_combout  ) + ( GND ) + ( \Add8~94  ))
// \Add8~90  = CARRY(( \stime~30_combout  ) + ( GND ) + ( \Add8~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~89_sumout ),
	.cout(\Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \Add8~89 .extended_lut = "off";
defparam \Add8~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \stime[4]_OTERM71_NEW_REG934 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[4]_OTERM71_OTERM935 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[4]_OTERM71_NEW_REG934 .is_wysiwyg = "true";
defparam \stime[4]_OTERM71_NEW_REG934 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \stime[4]_NEW_REG70_NEW712 (
// Equation(s):
// \stime[4]_NEW_REG70_OTERM713  = ( \stime[4]_OTERM71_OTERM935  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[4]_OTERM71_OTERM937 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[4]_OTERM71_OTERM939 )) ) ) # ( !\stime[4]_OTERM71_OTERM935 
//  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[4]_OTERM71_OTERM937 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[4]_OTERM71_OTERM939 ),
	.datad(!\stime[4]_OTERM71_OTERM937 ),
	.datae(gnd),
	.dataf(!\stime[4]_OTERM71_OTERM935 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[4]_NEW_REG70_OTERM713 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[4]_NEW_REG70_NEW712 .extended_lut = "off";
defparam \stime[4]_NEW_REG70_NEW712 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[4]_NEW_REG70_NEW712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \stime~30 (
// Equation(s):
// \stime~30_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[4]_NEW_REG70_OTERM713  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[4]_NEW_REG70_OTERM713 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~30 .extended_lut = "off";
defparam \stime~30 .lut_mask = 64'h0000000000003332;
defparam \stime~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N15
cyclonev_lcell_comb \Add8~53 (
// Equation(s):
// \Add8~53_sumout  = SUM(( \stime~21_combout  ) + ( GND ) + ( \Add8~90  ))
// \Add8~54  = CARRY(( \stime~21_combout  ) + ( GND ) + ( \Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~53_sumout ),
	.cout(\Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \Add8~53 .extended_lut = "off";
defparam \Add8~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N16
dffeas \stime[5]_OTERM47_NEW_REG802 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[5]_OTERM47_OTERM803 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[5]_OTERM47_NEW_REG802 .is_wysiwyg = "true";
defparam \stime[5]_OTERM47_NEW_REG802 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N35
dffeas \stime[5]_OTERM47_NEW_REG804 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[5]_NEW_REG46_OTERM677 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[5]_OTERM47_OTERM805 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[5]_OTERM47_NEW_REG804 .is_wysiwyg = "true";
defparam \stime[5]_OTERM47_NEW_REG804 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \stime[5]_NEW_REG46_NEW676_RTM0678 (
// Equation(s):
// \stime[5]_NEW_REG46_NEW676_RTM0678~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[5]_NEW_REG46_NEW676_RTM0678~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[5]_NEW_REG46_NEW676_RTM0678 .extended_lut = "off";
defparam \stime[5]_NEW_REG46_NEW676_RTM0678 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[5]_NEW_REG46_NEW676_RTM0678 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N4
dffeas \stime[5]_OTERM47_NEW_REG806 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[5]_NEW_REG46_NEW676_RTM0678~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[5]_OTERM47_OTERM807 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[5]_OTERM47_NEW_REG806 .is_wysiwyg = "true";
defparam \stime[5]_OTERM47_NEW_REG806 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \stime[5]_NEW_REG46_NEW676 (
// Equation(s):
// \stime[5]_NEW_REG46_OTERM677  = ( \stime[5]_OTERM47_OTERM807  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[5]_OTERM47_OTERM805 ) ) ) # ( !\stime[5]_OTERM47_OTERM807  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[5]_OTERM47_OTERM805 
// ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[5]_OTERM47_OTERM803 )) ) )

	.dataa(!\stime[5]_OTERM47_OTERM803 ),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\stime[5]_OTERM47_OTERM805 ),
	.datae(gnd),
	.dataf(!\stime[5]_OTERM47_OTERM807 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[5]_NEW_REG46_OTERM677 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[5]_NEW_REG46_NEW676 .extended_lut = "off";
defparam \stime[5]_NEW_REG46_NEW676 .lut_mask = 64'h11DD11DD00CC00CC;
defparam \stime[5]_NEW_REG46_NEW676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \stime~21 (
// Equation(s):
// \stime~21_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[5]_NEW_REG46_OTERM677  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[5]_NEW_REG46_OTERM677 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~21 .extended_lut = "off";
defparam \stime~21 .lut_mask = 64'h0000000000003332;
defparam \stime~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N18
cyclonev_lcell_comb \Add8~85 (
// Equation(s):
// \Add8~85_sumout  = SUM(( \stime~29_combout  ) + ( GND ) + ( \Add8~54  ))
// \Add8~86  = CARRY(( \stime~29_combout  ) + ( GND ) + ( \Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~85_sumout ),
	.cout(\Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \Add8~85 .extended_lut = "off";
defparam \Add8~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N21
cyclonev_lcell_comb \Add8~81 (
// Equation(s):
// \Add8~81_sumout  = SUM(( \stime~28_combout  ) + ( GND ) + ( \Add8~86  ))
// \Add8~82  = CARRY(( \stime~28_combout  ) + ( GND ) + ( \Add8~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~81_sumout ),
	.cout(\Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \Add8~81 .extended_lut = "off";
defparam \Add8~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N22
dffeas \stime[7]_OTERM43_NEW_REG850 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[7]_OTERM43_OTERM851 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[7]_OTERM43_NEW_REG850 .is_wysiwyg = "true";
defparam \stime[7]_OTERM43_NEW_REG850 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N44
dffeas \stime[7]_OTERM43_NEW_REG852 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[7]_NEW_REG42_OTERM671 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[7]_OTERM43_OTERM853 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[7]_OTERM43_NEW_REG852 .is_wysiwyg = "true";
defparam \stime[7]_OTERM43_NEW_REG852 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \stime[7]_NEW_REG42_NEW670_RTM0672 (
// Equation(s):
// \stime[7]_NEW_REG42_NEW670_RTM0672~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[7]_NEW_REG42_NEW670_RTM0672~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[7]_NEW_REG42_NEW670_RTM0672 .extended_lut = "off";
defparam \stime[7]_NEW_REG42_NEW670_RTM0672 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[7]_NEW_REG42_NEW670_RTM0672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N46
dffeas \stime[7]_OTERM43_NEW_REG854 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[7]_NEW_REG42_NEW670_RTM0672~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[7]_OTERM43_OTERM855 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[7]_OTERM43_NEW_REG854 .is_wysiwyg = "true";
defparam \stime[7]_OTERM43_NEW_REG854 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \stime[7]_NEW_REG42_NEW670 (
// Equation(s):
// \stime[7]_NEW_REG42_OTERM671  = ( \stime[7]_OTERM43_OTERM855  & ( (!\stime[0]_OTERM33_OTERM753  & \stime[7]_OTERM43_OTERM853 ) ) ) # ( !\stime[7]_OTERM43_OTERM855  & ( (!\stime[0]_OTERM33_OTERM753  & ((\stime[7]_OTERM43_OTERM853 ))) # 
// (\stime[0]_OTERM33_OTERM753  & (\stime[7]_OTERM43_OTERM851 )) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753 ),
	.datac(!\stime[7]_OTERM43_OTERM851 ),
	.datad(!\stime[7]_OTERM43_OTERM853 ),
	.datae(gnd),
	.dataf(!\stime[7]_OTERM43_OTERM855 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[7]_NEW_REG42_OTERM671 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[7]_NEW_REG42_NEW670 .extended_lut = "off";
defparam \stime[7]_NEW_REG42_NEW670 .lut_mask = 64'h03CF03CF00CC00CC;
defparam \stime[7]_NEW_REG42_NEW670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \stime~28 (
// Equation(s):
// \stime~28_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[7]_NEW_REG42_OTERM671  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[7]_NEW_REG42_OTERM671 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~28 .extended_lut = "off";
defparam \stime~28 .lut_mask = 64'h0000000000003332;
defparam \stime~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \Add8~77 (
// Equation(s):
// \Add8~77_sumout  = SUM(( \stime~27_combout  ) + ( GND ) + ( \Add8~82  ))
// \Add8~78  = CARRY(( \stime~27_combout  ) + ( GND ) + ( \Add8~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~77_sumout ),
	.cout(\Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \Add8~77 .extended_lut = "off";
defparam \Add8~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \stime[8]_OTERM53_NEW_REG880 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[8]_OTERM53_OTERM881 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[8]_OTERM53_NEW_REG880 .is_wysiwyg = "true";
defparam \stime[8]_OTERM53_NEW_REG880 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \stime[8]_NEW_REG52_NEW685 (
// Equation(s):
// \stime[8]_NEW_REG52_OTERM686  = ( \stime[8]_OTERM53_OTERM881  & ( (!\stime[0]_OTERM33_OTERM753  & ((\stime[8]_OTERM53_OTERM883 ))) # (\stime[0]_OTERM33_OTERM753  & (!\stime[8]_OTERM53_OTERM885 )) ) ) # ( !\stime[8]_OTERM53_OTERM881  & ( 
// (!\stime[0]_OTERM33_OTERM753  & \stime[8]_OTERM53_OTERM883 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753 ),
	.datac(!\stime[8]_OTERM53_OTERM885 ),
	.datad(!\stime[8]_OTERM53_OTERM883 ),
	.datae(gnd),
	.dataf(!\stime[8]_OTERM53_OTERM881 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[8]_NEW_REG52_OTERM686 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[8]_NEW_REG52_NEW685 .extended_lut = "off";
defparam \stime[8]_NEW_REG52_NEW685 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[8]_NEW_REG52_NEW685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \stime~27 (
// Equation(s):
// \stime~27_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[8]_NEW_REG52_OTERM686  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[8]_NEW_REG52_OTERM686 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~27 .extended_lut = "off";
defparam \stime~27 .lut_mask = 64'h0000000000003332;
defparam \stime~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N27
cyclonev_lcell_comb \Add8~49 (
// Equation(s):
// \Add8~49_sumout  = SUM(( \stime~20_combout  ) + ( GND ) + ( \Add8~78  ))
// \Add8~50  = CARRY(( \stime~20_combout  ) + ( GND ) + ( \Add8~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~49_sumout ),
	.cout(\Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \Add8~49 .extended_lut = "off";
defparam \Add8~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N28
dffeas \stime[9]_OTERM57_NEW_REG904 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[9]_OTERM57_OTERM905 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[9]_OTERM57_NEW_REG904 .is_wysiwyg = "true";
defparam \stime[9]_OTERM57_NEW_REG904 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N20
dffeas \stime[9]_OTERM57_NEW_REG906 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[9]_NEW_REG56_OTERM692 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[9]_OTERM57_OTERM907 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[9]_OTERM57_NEW_REG906 .is_wysiwyg = "true";
defparam \stime[9]_OTERM57_NEW_REG906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \stime[9]_NEW_REG56_NEW691 (
// Equation(s):
// \stime[9]_NEW_REG56_OTERM692  = ( \stime[0]_OTERM33_OTERM753  & ( (!\stime[9]_OTERM57_OTERM909  & \stime[9]_OTERM57_OTERM905 ) ) ) # ( !\stime[0]_OTERM33_OTERM753  & ( \stime[9]_OTERM57_OTERM907  ) )

	.dataa(!\stime[9]_OTERM57_OTERM909 ),
	.datab(gnd),
	.datac(!\stime[9]_OTERM57_OTERM905 ),
	.datad(!\stime[9]_OTERM57_OTERM907 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[9]_NEW_REG56_OTERM692 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[9]_NEW_REG56_NEW691 .extended_lut = "off";
defparam \stime[9]_NEW_REG56_NEW691 .lut_mask = 64'h00FF00FF0A0A0A0A;
defparam \stime[9]_NEW_REG56_NEW691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \stime~20 (
// Equation(s):
// \stime~20_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[9]_NEW_REG56_OTERM692  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[9]_NEW_REG56_OTERM692 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~20 .extended_lut = "off";
defparam \stime~20 .lut_mask = 64'h0000000000003332;
defparam \stime~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \stime[11]_NEW_REG64_NEW703_RTM0705 (
// Equation(s):
// \stime[11]_NEW_REG64_NEW703_RTM0705~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[11]_NEW_REG64_NEW703_RTM0705~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[11]_NEW_REG64_NEW703_RTM0705 .extended_lut = "off";
defparam \stime[11]_NEW_REG64_NEW703_RTM0705 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[11]_NEW_REG64_NEW703_RTM0705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \stime[11]_OTERM65_NEW_REG890 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[11]_NEW_REG64_NEW703_RTM0705~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[11]_OTERM65_OTERM891 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[11]_OTERM65_NEW_REG890 .is_wysiwyg = "true";
defparam \stime[11]_OTERM65_NEW_REG890 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N8
dffeas \stime[11]_OTERM65_NEW_REG888 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[11]_NEW_REG64_OTERM704 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[11]_OTERM65_OTERM889 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[11]_OTERM65_NEW_REG888 .is_wysiwyg = "true";
defparam \stime[11]_OTERM65_NEW_REG888 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \Add8~73 (
// Equation(s):
// \Add8~73_sumout  = SUM(( \stime~26_combout  ) + ( GND ) + ( \Add8~50  ))
// \Add8~74  = CARRY(( \stime~26_combout  ) + ( GND ) + ( \Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~73_sumout ),
	.cout(\Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \Add8~73 .extended_lut = "off";
defparam \Add8~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \stime[10]_OTERM61_NEW_REG910 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[10]_OTERM61_OTERM911 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[10]_OTERM61_NEW_REG910 .is_wysiwyg = "true";
defparam \stime[10]_OTERM61_NEW_REG910 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N27
cyclonev_lcell_comb \stime[10]_NEW_REG60_NEW697_RTM0699 (
// Equation(s):
// \stime[10]_NEW_REG60_NEW697_RTM0699~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[10]_NEW_REG60_NEW697_RTM0699~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[10]_NEW_REG60_NEW697_RTM0699 .extended_lut = "off";
defparam \stime[10]_NEW_REG60_NEW697_RTM0699 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \stime[10]_NEW_REG60_NEW697_RTM0699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N29
dffeas \stime[10]_OTERM61_NEW_REG914 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[10]_NEW_REG60_NEW697_RTM0699~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[10]_OTERM61_OTERM915 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[10]_OTERM61_NEW_REG914 .is_wysiwyg = "true";
defparam \stime[10]_OTERM61_NEW_REG914 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \stime[10]_OTERM61_NEW_REG912 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[10]_NEW_REG60_OTERM698 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[10]_OTERM61_OTERM913 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[10]_OTERM61_NEW_REG912 .is_wysiwyg = "true";
defparam \stime[10]_OTERM61_NEW_REG912 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \stime[10]_NEW_REG60_NEW697 (
// Equation(s):
// \stime[10]_NEW_REG60_OTERM698  = ( \stime[0]_OTERM33_OTERM753  & ( (\stime[10]_OTERM61_OTERM911  & !\stime[10]_OTERM61_OTERM915 ) ) ) # ( !\stime[0]_OTERM33_OTERM753  & ( \stime[10]_OTERM61_OTERM913  ) )

	.dataa(!\stime[10]_OTERM61_OTERM911 ),
	.datab(gnd),
	.datac(!\stime[10]_OTERM61_OTERM915 ),
	.datad(!\stime[10]_OTERM61_OTERM913 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[10]_NEW_REG60_OTERM698 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[10]_NEW_REG60_NEW697 .extended_lut = "off";
defparam \stime[10]_NEW_REG60_NEW697 .lut_mask = 64'h00FF00FF50505050;
defparam \stime[10]_NEW_REG60_NEW697 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \stime~26 (
// Equation(s):
// \stime~26_combout  = ( \always12~9_combout  & ( \stime[10]_NEW_REG60_OTERM698  & ( (\stime[28]_NEW_REG8_OTERM623  & (\stime[28]_NEW_REG10_OTERM1077  & ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) ) # ( !\always12~9_combout  
// & ( \stime[10]_NEW_REG60_OTERM698  & ( (\stime[28]_NEW_REG8_OTERM623  & \stime[28]_NEW_REG10_OTERM1077 ) ) ) )

	.dataa(!\stime[28]_NEW_REG8_OTERM623 ),
	.datab(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\stime[28]_NEW_REG2_OTERM617 ),
	.datae(!\always12~9_combout ),
	.dataf(!\stime[10]_NEW_REG60_OTERM698 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~26 .extended_lut = "off";
defparam \stime~26 .lut_mask = 64'h0000000011111110;
defparam \stime~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \Add8~69 (
// Equation(s):
// \Add8~69_sumout  = SUM(( \stime~25_combout  ) + ( GND ) + ( \Add8~74  ))
// \Add8~70  = CARRY(( \stime~25_combout  ) + ( GND ) + ( \Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~69_sumout ),
	.cout(\Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \Add8~69 .extended_lut = "off";
defparam \Add8~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N35
dffeas \stime[11]_OTERM65_NEW_REG886 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[11]_OTERM65_OTERM887 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[11]_OTERM65_NEW_REG886 .is_wysiwyg = "true";
defparam \stime[11]_OTERM65_NEW_REG886 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \stime[11]_NEW_REG64_NEW703 (
// Equation(s):
// \stime[11]_NEW_REG64_OTERM704  = ( \stime[11]_OTERM65_OTERM887  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[11]_OTERM65_OTERM889 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[11]_OTERM65_OTERM891 )) ) ) # ( 
// !\stime[11]_OTERM65_OTERM887  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[11]_OTERM65_OTERM889 ) ) )

	.dataa(gnd),
	.datab(!\stime[11]_OTERM65_OTERM891 ),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[11]_OTERM65_OTERM889 ),
	.datae(gnd),
	.dataf(!\stime[11]_OTERM65_OTERM887 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[11]_NEW_REG64_OTERM704 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[11]_NEW_REG64_NEW703 .extended_lut = "off";
defparam \stime[11]_NEW_REG64_NEW703 .lut_mask = 64'h00F000F00CFC0CFC;
defparam \stime[11]_NEW_REG64_NEW703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \stime~25 (
// Equation(s):
// \stime~25_combout  = ( \stime[11]_NEW_REG64_OTERM704  & ( \stime[28]_NEW_REG10_OTERM1077  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\always12~9_combout ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\stime[28]_NEW_REG2_OTERM617 ),
	.datae(!\stime[11]_NEW_REG64_OTERM704 ),
	.dataf(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~25 .extended_lut = "off";
defparam \stime~25 .lut_mask = 64'h0000000000000F0E;
defparam \stime~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \stime[12]_NEW_REG68_NEW709_RTM0711 (
// Equation(s):
// \stime[12]_NEW_REG68_NEW709_RTM0711~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[12]_NEW_REG68_NEW709_RTM0711~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[12]_NEW_REG68_NEW709_RTM0711 .extended_lut = "off";
defparam \stime[12]_NEW_REG68_NEW709_RTM0711 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[12]_NEW_REG68_NEW709_RTM0711 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N37
dffeas \stime[12]_OTERM69_NEW_REG944 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[12]_NEW_REG68_NEW709_RTM0711~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[12]_OTERM69_OTERM945 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[12]_OTERM69_NEW_REG944 .is_wysiwyg = "true";
defparam \stime[12]_OTERM69_NEW_REG944 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N47
dffeas \stime[12]_OTERM69_NEW_REG942 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[12]_NEW_REG68_OTERM710 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[12]_OTERM69_OTERM943 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[12]_OTERM69_NEW_REG942 .is_wysiwyg = "true";
defparam \stime[12]_OTERM69_NEW_REG942 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \Add8~65 (
// Equation(s):
// \Add8~65_sumout  = SUM(( \stime~24_combout  ) + ( GND ) + ( \Add8~70  ))
// \Add8~66  = CARRY(( \stime~24_combout  ) + ( GND ) + ( \Add8~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~65_sumout ),
	.cout(\Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \Add8~65 .extended_lut = "off";
defparam \Add8~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \stime[12]_OTERM69_NEW_REG940 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[12]_OTERM69_OTERM941 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[12]_OTERM69_NEW_REG940 .is_wysiwyg = "true";
defparam \stime[12]_OTERM69_NEW_REG940 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \stime[12]_NEW_REG68_NEW709 (
// Equation(s):
// \stime[12]_NEW_REG68_OTERM710  = ( \stime[12]_OTERM69_OTERM941  & ( (!\stime[0]_OTERM33_OTERM753  & ((\stime[12]_OTERM69_OTERM943 ))) # (\stime[0]_OTERM33_OTERM753  & (!\stime[12]_OTERM69_OTERM945 )) ) ) # ( !\stime[12]_OTERM69_OTERM941  & ( 
// (!\stime[0]_OTERM33_OTERM753  & \stime[12]_OTERM69_OTERM943 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753 ),
	.datac(!\stime[12]_OTERM69_OTERM945 ),
	.datad(!\stime[12]_OTERM69_OTERM943 ),
	.datae(gnd),
	.dataf(!\stime[12]_OTERM69_OTERM941 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[12]_NEW_REG68_OTERM710 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[12]_NEW_REG68_NEW709 .extended_lut = "off";
defparam \stime[12]_NEW_REG68_NEW709 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[12]_NEW_REG68_NEW709 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N21
cyclonev_lcell_comb \stime~24 (
// Equation(s):
// \stime~24_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[12]_NEW_REG68_OTERM710  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[12]_NEW_REG68_OTERM710 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~24 .extended_lut = "off";
defparam \stime~24 .lut_mask = 64'h00000000000000FE;
defparam \stime~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \stime[13]_NEW_REG72_NEW715_RTM0717 (
// Equation(s):
// \stime[13]_NEW_REG72_NEW715_RTM0717~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[13]_NEW_REG72_NEW715_RTM0717~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[13]_NEW_REG72_NEW715_RTM0717 .extended_lut = "off";
defparam \stime[13]_NEW_REG72_NEW715_RTM0717 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[13]_NEW_REG72_NEW715_RTM0717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \stime[13]_OTERM73_NEW_REG950 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[13]_NEW_REG72_NEW715_RTM0717~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[13]_OTERM73_OTERM951 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[13]_OTERM73_NEW_REG950 .is_wysiwyg = "true";
defparam \stime[13]_OTERM73_NEW_REG950 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N53
dffeas \stime[13]_OTERM73_NEW_REG948 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[13]_NEW_REG72_OTERM716 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[13]_OTERM73_OTERM949 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[13]_OTERM73_NEW_REG948 .is_wysiwyg = "true";
defparam \stime[13]_OTERM73_NEW_REG948 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N39
cyclonev_lcell_comb \Add8~61 (
// Equation(s):
// \Add8~61_sumout  = SUM(( \stime~23_combout  ) + ( GND ) + ( \Add8~66  ))
// \Add8~62  = CARRY(( \stime~23_combout  ) + ( GND ) + ( \Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~61_sumout ),
	.cout(\Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \Add8~61 .extended_lut = "off";
defparam \Add8~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N40
dffeas \stime[13]_OTERM73_NEW_REG946 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[13]_OTERM73_OTERM947 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[13]_OTERM73_NEW_REG946 .is_wysiwyg = "true";
defparam \stime[13]_OTERM73_NEW_REG946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \stime[13]_NEW_REG72_NEW715 (
// Equation(s):
// \stime[13]_NEW_REG72_OTERM716  = ( \stime[13]_OTERM73_OTERM947  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[13]_OTERM73_OTERM949 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[13]_OTERM73_OTERM951 )) ) ) # ( 
// !\stime[13]_OTERM73_OTERM947  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[13]_OTERM73_OTERM949 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[13]_OTERM73_OTERM951 ),
	.datad(!\stime[13]_OTERM73_OTERM949 ),
	.datae(gnd),
	.dataf(!\stime[13]_OTERM73_OTERM947 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[13]_NEW_REG72_OTERM716 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[13]_NEW_REG72_NEW715 .extended_lut = "off";
defparam \stime[13]_NEW_REG72_NEW715 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[13]_NEW_REG72_NEW715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \stime~23 (
// Equation(s):
// \stime~23_combout  = ( \stime[28]_NEW_REG2_OTERM617  & ( \stime[13]_NEW_REG72_OTERM716  & ( (\stime[28]_NEW_REG8_OTERM623  & (\stime[28]_NEW_REG10_OTERM1077  & ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) ) # ( 
// !\stime[28]_NEW_REG2_OTERM617  & ( \stime[13]_NEW_REG72_OTERM716  & ( (\stime[28]_NEW_REG8_OTERM623  & \stime[28]_NEW_REG10_OTERM1077 ) ) ) )

	.dataa(!\always12~9_combout ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datae(!\stime[28]_NEW_REG2_OTERM617 ),
	.dataf(!\stime[13]_NEW_REG72_OTERM716 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~23 .extended_lut = "off";
defparam \stime~23 .lut_mask = 64'h0000000000330032;
defparam \stime~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !\stime~23_combout  & ( (!\stime~25_combout  & (!\stime~24_combout  & !\stime~26_combout )) ) )

	.dataa(gnd),
	.datab(!\stime~25_combout ),
	.datac(!\stime~24_combout ),
	.datad(!\stime~26_combout ),
	.datae(gnd),
	.dataf(!\stime~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'hC000C00000000000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \always12~3 (
// Equation(s):
// \always12~3_combout  = ( !\stime~21_combout  & ( (!\stime~20_combout  & (!\stime~22_combout  & \LessThan3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\stime~20_combout ),
	.datac(!\stime~22_combout ),
	.datad(!\LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\stime~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~3 .extended_lut = "off";
defparam \always12~3 .lut_mask = 64'h00C000C000000000;
defparam \always12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \sprev[9]~0_RESYN1058 (
// Equation(s):
// \sprev[9]~0_RESYN1058_BDD1059  = ( \always12~8_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\always12~5_combout  & (\always12~3_combout  & \always12~2_combout ))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always12~5_combout ),
	.datac(!\always12~3_combout ),
	.datad(!\always12~2_combout ),
	.datae(gnd),
	.dataf(!\always12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[9]~0_RESYN1058_BDD1059 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[9]~0_RESYN1058 .extended_lut = "off";
defparam \sprev[9]~0_RESYN1058 .lut_mask = 64'h0000000000010001;
defparam \sprev[9]~0_RESYN1058 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \sprev[9]~0 (
// Equation(s):
// \sprev[9]~0_combout  = ( \Equal7~2_Duplicate_6  & ( \sprev[9]~0_RESYN1058_BDD1059  & ( (!\Equal7~4_Duplicate_9 ) # ((!\Equal7~0_Duplicate_18 ) # ((!\Equal7~1_Duplicate_15 ) # (!\Equal7~3_Duplicate_12 ))) ) ) ) # ( !\Equal7~2_Duplicate_6  & ( 
// \sprev[9]~0_RESYN1058_BDD1059  ) )

	.dataa(!\Equal7~4_Duplicate_9 ),
	.datab(!\Equal7~0_Duplicate_18 ),
	.datac(!\Equal7~1_Duplicate_15 ),
	.datad(!\Equal7~3_Duplicate_12 ),
	.datae(!\Equal7~2_Duplicate_6 ),
	.dataf(!\sprev[9]~0_RESYN1058_BDD1059 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[9]~0 .extended_lut = "off";
defparam \sprev[9]~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \sprev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N49
dffeas \sprev[5]_NEW_REG533 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[5]_OTERM534 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[5]_NEW_REG533 .is_wysiwyg = "true";
defparam \sprev[5]_NEW_REG533 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \sprev[8]_NEW_REG549 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[8]_OTERM313 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[8]_OTERM550 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[8]_NEW_REG549 .is_wysiwyg = "true";
defparam \sprev[8]_NEW_REG549 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N16
dffeas \sprev[8]_NEW_REG551 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[8]_OTERM552 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[8]_NEW_REG551 .is_wysiwyg = "true";
defparam \sprev[8]_NEW_REG551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N3
cyclonev_lcell_comb \sprev[8]_NEW312 (
// Equation(s):
// \sprev[8]_OTERM313  = ( \sprev[8]_OTERM552  & ( (!\sprev[5]_OTERM534  & \sprev[8]_OTERM550 ) ) ) # ( !\sprev[8]_OTERM552  & ( (\sprev[8]_OTERM550 ) # (\sprev[5]_OTERM534 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sprev[5]_OTERM534 ),
	.datad(!\sprev[8]_OTERM550 ),
	.datae(gnd),
	.dataf(!\sprev[8]_OTERM552 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[8]_OTERM313 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[8]_NEW312 .extended_lut = "off";
defparam \sprev[8]_NEW312 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \sprev[8]_NEW312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N38
dffeas \sprev[9]_NEW_REG537 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[9]_OTERM311 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[9]_OTERM538 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[9]_NEW_REG537 .is_wysiwyg = "true";
defparam \sprev[9]_NEW_REG537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \sprev[9]_NEW310 (
// Equation(s):
// \sprev[9]_OTERM311  = (!\sprev[5]_OTERM534  & ((\sprev[9]_OTERM538 ))) # (\sprev[5]_OTERM534  & (!\sprev[9]_OTERM540 ))

	.dataa(!\sprev[9]_OTERM540 ),
	.datab(!\sprev[5]_OTERM534 ),
	.datac(gnd),
	.datad(!\sprev[9]_OTERM538 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[9]_OTERM311 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[9]_NEW310 .extended_lut = "off";
defparam \sprev[9]_NEW310 .lut_mask = 64'h22EE22EE22EE22EE;
defparam \sprev[9]_NEW310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \stime~5 (
// Equation(s):
// \stime~5_combout  = ( \SW[9]~input_o  & ( (!\sprev[9]_OTERM311  & (!\sprev[8]_OTERM313  $ (!\SW[8]~input_o ))) ) ) # ( !\SW[9]~input_o  & ( (\sprev[9]_OTERM311  & (!\sprev[8]_OTERM313  $ (!\SW[8]~input_o ))) ) )

	.dataa(!\sprev[8]_OTERM313 ),
	.datab(!\SW[8]~input_o ),
	.datac(!\sprev[9]_OTERM311 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~5 .extended_lut = "off";
defparam \stime~5 .lut_mask = 64'h0606060660606060;
defparam \stime~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \sprev[5]_NEW_REG531 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[5]_OTERM319 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[5]_OTERM532 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[5]_NEW_REG531 .is_wysiwyg = "true";
defparam \sprev[5]_NEW_REG531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \sprev[5]_NEW318 (
// Equation(s):
// \sprev[5]_OTERM319  = ( \sprev[5]_OTERM534  & ( !\sprev[5]_OTERM536  ) ) # ( !\sprev[5]_OTERM534  & ( \sprev[5]_OTERM532  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sprev[5]_OTERM536 ),
	.datad(!\sprev[5]_OTERM532 ),
	.datae(gnd),
	.dataf(!\sprev[5]_OTERM534 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[5]_OTERM319 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[5]_NEW318 .extended_lut = "off";
defparam \sprev[5]_NEW318 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \sprev[5]_NEW318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \sprev[7]_NEW_REG555 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[7]_OTERM556 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[7]_NEW_REG555 .is_wysiwyg = "true";
defparam \sprev[7]_NEW_REG555 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \sprev[7]_NEW_REG553 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[7]_OTERM315 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[7]_OTERM554 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[7]_NEW_REG553 .is_wysiwyg = "true";
defparam \sprev[7]_NEW_REG553 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \sprev[7]_NEW314 (
// Equation(s):
// \sprev[7]_OTERM315  = (!\sprev[5]_OTERM534  & ((\sprev[7]_OTERM554 ))) # (\sprev[5]_OTERM534  & (!\sprev[7]_OTERM556 ))

	.dataa(!\sprev[5]_OTERM534 ),
	.datab(!\sprev[7]_OTERM556 ),
	.datac(gnd),
	.datad(!\sprev[7]_OTERM554 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[7]_OTERM315 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[7]_NEW314 .extended_lut = "off";
defparam \sprev[7]_NEW314 .lut_mask = 64'h44EE44EE44EE44EE;
defparam \sprev[7]_NEW314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \sprev[6]_NEW_REG563 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[6]_OTERM564 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[6]_NEW_REG563 .is_wysiwyg = "true";
defparam \sprev[6]_NEW_REG563 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \sprev[6]_NEW_REG561 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[6]_OTERM317 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[6]_OTERM562 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[6]_NEW_REG561 .is_wysiwyg = "true";
defparam \sprev[6]_NEW_REG561 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N39
cyclonev_lcell_comb \sprev[6]_NEW316 (
// Equation(s):
// \sprev[6]_OTERM317  = (!\sprev[5]_OTERM534  & ((\sprev[6]_OTERM562 ))) # (\sprev[5]_OTERM534  & (!\sprev[6]_OTERM564 ))

	.dataa(!\sprev[5]_OTERM534 ),
	.datab(gnd),
	.datac(!\sprev[6]_OTERM564 ),
	.datad(!\sprev[6]_OTERM562 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[6]_OTERM317 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[6]_NEW316 .extended_lut = "off";
defparam \sprev[6]_NEW316 .lut_mask = 64'h50FA50FA50FA50FA;
defparam \sprev[6]_NEW316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \stime~4 (
// Equation(s):
// \stime~4_combout  = ( \sprev[7]_OTERM315  & ( \sprev[6]_OTERM317  & ( (!\SW[6]~input_o  & !\SW[7]~input_o ) ) ) ) # ( !\sprev[7]_OTERM315  & ( \sprev[6]_OTERM317  & ( (!\SW[6]~input_o  & \SW[7]~input_o ) ) ) ) # ( \sprev[7]_OTERM315  & ( 
// !\sprev[6]_OTERM317  & ( (\SW[6]~input_o  & !\SW[7]~input_o ) ) ) ) # ( !\sprev[7]_OTERM315  & ( !\sprev[6]_OTERM317  & ( (\SW[6]~input_o  & \SW[7]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(!\sprev[7]_OTERM315 ),
	.dataf(!\sprev[6]_OTERM317 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~4 .extended_lut = "off";
defparam \stime~4 .lut_mask = 64'h030330300C0CC0C0;
defparam \stime~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \sprev[1]_NEW_REG565 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[1]_OTERM327 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[1]_OTERM566 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[1]_NEW_REG565 .is_wysiwyg = "true";
defparam \sprev[1]_NEW_REG565 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N34
dffeas \sprev[1]_NEW_REG567 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[1]_OTERM568 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[1]_NEW_REG567 .is_wysiwyg = "true";
defparam \sprev[1]_NEW_REG567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \sprev[1]_NEW326 (
// Equation(s):
// \sprev[1]_OTERM327  = ( \sprev[1]_OTERM568  & ( (!\sprev[5]_OTERM534  & \sprev[1]_OTERM566 ) ) ) # ( !\sprev[1]_OTERM568  & ( (\sprev[1]_OTERM566 ) # (\sprev[5]_OTERM534 ) ) )

	.dataa(gnd),
	.datab(!\sprev[5]_OTERM534 ),
	.datac(gnd),
	.datad(!\sprev[1]_OTERM566 ),
	.datae(gnd),
	.dataf(!\sprev[1]_OTERM568 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[1]_OTERM327 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[1]_NEW326 .extended_lut = "off";
defparam \sprev[1]_NEW326 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \sprev[1]_NEW326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N58
dffeas \sprev[0]_NEW_REG543 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[0]_OTERM544 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[0]_NEW_REG543 .is_wysiwyg = "true";
defparam \sprev[0]_NEW_REG543 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \sprev[0]_NEW_REG541 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[0]_OTERM329 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[0]_OTERM542 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[0]_NEW_REG541 .is_wysiwyg = "true";
defparam \sprev[0]_NEW_REG541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \sprev[0]_NEW328 (
// Equation(s):
// \sprev[0]_OTERM329  = ( \sprev[0]_OTERM542  & ( \sprev[5]_OTERM534  & ( !\sprev[0]_OTERM544  ) ) ) # ( !\sprev[0]_OTERM542  & ( \sprev[5]_OTERM534  & ( !\sprev[0]_OTERM544  ) ) ) # ( \sprev[0]_OTERM542  & ( !\sprev[5]_OTERM534  ) )

	.dataa(!\sprev[0]_OTERM544 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sprev[0]_OTERM542 ),
	.dataf(!\sprev[5]_OTERM534 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[0]_OTERM329 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[0]_NEW328 .extended_lut = "off";
defparam \sprev[0]_NEW328 .lut_mask = 64'h0000FFFFAAAAAAAA;
defparam \sprev[0]_NEW328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \sprev[2]_NEW_REG571 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[2]_OTERM572 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[2]_NEW_REG571 .is_wysiwyg = "true";
defparam \sprev[2]_NEW_REG571 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \sprev[2]_NEW_REG569 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[2]_OTERM325 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[2]_OTERM570 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[2]_NEW_REG569 .is_wysiwyg = "true";
defparam \sprev[2]_NEW_REG569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \sprev[2]_NEW324 (
// Equation(s):
// \sprev[2]_OTERM325  = (!\sprev[5]_OTERM534  & ((\sprev[2]_OTERM570 ))) # (\sprev[5]_OTERM534  & (!\sprev[2]_OTERM572 ))

	.dataa(gnd),
	.datab(!\sprev[5]_OTERM534 ),
	.datac(!\sprev[2]_OTERM572 ),
	.datad(!\sprev[2]_OTERM570 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[2]_OTERM325 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[2]_NEW324 .extended_lut = "off";
defparam \sprev[2]_NEW324 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \sprev[2]_NEW324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \stime~2 (
// Equation(s):
// \stime~2_combout  = ( \sprev[0]_OTERM329  & ( \sprev[2]_OTERM325  & ( (!\SW[0]~input_o  & (!\SW[2]~input_o  & (!\SW[1]~input_o  $ (!\sprev[1]_OTERM327 )))) ) ) ) # ( !\sprev[0]_OTERM329  & ( \sprev[2]_OTERM325  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  & 
// (!\SW[1]~input_o  $ (!\sprev[1]_OTERM327 )))) ) ) ) # ( \sprev[0]_OTERM329  & ( !\sprev[2]_OTERM325  & ( (!\SW[0]~input_o  & (\SW[2]~input_o  & (!\SW[1]~input_o  $ (!\sprev[1]_OTERM327 )))) ) ) ) # ( !\sprev[0]_OTERM329  & ( !\sprev[2]_OTERM325  & ( 
// (\SW[0]~input_o  & (\SW[2]~input_o  & (!\SW[1]~input_o  $ (!\sprev[1]_OTERM327 )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\sprev[1]_OTERM327 ),
	.datad(!\SW[2]~input_o ),
	.datae(!\sprev[0]_OTERM329 ),
	.dataf(!\sprev[2]_OTERM325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~2 .extended_lut = "off";
defparam \stime~2 .lut_mask = 64'h0014002814002800;
defparam \stime~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N57
cyclonev_lcell_comb \sprev[4]_OTERM548~feeder (
// Equation(s):
// \sprev[4]_OTERM548~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[4]_OTERM548~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[4]_OTERM548~feeder .extended_lut = "off";
defparam \sprev[4]_OTERM548~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sprev[4]_OTERM548~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N58
dffeas \sprev[4]_NEW_REG547 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[4]_OTERM548~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[4]_OTERM548 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[4]_NEW_REG547 .is_wysiwyg = "true";
defparam \sprev[4]_NEW_REG547 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \sprev[4]_NEW_REG545 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[4]_OTERM321 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[4]_OTERM546 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[4]_NEW_REG545 .is_wysiwyg = "true";
defparam \sprev[4]_NEW_REG545 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \sprev[4]_NEW320 (
// Equation(s):
// \sprev[4]_OTERM321  = (!\sprev[5]_OTERM534  & ((\sprev[4]_OTERM546 ))) # (\sprev[5]_OTERM534  & (!\sprev[4]_OTERM548 ))

	.dataa(gnd),
	.datab(!\sprev[5]_OTERM534 ),
	.datac(!\sprev[4]_OTERM548 ),
	.datad(!\sprev[4]_OTERM546 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[4]_OTERM321 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[4]_NEW320 .extended_lut = "off";
defparam \sprev[4]_NEW320 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \sprev[4]_NEW320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N55
dffeas \sprev[3]_NEW_REG559 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[3]_OTERM560 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[3]_NEW_REG559 .is_wysiwyg = "true";
defparam \sprev[3]_NEW_REG559 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N41
dffeas \sprev[3]_NEW_REG557 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sprev[3]_OTERM323 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sprev[3]_OTERM558 ),
	.prn(vcc));
// synopsys translate_off
defparam \sprev[3]_NEW_REG557 .is_wysiwyg = "true";
defparam \sprev[3]_NEW_REG557 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \sprev[3]_NEW322 (
// Equation(s):
// \sprev[3]_OTERM323  = (!\sprev[5]_OTERM534  & ((\sprev[3]_OTERM558 ))) # (\sprev[5]_OTERM534  & (!\sprev[3]_OTERM560 ))

	.dataa(gnd),
	.datab(!\sprev[5]_OTERM534 ),
	.datac(!\sprev[3]_OTERM560 ),
	.datad(!\sprev[3]_OTERM558 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sprev[3]_OTERM323 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sprev[3]_NEW322 .extended_lut = "off";
defparam \sprev[3]_NEW322 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \sprev[3]_NEW322 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \stime~3 (
// Equation(s):
// \stime~3_combout  = ( \sprev[4]_OTERM321  & ( \sprev[3]_OTERM323  & ( (!\SW[4]~input_o  & !\SW[3]~input_o ) ) ) ) # ( !\sprev[4]_OTERM321  & ( \sprev[3]_OTERM323  & ( (\SW[4]~input_o  & !\SW[3]~input_o ) ) ) ) # ( \sprev[4]_OTERM321  & ( 
// !\sprev[3]_OTERM323  & ( (!\SW[4]~input_o  & \SW[3]~input_o ) ) ) ) # ( !\sprev[4]_OTERM321  & ( !\sprev[3]_OTERM323  & ( (\SW[4]~input_o  & \SW[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\SW[3]~input_o ),
	.datae(!\sprev[4]_OTERM321 ),
	.dataf(!\sprev[3]_OTERM323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~3 .extended_lut = "off";
defparam \stime~3 .lut_mask = 64'h003300CC3300CC00;
defparam \stime~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \stime~6 (
// Equation(s):
// \stime~6_combout  = ( \stime~2_combout  & ( \stime~3_combout  & ( (\stime~5_combout  & (\stime~4_combout  & (!\SW[5]~input_o  $ (!\sprev[5]_OTERM319 )))) ) ) )

	.dataa(!\stime~5_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\sprev[5]_OTERM319 ),
	.datad(!\stime~4_combout ),
	.datae(!\stime~2_combout ),
	.dataf(!\stime~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~6 .extended_lut = "off";
defparam \stime~6 .lut_mask = 64'h0000000000000014;
defparam \stime~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \stime[28]_OTERM11_NEW_REG1079 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM11_OTERM1080 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM11_NEW_REG1079 .is_wysiwyg = "true";
defparam \stime[28]_OTERM11_NEW_REG1079 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \stime[28]_OTERM11_NEW_REG1081 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG10_OTERM1077 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM11_OTERM1082 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM11_NEW_REG1081 .is_wysiwyg = "true";
defparam \stime[28]_OTERM11_NEW_REG1081 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \stime[28]_NEW_REG10_NEW1076 (
// Equation(s):
// \stime[28]_NEW_REG10_OTERM1077  = ( \stime[28]_OTERM11_OTERM1082  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ) # ((!\stime[28]_OTERM11_OTERM1084  & \stime[28]_OTERM11_OTERM1080 )) ) ) # ( !\stime[28]_OTERM11_OTERM1082  & ( 
// (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[28]_OTERM11_OTERM1084  & \stime[28]_OTERM11_OTERM1080 )) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[28]_OTERM11_OTERM1084 ),
	.datad(!\stime[28]_OTERM11_OTERM1080 ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM11_OTERM1082 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG10_OTERM1077 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG10_NEW1076 .extended_lut = "off";
defparam \stime[28]_NEW_REG10_NEW1076 .lut_mask = 64'h00300030CCFCCCFC;
defparam \stime[28]_NEW_REG10_NEW1076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \stime[25]_NEW_REG50_NEW682_RTM0684 (
// Equation(s):
// \stime[25]_NEW_REG50_NEW682_RTM0684~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[25]_NEW_REG50_NEW682_RTM0684~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[25]_NEW_REG50_NEW682_RTM0684 .extended_lut = "off";
defparam \stime[25]_NEW_REG50_NEW682_RTM0684 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[25]_NEW_REG50_NEW682_RTM0684 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N47
dffeas \stime[25]_OTERM51_NEW_REG842 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[25]_NEW_REG50_NEW682_RTM0684~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[25]_OTERM51_OTERM843 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[25]_OTERM51_NEW_REG842 .is_wysiwyg = "true";
defparam \stime[25]_OTERM51_NEW_REG842 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \stime[24]_NEW_REG38_NEW664_RTM0666 (
// Equation(s):
// \stime[24]_NEW_REG38_NEW664_RTM0666~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[24]_NEW_REG38_NEW664_RTM0666~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[24]_NEW_REG38_NEW664_RTM0666 .extended_lut = "off";
defparam \stime[24]_NEW_REG38_NEW664_RTM0666 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \stime[24]_NEW_REG38_NEW664_RTM0666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N22
dffeas \stime[24]_OTERM39_NEW_REG836 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[24]_NEW_REG38_NEW664_RTM0666~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[24]_OTERM39_OTERM837 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[24]_OTERM39_NEW_REG836 .is_wysiwyg = "true";
defparam \stime[24]_OTERM39_NEW_REG836 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N53
dffeas \stime[24]_OTERM39_NEW_REG834 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[24]_NEW_REG38_OTERM665 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[24]_OTERM39_OTERM835 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[24]_OTERM39_NEW_REG834 .is_wysiwyg = "true";
defparam \stime[24]_OTERM39_NEW_REG834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \stime[22]_NEW_REG24_NEW643_RTM0645 (
// Equation(s):
// \stime[22]_NEW_REG24_NEW643_RTM0645~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[22]_NEW_REG24_NEW643_RTM0645~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[22]_NEW_REG24_NEW643_RTM0645 .extended_lut = "off";
defparam \stime[22]_NEW_REG24_NEW643_RTM0645 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[22]_NEW_REG24_NEW643_RTM0645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N35
dffeas \stime[22]_OTERM25_NEW_REG812 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[22]_NEW_REG24_NEW643_RTM0645~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[22]_OTERM25_OTERM813 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[22]_OTERM25_NEW_REG812 .is_wysiwyg = "true";
defparam \stime[22]_OTERM25_NEW_REG812 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \stime[22]_OTERM25_NEW_REG810 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[22]_NEW_REG24_OTERM644 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[22]_OTERM25_OTERM811 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[22]_OTERM25_NEW_REG810 .is_wysiwyg = "true";
defparam \stime[22]_OTERM25_NEW_REG810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \stime[20]_NEW_REG40_NEW667_RTM0669 (
// Equation(s):
// \stime[20]_NEW_REG40_NEW667_RTM0669~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[20]_NEW_REG40_NEW667_RTM0669~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[20]_NEW_REG40_NEW667_RTM0669 .extended_lut = "off";
defparam \stime[20]_NEW_REG40_NEW667_RTM0669 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[20]_NEW_REG40_NEW667_RTM0669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N49
dffeas \stime[20]_OTERM41_NEW_REG782 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[20]_NEW_REG40_NEW667_RTM0669~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[20]_OTERM41_OTERM783 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[20]_OTERM41_NEW_REG782 .is_wysiwyg = "true";
defparam \stime[20]_OTERM41_NEW_REG782 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N35
dffeas \stime[20]_OTERM41_NEW_REG780 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[20]_NEW_REG40_OTERM668 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[20]_OTERM41_OTERM781 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[20]_OTERM41_NEW_REG780 .is_wysiwyg = "true";
defparam \stime[20]_OTERM41_NEW_REG780 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N26
dffeas \stime[19]_OTERM55_NEW_REG930 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[19]_NEW_REG54_OTERM689 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[19]_OTERM55_OTERM931 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[19]_OTERM55_NEW_REG930 .is_wysiwyg = "true";
defparam \stime[19]_OTERM55_NEW_REG930 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \Add8~21 (
// Equation(s):
// \Add8~21_sumout  = SUM(( \stime~13_combout  ) + ( GND ) + ( \Add8~62  ))
// \Add8~22  = CARRY(( \stime~13_combout  ) + ( GND ) + ( \Add8~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~21_sumout ),
	.cout(\Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \Add8~21 .extended_lut = "off";
defparam \Add8~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas \stime[14]_OTERM23_NEW_REG766 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[14]_OTERM23_OTERM767 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[14]_OTERM23_NEW_REG766 .is_wysiwyg = "true";
defparam \stime[14]_OTERM23_NEW_REG766 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N38
dffeas \stime[14]_OTERM23_NEW_REG768 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[14]_NEW_REG22_OTERM641 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[14]_OTERM23_OTERM769 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[14]_OTERM23_NEW_REG768 .is_wysiwyg = "true";
defparam \stime[14]_OTERM23_NEW_REG768 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N39
cyclonev_lcell_comb \stime[14]_NEW_REG22_NEW640_RTM0642 (
// Equation(s):
// \stime[14]_NEW_REG22_NEW640_RTM0642~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[14]_NEW_REG22_NEW640_RTM0642~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[14]_NEW_REG22_NEW640_RTM0642 .extended_lut = "off";
defparam \stime[14]_NEW_REG22_NEW640_RTM0642 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[14]_NEW_REG22_NEW640_RTM0642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \stime[14]_OTERM23_NEW_REG770 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[14]_NEW_REG22_NEW640_RTM0642~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[14]_OTERM23_OTERM771 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[14]_OTERM23_NEW_REG770 .is_wysiwyg = "true";
defparam \stime[14]_OTERM23_NEW_REG770 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \stime[14]_NEW_REG22_NEW640 (
// Equation(s):
// \stime[14]_NEW_REG22_OTERM641  = ( \stime[14]_OTERM23_OTERM771  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[14]_OTERM23_OTERM769 ) ) ) # ( !\stime[14]_OTERM23_OTERM771  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[14]_OTERM23_OTERM769 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[14]_OTERM23_OTERM767 )) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datab(!\stime[14]_OTERM23_OTERM767 ),
	.datac(gnd),
	.datad(!\stime[14]_OTERM23_OTERM769 ),
	.datae(gnd),
	.dataf(!\stime[14]_OTERM23_OTERM771 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[14]_NEW_REG22_OTERM641 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[14]_NEW_REG22_NEW640 .extended_lut = "off";
defparam \stime[14]_NEW_REG22_NEW640 .lut_mask = 64'h11BB11BB00AA00AA;
defparam \stime[14]_NEW_REG22_NEW640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \stime~13 (
// Equation(s):
// \stime~13_combout  = ( \always12~9_combout  & ( \stime[14]_NEW_REG22_OTERM641  & ( (\stime[28]_NEW_REG10_OTERM1077  & (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) ) # ( !\always12~9_combout  
// & ( \stime[14]_NEW_REG22_OTERM641  & ( (\stime[28]_NEW_REG10_OTERM1077  & \stime[28]_NEW_REG8_OTERM623 ) ) ) )

	.dataa(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\always12~9_combout ),
	.dataf(!\stime[14]_NEW_REG22_OTERM641 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~13 .extended_lut = "off";
defparam \stime~13 .lut_mask = 64'h0000000005050504;
defparam \stime~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N45
cyclonev_lcell_comb \Add8~17 (
// Equation(s):
// \Add8~17_sumout  = SUM(( \stime~12_combout  ) + ( GND ) + ( \Add8~22  ))
// \Add8~18  = CARRY(( \stime~12_combout  ) + ( GND ) + ( \Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~17_sumout ),
	.cout(\Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \Add8~17 .extended_lut = "off";
defparam \Add8~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \Add8~13 (
// Equation(s):
// \Add8~13_sumout  = SUM(( \stime~11_combout  ) + ( GND ) + ( \Add8~18  ))
// \Add8~14  = CARRY(( \stime~11_combout  ) + ( GND ) + ( \Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~13_sumout ),
	.cout(\Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \Add8~13 .extended_lut = "off";
defparam \Add8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N49
dffeas \stime[16]_OTERM35_NEW_REG898 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[16]_OTERM35_OTERM899 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[16]_OTERM35_NEW_REG898 .is_wysiwyg = "true";
defparam \stime[16]_OTERM35_NEW_REG898 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \stime[16]_OTERM35_NEW_REG900 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[16]_NEW_REG34_OTERM659 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[16]_OTERM35_OTERM901 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[16]_OTERM35_NEW_REG900 .is_wysiwyg = "true";
defparam \stime[16]_OTERM35_NEW_REG900 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N57
cyclonev_lcell_comb \stime[16]_NEW_REG34_NEW658_RTM0660 (
// Equation(s):
// \stime[16]_NEW_REG34_NEW658_RTM0660~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[16]_NEW_REG34_NEW658_RTM0660~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[16]_NEW_REG34_NEW658_RTM0660 .extended_lut = "off";
defparam \stime[16]_NEW_REG34_NEW658_RTM0660 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[16]_NEW_REG34_NEW658_RTM0660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N58
dffeas \stime[16]_OTERM35_NEW_REG902 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[16]_NEW_REG34_NEW658_RTM0660~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[16]_OTERM35_OTERM903 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[16]_OTERM35_NEW_REG902 .is_wysiwyg = "true";
defparam \stime[16]_OTERM35_NEW_REG902 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \stime[16]_NEW_REG34_NEW658 (
// Equation(s):
// \stime[16]_NEW_REG34_OTERM659  = ( \stime[16]_OTERM35_OTERM903  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[16]_OTERM35_OTERM901 ) ) ) # ( !\stime[16]_OTERM35_OTERM903  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[16]_OTERM35_OTERM901 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[16]_OTERM35_OTERM899 )) ) )

	.dataa(!\stime[16]_OTERM35_OTERM899 ),
	.datab(gnd),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[16]_OTERM35_OTERM901 ),
	.datae(gnd),
	.dataf(!\stime[16]_OTERM35_OTERM903 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[16]_NEW_REG34_OTERM659 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[16]_NEW_REG34_NEW658 .extended_lut = "off";
defparam \stime[16]_NEW_REG34_NEW658 .lut_mask = 64'h05F505F500F000F0;
defparam \stime[16]_NEW_REG34_NEW658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \stime~11 (
// Equation(s):
// \stime~11_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[16]_NEW_REG34_OTERM659  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG8_OTERM623 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[16]_NEW_REG34_OTERM659 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~11 .extended_lut = "off";
defparam \stime~11 .lut_mask = 64'h0000000000005554;
defparam \stime~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \Add8~9 (
// Equation(s):
// \Add8~9_sumout  = SUM(( \stime~10_combout  ) + ( GND ) + ( \Add8~14  ))
// \Add8~10  = CARRY(( \stime~10_combout  ) + ( GND ) + ( \Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~9_sumout ),
	.cout(\Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \Add8~9 .extended_lut = "off";
defparam \Add8~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N53
dffeas \stime[17]_OTERM49_NEW_REG862 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[17]_OTERM49_OTERM863 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[17]_OTERM49_NEW_REG862 .is_wysiwyg = "true";
defparam \stime[17]_OTERM49_NEW_REG862 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N9
cyclonev_lcell_comb \stime[17]_NEW_REG48_NEW679_RTM0681 (
// Equation(s):
// \stime[17]_NEW_REG48_NEW679_RTM0681~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[17]_NEW_REG48_NEW679_RTM0681~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[17]_NEW_REG48_NEW679_RTM0681 .extended_lut = "off";
defparam \stime[17]_NEW_REG48_NEW679_RTM0681 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[17]_NEW_REG48_NEW679_RTM0681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N11
dffeas \stime[17]_OTERM49_NEW_REG866 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[17]_NEW_REG48_NEW679_RTM0681~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[17]_OTERM49_OTERM867 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[17]_OTERM49_NEW_REG866 .is_wysiwyg = "true";
defparam \stime[17]_OTERM49_NEW_REG866 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N17
dffeas \stime[17]_OTERM49_NEW_REG864 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[17]_NEW_REG48_OTERM680 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[17]_OTERM49_OTERM865 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[17]_OTERM49_NEW_REG864 .is_wysiwyg = "true";
defparam \stime[17]_OTERM49_NEW_REG864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N15
cyclonev_lcell_comb \stime[17]_NEW_REG48_NEW679 (
// Equation(s):
// \stime[17]_NEW_REG48_OTERM680  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (\stime[17]_OTERM49_OTERM863  & !\stime[17]_OTERM49_OTERM867 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[17]_OTERM49_OTERM865  ) )

	.dataa(!\stime[17]_OTERM49_OTERM863 ),
	.datab(gnd),
	.datac(!\stime[17]_OTERM49_OTERM867 ),
	.datad(!\stime[17]_OTERM49_OTERM865 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[17]_NEW_REG48_OTERM680 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[17]_NEW_REG48_NEW679 .extended_lut = "off";
defparam \stime[17]_NEW_REG48_NEW679 .lut_mask = 64'h00FF00FF50505050;
defparam \stime[17]_NEW_REG48_NEW679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N51
cyclonev_lcell_comb \stime~10 (
// Equation(s):
// \stime~10_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[17]_NEW_REG48_OTERM680  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[17]_NEW_REG48_OTERM680 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~10 .extended_lut = "off";
defparam \stime~10 .lut_mask = 64'h00000000000000FE;
defparam \stime~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \Add8~5 (
// Equation(s):
// \Add8~5_sumout  = SUM(( \stime~9_combout  ) + ( GND ) + ( \Add8~10  ))
// \Add8~6  = CARRY(( \stime~9_combout  ) + ( GND ) + ( \Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~5_sumout ),
	.cout(\Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \Add8~5 .extended_lut = "off";
defparam \Add8~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N55
dffeas \stime[18]_OTERM45_NEW_REG916 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[18]_OTERM45_OTERM917 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[18]_OTERM45_NEW_REG916 .is_wysiwyg = "true";
defparam \stime[18]_OTERM45_NEW_REG916 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \stime[18]_OTERM45_NEW_REG918 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[18]_NEW_REG44_OTERM674 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[18]_OTERM45_OTERM919 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[18]_OTERM45_NEW_REG918 .is_wysiwyg = "true";
defparam \stime[18]_OTERM45_NEW_REG918 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \stime[18]_NEW_REG44_NEW673_RTM0675 (
// Equation(s):
// \stime[18]_NEW_REG44_NEW673_RTM0675~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[18]_NEW_REG44_NEW673_RTM0675~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[18]_NEW_REG44_NEW673_RTM0675 .extended_lut = "off";
defparam \stime[18]_NEW_REG44_NEW673_RTM0675 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[18]_NEW_REG44_NEW673_RTM0675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N47
dffeas \stime[18]_OTERM45_NEW_REG920 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[18]_NEW_REG44_NEW673_RTM0675~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[18]_OTERM45_OTERM921 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[18]_OTERM45_NEW_REG920 .is_wysiwyg = "true";
defparam \stime[18]_OTERM45_NEW_REG920 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \stime[18]_NEW_REG44_NEW673 (
// Equation(s):
// \stime[18]_NEW_REG44_OTERM674  = ( \stime[18]_OTERM45_OTERM921  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[18]_OTERM45_OTERM919 ) ) ) # ( !\stime[18]_OTERM45_OTERM921  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[18]_OTERM45_OTERM919 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[18]_OTERM45_OTERM917 )) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[18]_OTERM45_OTERM917 ),
	.datad(!\stime[18]_OTERM45_OTERM919 ),
	.datae(gnd),
	.dataf(!\stime[18]_OTERM45_OTERM921 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[18]_NEW_REG44_OTERM674 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[18]_NEW_REG44_NEW673 .extended_lut = "off";
defparam \stime[18]_NEW_REG44_NEW673 .lut_mask = 64'h03CF03CF00CC00CC;
defparam \stime[18]_NEW_REG44_NEW673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \stime~9 (
// Equation(s):
// \stime~9_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[18]_NEW_REG44_OTERM674  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[18]_NEW_REG44_OTERM674 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~9 .extended_lut = "off";
defparam \stime~9 .lut_mask = 64'h0000000000000F0E;
defparam \stime~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N57
cyclonev_lcell_comb \Add8~1 (
// Equation(s):
// \Add8~1_sumout  = SUM(( \stime~7_combout  ) + ( GND ) + ( \Add8~6  ))
// \Add8~2  = CARRY(( \stime~7_combout  ) + ( GND ) + ( \Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~1_sumout ),
	.cout(\Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \Add8~1 .extended_lut = "off";
defparam \Add8~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N59
dffeas \stime[19]_OTERM55_NEW_REG928 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[19]_OTERM55_OTERM929 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[19]_OTERM55_NEW_REG928 .is_wysiwyg = "true";
defparam \stime[19]_OTERM55_NEW_REG928 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \stime[19]_NEW_REG54_NEW688_RTM0690 (
// Equation(s):
// \stime[19]_NEW_REG54_NEW688_RTM0690~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[19]_NEW_REG54_NEW688_RTM0690~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[19]_NEW_REG54_NEW688_RTM0690 .extended_lut = "off";
defparam \stime[19]_NEW_REG54_NEW688_RTM0690 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[19]_NEW_REG54_NEW688_RTM0690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N10
dffeas \stime[19]_OTERM55_NEW_REG932 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[19]_NEW_REG54_NEW688_RTM0690~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[19]_OTERM55_OTERM933 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[19]_OTERM55_NEW_REG932 .is_wysiwyg = "true";
defparam \stime[19]_OTERM55_NEW_REG932 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \stime[19]_NEW_REG54_NEW688 (
// Equation(s):
// \stime[19]_NEW_REG54_OTERM689  = ( \stime[19]_OTERM55_OTERM933  & ( (\stime[19]_OTERM55_OTERM931  & !\stime[0]_OTERM33_OTERM753 ) ) ) # ( !\stime[19]_OTERM55_OTERM933  & ( (!\stime[0]_OTERM33_OTERM753  & (\stime[19]_OTERM55_OTERM931 )) # 
// (\stime[0]_OTERM33_OTERM753  & ((\stime[19]_OTERM55_OTERM929 ))) ) )

	.dataa(!\stime[19]_OTERM55_OTERM931 ),
	.datab(!\stime[0]_OTERM33_OTERM753 ),
	.datac(!\stime[19]_OTERM55_OTERM929 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stime[19]_OTERM55_OTERM933 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[19]_NEW_REG54_OTERM689 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[19]_NEW_REG54_NEW688 .extended_lut = "off";
defparam \stime[19]_NEW_REG54_NEW688 .lut_mask = 64'h4747474744444444;
defparam \stime[19]_NEW_REG54_NEW688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \stime~7 (
// Equation(s):
// \stime~7_combout  = ( \stime[19]_NEW_REG54_OTERM689  & ( \stime[28]_NEW_REG10_OTERM1077  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[19]_NEW_REG54_OTERM689 ),
	.dataf(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~7 .extended_lut = "off";
defparam \stime~7 .lut_mask = 64'h0000000000000F0E;
defparam \stime~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N0
cyclonev_lcell_comb \Add8~45 (
// Equation(s):
// \Add8~45_sumout  = SUM(( \stime~19_combout  ) + ( GND ) + ( \Add8~2  ))
// \Add8~46  = CARRY(( \stime~19_combout  ) + ( GND ) + ( \Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~45_sumout ),
	.cout(\Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \Add8~45 .extended_lut = "off";
defparam \Add8~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \stime[20]_OTERM41_NEW_REG778 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[20]_OTERM41_OTERM779 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[20]_OTERM41_NEW_REG778 .is_wysiwyg = "true";
defparam \stime[20]_OTERM41_NEW_REG778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \stime[20]_NEW_REG40_NEW667 (
// Equation(s):
// \stime[20]_NEW_REG40_OTERM668  = ( \stime[20]_OTERM41_OTERM779  & ( (!\stime[0]_OTERM33_OTERM753  & ((\stime[20]_OTERM41_OTERM781 ))) # (\stime[0]_OTERM33_OTERM753  & (!\stime[20]_OTERM41_OTERM783 )) ) ) # ( !\stime[20]_OTERM41_OTERM779  & ( 
// (!\stime[0]_OTERM33_OTERM753  & \stime[20]_OTERM41_OTERM781 ) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753 ),
	.datab(gnd),
	.datac(!\stime[20]_OTERM41_OTERM783 ),
	.datad(!\stime[20]_OTERM41_OTERM781 ),
	.datae(gnd),
	.dataf(!\stime[20]_OTERM41_OTERM779 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[20]_NEW_REG40_OTERM668 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[20]_NEW_REG40_NEW667 .extended_lut = "off";
defparam \stime[20]_NEW_REG40_NEW667 .lut_mask = 64'h00AA00AA50FA50FA;
defparam \stime[20]_NEW_REG40_NEW667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \stime~19 (
// Equation(s):
// \stime~19_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[20]_NEW_REG40_OTERM668  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\always12~9_combout ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\always12~9_combout ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[20]_NEW_REG40_OTERM668 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~19 .extended_lut = "off";
defparam \stime~19 .lut_mask = 64'h00000000000000FE;
defparam \stime~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \Add8~41 (
// Equation(s):
// \Add8~41_sumout  = SUM(( \stime~18_combout  ) + ( GND ) + ( \Add8~46  ))
// \Add8~42  = CARRY(( \stime~18_combout  ) + ( GND ) + ( \Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~41_sumout ),
	.cout(\Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \Add8~41 .extended_lut = "off";
defparam \Add8~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N4
dffeas \stime[21]_OTERM37_NEW_REG820 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[21]_OTERM37_OTERM821 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[21]_OTERM37_NEW_REG820 .is_wysiwyg = "true";
defparam \stime[21]_OTERM37_NEW_REG820 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \stime[21]_NEW_REG36_NEW661_RTM0663 (
// Equation(s):
// \stime[21]_NEW_REG36_NEW661_RTM0663~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[21]_NEW_REG36_NEW661_RTM0663~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[21]_NEW_REG36_NEW661_RTM0663 .extended_lut = "off";
defparam \stime[21]_NEW_REG36_NEW661_RTM0663 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[21]_NEW_REG36_NEW661_RTM0663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N53
dffeas \stime[21]_OTERM37_NEW_REG824 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[21]_NEW_REG36_NEW661_RTM0663~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[21]_OTERM37_OTERM825 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[21]_OTERM37_NEW_REG824 .is_wysiwyg = "true";
defparam \stime[21]_OTERM37_NEW_REG824 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N50
dffeas \stime[21]_OTERM37_NEW_REG822 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[21]_NEW_REG36_OTERM662 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[21]_OTERM37_OTERM823 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[21]_OTERM37_NEW_REG822 .is_wysiwyg = "true";
defparam \stime[21]_OTERM37_NEW_REG822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \stime[21]_NEW_REG36_NEW661 (
// Equation(s):
// \stime[21]_NEW_REG36_OTERM662  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (\stime[21]_OTERM37_OTERM821  & !\stime[21]_OTERM37_OTERM825 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[21]_OTERM37_OTERM823  ) )

	.dataa(gnd),
	.datab(!\stime[21]_OTERM37_OTERM821 ),
	.datac(!\stime[21]_OTERM37_OTERM825 ),
	.datad(!\stime[21]_OTERM37_OTERM823 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[21]_NEW_REG36_OTERM662 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[21]_NEW_REG36_NEW661 .extended_lut = "off";
defparam \stime[21]_NEW_REG36_NEW661 .lut_mask = 64'h00FF00FF30303030;
defparam \stime[21]_NEW_REG36_NEW661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \stime~18 (
// Equation(s):
// \stime~18_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[21]_NEW_REG36_OTERM662  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\always12~9_combout ),
	.datac(!\stime[28]_NEW_REG2_OTERM617 ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[21]_NEW_REG36_OTERM662 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~18 .extended_lut = "off";
defparam \stime~18 .lut_mask = 64'h00000000000000FE;
defparam \stime~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \Add8~37 (
// Equation(s):
// \Add8~37_sumout  = SUM(( \stime~17_combout  ) + ( GND ) + ( \Add8~42  ))
// \Add8~38  = CARRY(( \stime~17_combout  ) + ( GND ) + ( \Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~37_sumout ),
	.cout(\Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \Add8~37 .extended_lut = "off";
defparam \Add8~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \stime[22]_OTERM25_NEW_REG808 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[22]_OTERM25_OTERM809 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[22]_OTERM25_NEW_REG808 .is_wysiwyg = "true";
defparam \stime[22]_OTERM25_NEW_REG808 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \stime[22]_NEW_REG24_NEW643 (
// Equation(s):
// \stime[22]_NEW_REG24_OTERM644  = ( \stime[22]_OTERM25_OTERM809  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[22]_OTERM25_OTERM811 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[22]_OTERM25_OTERM813 )) ) ) # ( 
// !\stime[22]_OTERM25_OTERM809  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[22]_OTERM25_OTERM811 ) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\stime[22]_OTERM25_OTERM813 ),
	.datad(!\stime[22]_OTERM25_OTERM811 ),
	.datae(gnd),
	.dataf(!\stime[22]_OTERM25_OTERM809 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[22]_NEW_REG24_OTERM644 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[22]_NEW_REG24_NEW643 .extended_lut = "off";
defparam \stime[22]_NEW_REG24_NEW643 .lut_mask = 64'h00AA00AA50FA50FA;
defparam \stime[22]_NEW_REG24_NEW643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \stime~17 (
// Equation(s):
// \stime~17_combout  = ( \stime[28]_NEW_REG8_OTERM623  & ( \stime[22]_NEW_REG24_OTERM644  & ( (\stime[28]_NEW_REG10_OTERM1077  & ((!\always12~9_combout ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) )

	.dataa(!\always12~9_combout ),
	.datab(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\stime[28]_NEW_REG2_OTERM617 ),
	.datae(!\stime[28]_NEW_REG8_OTERM623 ),
	.dataf(!\stime[22]_NEW_REG24_OTERM644 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~17 .extended_lut = "off";
defparam \stime~17 .lut_mask = 64'h0000000000003332;
defparam \stime~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N9
cyclonev_lcell_comb \Add8~33 (
// Equation(s):
// \Add8~33_sumout  = SUM(( \stime~16_combout  ) + ( GND ) + ( \Add8~38  ))
// \Add8~34  = CARRY(( \stime~16_combout  ) + ( GND ) + ( \Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~33_sumout ),
	.cout(\Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \Add8~33 .extended_lut = "off";
defparam \Add8~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \stime[23]_OTERM29_NEW_REG784 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[23]_OTERM29_OTERM785 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[23]_OTERM29_NEW_REG784 .is_wysiwyg = "true";
defparam \stime[23]_OTERM29_NEW_REG784 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \stime[23]_NEW_REG28_NEW649_RTM0651 (
// Equation(s):
// \stime[23]_NEW_REG28_NEW649_RTM0651~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[23]_NEW_REG28_NEW649_RTM0651~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[23]_NEW_REG28_NEW649_RTM0651 .extended_lut = "off";
defparam \stime[23]_NEW_REG28_NEW649_RTM0651 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[23]_NEW_REG28_NEW649_RTM0651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N46
dffeas \stime[23]_OTERM29_NEW_REG788 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[23]_NEW_REG28_NEW649_RTM0651~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[23]_OTERM29_OTERM789 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[23]_OTERM29_NEW_REG788 .is_wysiwyg = "true";
defparam \stime[23]_OTERM29_NEW_REG788 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \stime[23]_OTERM29_NEW_REG786 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[23]_NEW_REG28_OTERM650 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[23]_OTERM29_OTERM787 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[23]_OTERM29_NEW_REG786 .is_wysiwyg = "true";
defparam \stime[23]_OTERM29_NEW_REG786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \stime[23]_NEW_REG28_NEW649 (
// Equation(s):
// \stime[23]_NEW_REG28_OTERM650  = ( \stime[23]_OTERM29_OTERM787  & ( \stime[0]_OTERM33_OTERM753  & ( (\stime[23]_OTERM29_OTERM785  & !\stime[23]_OTERM29_OTERM789 ) ) ) ) # ( !\stime[23]_OTERM29_OTERM787  & ( \stime[0]_OTERM33_OTERM753  & ( 
// (\stime[23]_OTERM29_OTERM785  & !\stime[23]_OTERM29_OTERM789 ) ) ) ) # ( \stime[23]_OTERM29_OTERM787  & ( !\stime[0]_OTERM33_OTERM753  ) )

	.dataa(!\stime[23]_OTERM29_OTERM785 ),
	.datab(gnd),
	.datac(!\stime[23]_OTERM29_OTERM789 ),
	.datad(gnd),
	.datae(!\stime[23]_OTERM29_OTERM787 ),
	.dataf(!\stime[0]_OTERM33_OTERM753 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[23]_NEW_REG28_OTERM650 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[23]_NEW_REG28_NEW649 .extended_lut = "off";
defparam \stime[23]_NEW_REG28_NEW649 .lut_mask = 64'h0000FFFF50505050;
defparam \stime[23]_NEW_REG28_NEW649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \stime~16 (
// Equation(s):
// \stime~16_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[23]_NEW_REG28_OTERM650  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG8_OTERM623 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[23]_NEW_REG28_OTERM650 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~16 .extended_lut = "off";
defparam \stime~16 .lut_mask = 64'h0000000000005554;
defparam \stime~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \Add8~29 (
// Equation(s):
// \Add8~29_sumout  = SUM(( \stime~15_combout  ) + ( GND ) + ( \Add8~34  ))
// \Add8~30  = CARRY(( \stime~15_combout  ) + ( GND ) + ( \Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~29_sumout ),
	.cout(\Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \Add8~29 .extended_lut = "off";
defparam \Add8~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \stime[24]_OTERM39_NEW_REG832 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[24]_OTERM39_OTERM833 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[24]_OTERM39_NEW_REG832 .is_wysiwyg = "true";
defparam \stime[24]_OTERM39_NEW_REG832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \stime[24]_NEW_REG38_NEW664 (
// Equation(s):
// \stime[24]_NEW_REG38_OTERM665  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (!\stime[24]_OTERM39_OTERM837  & \stime[24]_OTERM39_OTERM833 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[24]_OTERM39_OTERM835  ) )

	.dataa(gnd),
	.datab(!\stime[24]_OTERM39_OTERM837 ),
	.datac(!\stime[24]_OTERM39_OTERM835 ),
	.datad(!\stime[24]_OTERM39_OTERM833 ),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[24]_NEW_REG38_OTERM665 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[24]_NEW_REG38_NEW664 .extended_lut = "off";
defparam \stime[24]_NEW_REG38_NEW664 .lut_mask = 64'h0F0F0F0F00CC00CC;
defparam \stime[24]_NEW_REG38_NEW664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \stime~15 (
// Equation(s):
// \stime~15_combout  = ( \stime[24]_NEW_REG38_OTERM665  & ( \stime[28]_NEW_REG10_OTERM1077  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[24]_NEW_REG38_OTERM665 ),
	.dataf(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~15 .extended_lut = "off";
defparam \stime~15 .lut_mask = 64'h0000000000000F0E;
defparam \stime~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N15
cyclonev_lcell_comb \Add8~25 (
// Equation(s):
// \Add8~25_sumout  = SUM(( \stime~14_combout  ) + ( GND ) + ( \Add8~30  ))
// \Add8~26  = CARRY(( \stime~14_combout  ) + ( GND ) + ( \Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~25_sumout ),
	.cout(\Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \Add8~25 .extended_lut = "off";
defparam \Add8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N16
dffeas \stime[25]_OTERM51_NEW_REG838 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[25]_OTERM51_OTERM839 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[25]_OTERM51_NEW_REG838 .is_wysiwyg = "true";
defparam \stime[25]_OTERM51_NEW_REG838 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N44
dffeas \stime[25]_OTERM51_NEW_REG840 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[25]_NEW_REG50_OTERM683 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[25]_OTERM51_OTERM841 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[25]_OTERM51_NEW_REG840 .is_wysiwyg = "true";
defparam \stime[25]_OTERM51_NEW_REG840 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \stime[25]_NEW_REG50_NEW682 (
// Equation(s):
// \stime[25]_NEW_REG50_OTERM683  = ( \stime[25]_OTERM51_OTERM841  & ( (!\stime[0]_OTERM33_OTERM753 ) # ((!\stime[25]_OTERM51_OTERM843  & \stime[25]_OTERM51_OTERM839 )) ) ) # ( !\stime[25]_OTERM51_OTERM841  & ( (\stime[0]_OTERM33_OTERM753  & 
// (!\stime[25]_OTERM51_OTERM843  & \stime[25]_OTERM51_OTERM839 )) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753 ),
	.datab(!\stime[25]_OTERM51_OTERM843 ),
	.datac(!\stime[25]_OTERM51_OTERM839 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stime[25]_OTERM51_OTERM841 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[25]_NEW_REG50_OTERM683 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[25]_NEW_REG50_NEW682 .extended_lut = "off";
defparam \stime[25]_NEW_REG50_NEW682 .lut_mask = 64'h04040404AEAEAEAE;
defparam \stime[25]_NEW_REG50_NEW682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \stime~14 (
// Equation(s):
// \stime~14_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[25]_NEW_REG50_OTERM683  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[25]_NEW_REG50_OTERM683 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~14 .extended_lut = "off";
defparam \stime~14 .lut_mask = 64'h00000000000000FE;
defparam \stime~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \always12~1 (
// Equation(s):
// \always12~1_combout  = ( !\stime~17_combout  & ( !\stime~16_combout  & ( (!\stime~14_combout  & (!\stime~19_combout  & (!\stime~18_combout  & !\stime~15_combout ))) ) ) )

	.dataa(!\stime~14_combout ),
	.datab(!\stime~19_combout ),
	.datac(!\stime~18_combout ),
	.datad(!\stime~15_combout ),
	.datae(!\stime~17_combout ),
	.dataf(!\stime~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~1 .extended_lut = "off";
defparam \always12~1 .lut_mask = 64'h8000000000000000;
defparam \always12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( \stime~27_combout  & ( \stime~20_combout  ) ) # ( !\stime~27_combout  & ( (\stime~20_combout  & ((\stime~29_combout ) # (\stime~28_combout ))) ) )

	.dataa(gnd),
	.datab(!\stime~28_combout ),
	.datac(!\stime~29_combout ),
	.datad(!\stime~20_combout ),
	.datae(gnd),
	.dataf(!\stime~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h003F003F00FF00FF;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N57
cyclonev_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ( \stime~11_combout  & ( (\stime~10_combout  & (\stime~9_combout  & \stime~7_combout )) ) )

	.dataa(!\stime~10_combout ),
	.datab(gnd),
	.datac(!\stime~9_combout ),
	.datad(!\stime~7_combout ),
	.datae(gnd),
	.dataf(!\stime~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~2 .extended_lut = "off";
defparam \LessThan3~2 .lut_mask = 64'h0000000000050005;
defparam \LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \stime~0 (
// Equation(s):
// \stime~0_combout  = ( \LessThan3~0_combout  & ( (\LessThan3~2_combout  & (((\LessThan3~1_combout  & \stime~13_combout )) # (\stime~12_combout ))) ) ) # ( !\LessThan3~0_combout  & ( (\LessThan3~2_combout  & ((\stime~13_combout ) # (\stime~12_combout ))) ) 
// )

	.dataa(!\LessThan3~1_combout ),
	.datab(!\stime~12_combout ),
	.datac(!\stime~13_combout ),
	.datad(!\LessThan3~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~0 .extended_lut = "off";
defparam \stime~0 .lut_mask = 64'h003F003F00370037;
defparam \stime~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \stime~1 (
// Equation(s):
// \stime~1_combout  = ( \always12~8_combout  & ( (\always12~1_combout  & !\stime~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always12~1_combout ),
	.datad(!\stime~0_combout ),
	.datae(gnd),
	.dataf(!\always12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~1 .extended_lut = "off";
defparam \stime~1 .lut_mask = 64'h000000000F000F00;
defparam \stime~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N19
dffeas \stime[28]_OTERM9_NEW_REG868 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM9_OTERM869 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM9_NEW_REG868 .is_wysiwyg = "true";
defparam \stime[28]_OTERM9_NEW_REG868 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \stime[28]_NEW_REG8_NEW622 (
// Equation(s):
// \stime[28]_NEW_REG8_OTERM623  = ( \stime[28]_OTERM9_OTERM869  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[28]_OTERM9_OTERM871 )) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((!\stime[28]_OTERM9_OTERM873 ))) ) ) # ( !\stime[28]_OTERM9_OTERM869 
//  & ( (\stime[28]_OTERM9_OTERM871  & !\stime[0]_OTERM33_OTERM753~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\stime[28]_OTERM9_OTERM871 ),
	.datac(!\stime[28]_OTERM9_OTERM873 ),
	.datad(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM9_OTERM869 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG8_OTERM623 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG8_NEW622 .extended_lut = "off";
defparam \stime[28]_NEW_REG8_NEW622 .lut_mask = 64'h3300330033F033F0;
defparam \stime[28]_NEW_REG8_NEW622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \stime[6]_NEW_REG30_NEW652_RTM0654 (
// Equation(s):
// \stime[6]_NEW_REG30_NEW652_RTM0654~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[6]_NEW_REG30_NEW652_RTM0654~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[6]_NEW_REG30_NEW652_RTM0654 .extended_lut = "off";
defparam \stime[6]_NEW_REG30_NEW652_RTM0654 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[6]_NEW_REG30_NEW652_RTM0654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N58
dffeas \stime[6]_OTERM31_NEW_REG860 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[6]_NEW_REG30_NEW652_RTM0654~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[6]_OTERM31_OTERM861 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[6]_OTERM31_NEW_REG860 .is_wysiwyg = "true";
defparam \stime[6]_OTERM31_NEW_REG860 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N56
dffeas \stime[6]_OTERM31_NEW_REG858 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[6]_NEW_REG30_OTERM653 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[6]_OTERM31_OTERM859 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[6]_OTERM31_NEW_REG858 .is_wysiwyg = "true";
defparam \stime[6]_OTERM31_NEW_REG858 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \stime[6]_OTERM31_NEW_REG856 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[6]_OTERM31_OTERM857 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[6]_OTERM31_NEW_REG856 .is_wysiwyg = "true";
defparam \stime[6]_OTERM31_NEW_REG856 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \stime[6]_NEW_REG30_NEW652 (
// Equation(s):
// \stime[6]_NEW_REG30_OTERM653  = ( \stime[6]_OTERM31_OTERM857  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[6]_OTERM31_OTERM859 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[6]_OTERM31_OTERM861 )) ) ) # ( !\stime[6]_OTERM31_OTERM857 
//  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[6]_OTERM31_OTERM859 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[6]_OTERM31_OTERM861 ),
	.datad(!\stime[6]_OTERM31_OTERM859 ),
	.datae(gnd),
	.dataf(!\stime[6]_OTERM31_OTERM857 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[6]_NEW_REG30_OTERM653 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[6]_NEW_REG30_NEW652 .extended_lut = "off";
defparam \stime[6]_NEW_REG30_NEW652 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[6]_NEW_REG30_NEW652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \stime~29 (
// Equation(s):
// \stime~29_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[6]_NEW_REG30_OTERM653  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[6]_NEW_REG30_OTERM653 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~29 .extended_lut = "off";
defparam \stime~29 .lut_mask = 64'h0000000000003332;
defparam \stime~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \always12~4 (
// Equation(s):
// \always12~4_combout  = ( !\stime~32_combout  & ( (!\stime~30_combout  & (!\stime~33_combout  & !\stime~31_combout )) ) )

	.dataa(gnd),
	.datab(!\stime~30_combout ),
	.datac(!\stime~33_combout ),
	.datad(!\stime~31_combout ),
	.datae(gnd),
	.dataf(!\stime~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~4 .extended_lut = "off";
defparam \always12~4 .lut_mask = 64'hC000C00000000000;
defparam \always12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \always12~5 (
// Equation(s):
// \always12~5_combout  = ( !\stime~27_combout  & ( (!\stime~29_combout  & (!\stime~28_combout  & \always12~4_combout )) ) )

	.dataa(!\stime~29_combout ),
	.datab(gnd),
	.datac(!\stime~28_combout ),
	.datad(!\always12~4_combout ),
	.datae(gnd),
	.dataf(!\stime~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~5 .extended_lut = "off";
defparam \always12~5 .lut_mask = 64'h00A000A000000000;
defparam \always12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \always12~6 (
// Equation(s):
// \always12~6_combout  = ( \always12~3_combout  & ( \always12~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always12~5_combout ),
	.datae(gnd),
	.dataf(!\always12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~6 .extended_lut = "off";
defparam \always12~6 .lut_mask = 64'h0000000000FF00FF;
defparam \always12~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N53
dffeas \stime[28]_OTERM5_NEW_REG952 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always12~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM5_OTERM953 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM5_NEW_REG952 .is_wysiwyg = "true";
defparam \stime[28]_OTERM5_NEW_REG952 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N8
dffeas \stime[28]_OTERM5_NEW_REG954 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG4_OTERM620 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM5_OTERM955 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM5_NEW_REG954 .is_wysiwyg = "true";
defparam \stime[28]_OTERM5_NEW_REG954 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \stime[28]_NEW_REG4_NEW619_RTM0621 (
// Equation(s):
// \stime[28]_NEW_REG4_NEW619_RTM0621~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG4_NEW619_RTM0621~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG4_NEW619_RTM0621 .extended_lut = "off";
defparam \stime[28]_NEW_REG4_NEW619_RTM0621 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[28]_NEW_REG4_NEW619_RTM0621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N49
dffeas \stime[28]_OTERM5_NEW_REG956 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_NEW_REG4_NEW619_RTM0621~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM5_OTERM957 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM5_NEW_REG956 .is_wysiwyg = "true";
defparam \stime[28]_OTERM5_NEW_REG956 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N3
cyclonev_lcell_comb \stime[28]_NEW_REG4_NEW619 (
// Equation(s):
// \stime[28]_NEW_REG4_OTERM620  = ( \stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( (\stime[28]_OTERM5_OTERM953  & !\stime[28]_OTERM5_OTERM957 ) ) ) # ( !\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ( \stime[28]_OTERM5_OTERM955  ) )

	.dataa(!\stime[28]_OTERM5_OTERM953 ),
	.datab(!\stime[28]_OTERM5_OTERM955 ),
	.datac(!\stime[28]_OTERM5_OTERM957 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG4_OTERM620 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG4_NEW619 .extended_lut = "off";
defparam \stime[28]_NEW_REG4_NEW619 .lut_mask = 64'h3333333350505050;
defparam \stime[28]_NEW_REG4_NEW619 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \Add8~125 (
// Equation(s):
// \Add8~125_sumout  = SUM(( \stime~39_combout  ) + ( GND ) + ( \Add8~26  ))
// \Add8~126  = CARRY(( \stime~39_combout  ) + ( GND ) + ( \Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~125_sumout ),
	.cout(\Add8~126 ),
	.shareout());
// synopsys translate_off
defparam \Add8~125 .extended_lut = "off";
defparam \Add8~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \stime[26]_OTERM21_NEW_REG760 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[26]_OTERM21_OTERM761 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[26]_OTERM21_NEW_REG760 .is_wysiwyg = "true";
defparam \stime[26]_OTERM21_NEW_REG760 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N14
dffeas \stime[26]_OTERM21_NEW_REG762 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[26]_NEW_REG20_OTERM638 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[26]_OTERM21_OTERM763 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[26]_OTERM21_NEW_REG762 .is_wysiwyg = "true";
defparam \stime[26]_OTERM21_NEW_REG762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \stime[26]_NEW_REG20_NEW637_RTM0639 (
// Equation(s):
// \stime[26]_NEW_REG20_NEW637_RTM0639~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[26]_NEW_REG20_NEW637_RTM0639~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[26]_NEW_REG20_NEW637_RTM0639 .extended_lut = "off";
defparam \stime[26]_NEW_REG20_NEW637_RTM0639 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[26]_NEW_REG20_NEW637_RTM0639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N16
dffeas \stime[26]_OTERM21_NEW_REG764 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[26]_NEW_REG20_NEW637_RTM0639~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[26]_OTERM21_OTERM765 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[26]_OTERM21_NEW_REG764 .is_wysiwyg = "true";
defparam \stime[26]_OTERM21_NEW_REG764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \stime[26]_NEW_REG20_NEW637 (
// Equation(s):
// \stime[26]_NEW_REG20_OTERM638  = ( \stime[26]_OTERM21_OTERM765  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[26]_OTERM21_OTERM763 ) ) ) # ( !\stime[26]_OTERM21_OTERM765  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[26]_OTERM21_OTERM763 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[26]_OTERM21_OTERM761 )) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datab(!\stime[26]_OTERM21_OTERM761 ),
	.datac(gnd),
	.datad(!\stime[26]_OTERM21_OTERM763 ),
	.datae(gnd),
	.dataf(!\stime[26]_OTERM21_OTERM765 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[26]_NEW_REG20_OTERM638 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[26]_NEW_REG20_NEW637 .extended_lut = "off";
defparam \stime[26]_NEW_REG20_NEW637 .lut_mask = 64'h11BB11BB00AA00AA;
defparam \stime[26]_NEW_REG20_NEW637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N9
cyclonev_lcell_comb \stime~39 (
// Equation(s):
// \stime~39_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[26]_NEW_REG20_OTERM638  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\always12~9_combout ) # ((!\stime[28]_NEW_REG2_OTERM617 ) # (!\stime[28]_NEW_REG4_OTERM620 )))) ) ) )

	.dataa(!\always12~9_combout ),
	.datab(!\stime[28]_NEW_REG2_OTERM617 ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\stime[28]_NEW_REG4_OTERM620 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[26]_NEW_REG20_OTERM638 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~39 .extended_lut = "off";
defparam \stime~39 .lut_mask = 64'h0000000000000F0E;
defparam \stime~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N21
cyclonev_lcell_comb \Add8~121 (
// Equation(s):
// \Add8~121_sumout  = SUM(( \stime~38_combout  ) + ( GND ) + ( \Add8~126  ))
// \Add8~122  = CARRY(( \stime~38_combout  ) + ( GND ) + ( \Add8~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stime~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~121_sumout ),
	.cout(\Add8~122 ),
	.shareout());
// synopsys translate_off
defparam \Add8~121 .extended_lut = "off";
defparam \Add8~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N22
dffeas \stime[27]_OTERM15_NEW_REG814 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[27]_OTERM15_OTERM815 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[27]_OTERM15_NEW_REG814 .is_wysiwyg = "true";
defparam \stime[27]_OTERM15_NEW_REG814 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \stime[27]_OTERM15_NEW_REG816 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[27]_NEW_REG14_OTERM629 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[27]_OTERM15_OTERM817 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[27]_OTERM15_NEW_REG816 .is_wysiwyg = "true";
defparam \stime[27]_OTERM15_NEW_REG816 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N45
cyclonev_lcell_comb \stime[27]_NEW_REG14_NEW628_RTM0630 (
// Equation(s):
// \stime[27]_NEW_REG14_NEW628_RTM0630~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[27]_NEW_REG14_NEW628_RTM0630~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[27]_NEW_REG14_NEW628_RTM0630 .extended_lut = "off";
defparam \stime[27]_NEW_REG14_NEW628_RTM0630 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[27]_NEW_REG14_NEW628_RTM0630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N46
dffeas \stime[27]_OTERM15_NEW_REG818 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[27]_NEW_REG14_NEW628_RTM0630~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[27]_OTERM15_OTERM819 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[27]_OTERM15_NEW_REG818 .is_wysiwyg = "true";
defparam \stime[27]_OTERM15_NEW_REG818 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \stime[27]_NEW_REG14_NEW628 (
// Equation(s):
// \stime[27]_NEW_REG14_OTERM629  = ( \stime[27]_OTERM15_OTERM819  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[27]_OTERM15_OTERM817 ) ) ) # ( !\stime[27]_OTERM15_OTERM819  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[27]_OTERM15_OTERM817 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[27]_OTERM15_OTERM815 )) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datab(!\stime[27]_OTERM15_OTERM815 ),
	.datac(gnd),
	.datad(!\stime[27]_OTERM15_OTERM817 ),
	.datae(gnd),
	.dataf(!\stime[27]_OTERM15_OTERM819 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[27]_NEW_REG14_OTERM629 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[27]_NEW_REG14_NEW628 .extended_lut = "off";
defparam \stime[27]_NEW_REG14_NEW628 .lut_mask = 64'h11BB11BB00AA00AA;
defparam \stime[27]_NEW_REG14_NEW628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \stime~38 (
// Equation(s):
// \stime~38_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[27]_NEW_REG14_OTERM629  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\always12~9_combout ),
	.datac(!\stime[28]_NEW_REG8_OTERM623 ),
	.datad(!\stime[28]_NEW_REG2_OTERM617 ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[27]_NEW_REG14_OTERM629 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~38 .extended_lut = "off";
defparam \stime~38 .lut_mask = 64'h0000000000000F0E;
defparam \stime~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N41
dffeas \stime[28]_OTERM1_NEW_REG798 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG0_OTERM614 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM1_OTERM799 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM1_NEW_REG798 .is_wysiwyg = "true";
defparam \stime[28]_OTERM1_NEW_REG798 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \Add8~117 (
// Equation(s):
// \Add8~117_sumout  = SUM(( \stime~37_combout  ) + ( GND ) + ( \Add8~122  ))
// \Add8~118  = CARRY(( \stime~37_combout  ) + ( GND ) + ( \Add8~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~117_sumout ),
	.cout(\Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \Add8~117 .extended_lut = "off";
defparam \Add8~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \stime[28]_OTERM1_NEW_REG796 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM1_OTERM797 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM1_NEW_REG796 .is_wysiwyg = "true";
defparam \stime[28]_OTERM1_NEW_REG796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \stime[28]_NEW_REG0_NEW613_RTM0615 (
// Equation(s):
// \stime[28]_NEW_REG0_NEW613_RTM0615~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG0_NEW613_RTM0615~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG0_NEW613_RTM0615 .extended_lut = "off";
defparam \stime[28]_NEW_REG0_NEW613_RTM0615 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[28]_NEW_REG0_NEW613_RTM0615 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N50
dffeas \stime[28]_OTERM1_NEW_REG800 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG0_NEW613_RTM0615~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM1_OTERM801 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM1_NEW_REG800 .is_wysiwyg = "true";
defparam \stime[28]_OTERM1_NEW_REG800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \stime[28]_NEW_REG0_NEW613 (
// Equation(s):
// \stime[28]_NEW_REG0_OTERM614  = ( \stime[28]_OTERM1_OTERM801  & ( (\stime[28]_OTERM1_OTERM799  & !\stime[0]_OTERM33_OTERM753~DUPLICATE_q ) ) ) # ( !\stime[28]_OTERM1_OTERM801  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[28]_OTERM1_OTERM799 )) 
// # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[28]_OTERM1_OTERM797 ))) ) )

	.dataa(gnd),
	.datab(!\stime[28]_OTERM1_OTERM799 ),
	.datac(!\stime[28]_OTERM1_OTERM797 ),
	.datad(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM1_OTERM801 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG0_OTERM614 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG0_NEW613 .extended_lut = "off";
defparam \stime[28]_NEW_REG0_NEW613 .lut_mask = 64'h330F330F33003300;
defparam \stime[28]_NEW_REG0_NEW613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \stime~37 (
// Equation(s):
// \stime~37_combout  = ( \stime[28]_NEW_REG8_OTERM623  & ( \stime[28]_NEW_REG2_OTERM617  & ( (\stime[28]_NEW_REG0_OTERM614  & (\stime[28]_NEW_REG10_OTERM1077  & ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) ) # ( 
// \stime[28]_NEW_REG8_OTERM623  & ( !\stime[28]_NEW_REG2_OTERM617  & ( (\stime[28]_NEW_REG0_OTERM614  & \stime[28]_NEW_REG10_OTERM1077 ) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\stime[28]_NEW_REG0_OTERM614 ),
	.datac(!\always12~9_combout ),
	.datad(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datae(!\stime[28]_NEW_REG8_OTERM623 ),
	.dataf(!\stime[28]_NEW_REG2_OTERM617 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~37 .extended_lut = "off";
defparam \stime~37 .lut_mask = 64'h0000003300000032;
defparam \stime~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N15
cyclonev_lcell_comb \stime[30]_NEW_REG18_NEW634_RTM0636 (
// Equation(s):
// \stime[30]_NEW_REG18_NEW634_RTM0636~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[30]_NEW_REG18_NEW634_RTM0636~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[30]_NEW_REG18_NEW634_RTM0636 .extended_lut = "off";
defparam \stime[30]_NEW_REG18_NEW634_RTM0636 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[30]_NEW_REG18_NEW634_RTM0636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \stime[30]_OTERM19_NEW_REG848 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[30]_NEW_REG18_NEW634_RTM0636~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM19_OTERM849 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM19_NEW_REG848 .is_wysiwyg = "true";
defparam \stime[30]_OTERM19_NEW_REG848 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N46
dffeas \stime[30]_OTERM19_NEW_REG846 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[30]_NEW_REG18_OTERM635 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM19_OTERM847 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM19_NEW_REG846 .is_wysiwyg = "true";
defparam \stime[30]_OTERM19_NEW_REG846 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \stime[30]_OTERM19_NEW_REG844 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\always12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM19_OTERM845 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM19_NEW_REG844 .is_wysiwyg = "true";
defparam \stime[30]_OTERM19_NEW_REG844 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \stime[30]_NEW_REG18_NEW634 (
// Equation(s):
// \stime[30]_NEW_REG18_OTERM635  = ( \stime[30]_OTERM19_OTERM845  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[30]_OTERM19_OTERM847 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[30]_OTERM19_OTERM849 )) ) ) # ( 
// !\stime[30]_OTERM19_OTERM845  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[30]_OTERM19_OTERM847 ) ) )

	.dataa(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datab(!\stime[30]_OTERM19_OTERM849 ),
	.datac(gnd),
	.datad(!\stime[30]_OTERM19_OTERM847 ),
	.datae(gnd),
	.dataf(!\stime[30]_OTERM19_OTERM845 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[30]_NEW_REG18_OTERM635 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[30]_NEW_REG18_NEW634 .extended_lut = "off";
defparam \stime[30]_NEW_REG18_NEW634 .lut_mask = 64'h00AA00AA44EE44EE;
defparam \stime[30]_NEW_REG18_NEW634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \stime[29]_NEW_REG12_NEW625_RTM0627 (
// Equation(s):
// \stime[29]_NEW_REG12_NEW625_RTM0627~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[29]_NEW_REG12_NEW625_RTM0627~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[29]_NEW_REG12_NEW625_RTM0627 .extended_lut = "off";
defparam \stime[29]_NEW_REG12_NEW625_RTM0627 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \stime[29]_NEW_REG12_NEW625_RTM0627 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N34
dffeas \stime[29]_OTERM13_NEW_REG776 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[29]_NEW_REG12_NEW625_RTM0627~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[29]_OTERM13_OTERM777 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[29]_OTERM13_NEW_REG776 .is_wysiwyg = "true";
defparam \stime[29]_OTERM13_NEW_REG776 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N27
cyclonev_lcell_comb \Add8~113 (
// Equation(s):
// \Add8~113_sumout  = SUM(( \stime~36_combout  ) + ( GND ) + ( \Add8~118  ))
// \Add8~114  = CARRY(( \stime~36_combout  ) + ( GND ) + ( \Add8~118  ))

	.dataa(!\stime~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~113_sumout ),
	.cout(\Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \Add8~113 .extended_lut = "off";
defparam \Add8~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add8~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N28
dffeas \stime[29]_OTERM13_NEW_REG772 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[29]_OTERM13_OTERM773 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[29]_OTERM13_NEW_REG772 .is_wysiwyg = "true";
defparam \stime[29]_OTERM13_NEW_REG772 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \stime[29]_OTERM13_NEW_REG774 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[29]_NEW_REG12_OTERM626 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[29]_OTERM13_OTERM775 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[29]_OTERM13_NEW_REG774 .is_wysiwyg = "true";
defparam \stime[29]_OTERM13_NEW_REG774 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \stime[29]_NEW_REG12_NEW625 (
// Equation(s):
// \stime[29]_NEW_REG12_OTERM626  = ( \stime[29]_OTERM13_OTERM775  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ) # ((!\stime[29]_OTERM13_OTERM777  & \stime[29]_OTERM13_OTERM773 )) ) ) # ( !\stime[29]_OTERM13_OTERM775  & ( 
// (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[29]_OTERM13_OTERM777  & \stime[29]_OTERM13_OTERM773 )) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[29]_OTERM13_OTERM777 ),
	.datad(!\stime[29]_OTERM13_OTERM773 ),
	.datae(gnd),
	.dataf(!\stime[29]_OTERM13_OTERM775 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[29]_NEW_REG12_OTERM626 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[29]_NEW_REG12_NEW625 .extended_lut = "off";
defparam \stime[29]_NEW_REG12_NEW625 .lut_mask = 64'h00300030CCFCCCFC;
defparam \stime[29]_NEW_REG12_NEW625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \stime~36 (
// Equation(s):
// \stime~36_combout  = ( \stime[29]_NEW_REG12_OTERM626  & ( \stime[28]_NEW_REG10_OTERM1077  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG4_OTERM620 ) # ((!\always12~9_combout ) # (!\stime[28]_NEW_REG2_OTERM617 )))) ) ) )

	.dataa(!\stime[28]_NEW_REG4_OTERM620 ),
	.datab(!\always12~9_combout ),
	.datac(!\stime[28]_NEW_REG2_OTERM617 ),
	.datad(!\stime[28]_NEW_REG8_OTERM623 ),
	.datae(!\stime[29]_NEW_REG12_OTERM626 ),
	.dataf(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~36 .extended_lut = "off";
defparam \stime~36 .lut_mask = 64'h00000000000000FE;
defparam \stime~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \Add8~109 (
// Equation(s):
// \Add8~109_sumout  = SUM(( \stime~35_combout  ) + ( GND ) + ( \Add8~114  ))
// \Add8~110  = CARRY(( \stime~35_combout  ) + ( GND ) + ( \Add8~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stime~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~109_sumout ),
	.cout(\Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \Add8~109 .extended_lut = "off";
defparam \Add8~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add8~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \stime[30]_OTERM17_NEW_REG826 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM17_OTERM827 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM17_NEW_REG826 .is_wysiwyg = "true";
defparam \stime[30]_OTERM17_NEW_REG826 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \stime[30]_OTERM17_NEW_REG828 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[30]_NEW_REG16_OTERM632 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM17_OTERM829 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM17_NEW_REG828 .is_wysiwyg = "true";
defparam \stime[30]_OTERM17_NEW_REG828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \stime[30]_NEW_REG16_NEW631_RTM0633 (
// Equation(s):
// \stime[30]_NEW_REG16_NEW631_RTM0633~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[30]_NEW_REG16_NEW631_RTM0633~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[30]_NEW_REG16_NEW631_RTM0633 .extended_lut = "off";
defparam \stime[30]_NEW_REG16_NEW631_RTM0633 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \stime[30]_NEW_REG16_NEW631_RTM0633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \stime[30]_OTERM17_NEW_REG830 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[30]_NEW_REG16_NEW631_RTM0633~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[30]_OTERM17_OTERM831 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[30]_OTERM17_NEW_REG830 .is_wysiwyg = "true";
defparam \stime[30]_OTERM17_NEW_REG830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \stime[30]_NEW_REG16_NEW631 (
// Equation(s):
// \stime[30]_NEW_REG16_OTERM632  = ( \stime[30]_OTERM17_OTERM831  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[30]_OTERM17_OTERM829 ) ) ) # ( !\stime[30]_OTERM17_OTERM831  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[30]_OTERM17_OTERM829 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[30]_OTERM17_OTERM827 )) ) )

	.dataa(!\stime[30]_OTERM17_OTERM827 ),
	.datab(gnd),
	.datac(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datad(!\stime[30]_OTERM17_OTERM829 ),
	.datae(gnd),
	.dataf(!\stime[30]_OTERM17_OTERM831 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[30]_NEW_REG16_OTERM632 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[30]_NEW_REG16_NEW631 .extended_lut = "off";
defparam \stime[30]_NEW_REG16_NEW631 .lut_mask = 64'h05F505F500F000F0;
defparam \stime[30]_NEW_REG16_NEW631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \stime~35 (
// Equation(s):
// \stime~35_combout  = ( \stime[30]_NEW_REG16_OTERM632  & ( (\stime[28]_NEW_REG8_OTERM623  & (\stime[28]_NEW_REG10_OTERM1077  & ((!\always12~9_combout ) # (!\stime[30]_NEW_REG18_OTERM635 )))) ) )

	.dataa(!\stime[28]_NEW_REG8_OTERM623 ),
	.datab(!\always12~9_combout ),
	.datac(!\stime[28]_NEW_REG10_OTERM1077 ),
	.datad(!\stime[30]_NEW_REG18_OTERM635 ),
	.datae(gnd),
	.dataf(!\stime[30]_NEW_REG16_OTERM632 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~35 .extended_lut = "off";
defparam \stime~35 .lut_mask = 64'h0000000005040504;
defparam \stime~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N33
cyclonev_lcell_comb \Add8~105 (
// Equation(s):
// \Add8~105_sumout  = SUM(( stime[31] ) + ( GND ) + ( \Add8~110  ))

	.dataa(!stime[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~105 .extended_lut = "off";
defparam \Add8~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add8~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \stime[31]~34_RESYN1030 (
// Equation(s):
// \stime[31]~34_RESYN1030_BDD1031  = ( \stime~1_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\Add8~105_sumout  & (!\SW[5]~input_o  $ (!\sprev[5]_OTERM319 )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\SW[5]~input_o ),
	.datac(!\sprev[5]_OTERM319 ),
	.datad(!\Add8~105_sumout ),
	.datae(gnd),
	.dataf(!\stime~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[31]~34_RESYN1030_BDD1031 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[31]~34_RESYN1030 .extended_lut = "off";
defparam \stime[31]~34_RESYN1030 .lut_mask = 64'h0000000000140014;
defparam \stime[31]~34_RESYN1030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \stime[31]~34 (
// Equation(s):
// \stime[31]~34_combout  = ( \stime~2_combout  & ( \stime[31]~34_RESYN1030_BDD1031  & ( (!\always12~7_combout  & (\stime~5_combout  & (\stime~3_combout  & \stime~4_combout ))) ) ) )

	.dataa(!\always12~7_combout ),
	.datab(!\stime~5_combout ),
	.datac(!\stime~3_combout ),
	.datad(!\stime~4_combout ),
	.datae(!\stime~2_combout ),
	.dataf(!\stime[31]~34_RESYN1030_BDD1031 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[31]~34 .extended_lut = "off";
defparam \stime[31]~34 .lut_mask = 64'h0000000000000002;
defparam \stime[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \stime[31] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[31]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stime[31]),
	.prn(vcc));
// synopsys translate_off
defparam \stime[31] .is_wysiwyg = "true";
defparam \stime[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \always12~8 (
// Equation(s):
// \always12~8_combout  = ( !\stime~36_combout  & ( !\stime~35_combout  & ( (!\stime~38_combout  & (!\stime~39_combout  & (!\stime~37_combout  & !stime[31]))) ) ) )

	.dataa(!\stime~38_combout ),
	.datab(!\stime~39_combout ),
	.datac(!\stime~37_combout ),
	.datad(!stime[31]),
	.datae(!\stime~36_combout ),
	.dataf(!\stime~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~8 .extended_lut = "off";
defparam \always12~8 .lut_mask = 64'h8000000000000000;
defparam \always12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \stime~8_RESYN1056 (
// Equation(s):
// \stime~8_RESYN1056_BDD1057  = ( \always12~2_combout  & ( \stime~1_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # ((!\always12~6_combout ) # ((!\Equal7~2_Duplicate_6  & \always12~8_combout ))) ) ) ) # ( !\always12~2_combout  & ( 
// \stime~1_combout  ) ) # ( \always12~2_combout  & ( !\stime~1_combout  ) ) # ( !\always12~2_combout  & ( !\stime~1_combout  ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always12~6_combout ),
	.datac(!\Equal7~2_Duplicate_6 ),
	.datad(!\always12~8_combout ),
	.datae(!\always12~2_combout ),
	.dataf(!\stime~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~8_RESYN1056_BDD1057 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~8_RESYN1056 .extended_lut = "off";
defparam \stime~8_RESYN1056 .lut_mask = 64'hFFFFFFFFFFFFEEFE;
defparam \stime~8_RESYN1056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \stime~8 (
// Equation(s):
// \stime~8_combout  = ( \Equal7~1_Duplicate_15  & ( \stime~8_RESYN1056_BDD1057  ) ) # ( !\Equal7~1_Duplicate_15  & ( \stime~8_RESYN1056_BDD1057  ) ) # ( \Equal7~1_Duplicate_15  & ( !\stime~8_RESYN1056_BDD1057  & ( (\always12~8_combout  & 
// ((!\Equal7~4_Duplicate_9 ) # ((!\Equal7~0_Duplicate_18 ) # (!\Equal7~3_Duplicate_12 )))) ) ) ) # ( !\Equal7~1_Duplicate_15  & ( !\stime~8_RESYN1056_BDD1057  & ( \always12~8_combout  ) ) )

	.dataa(!\Equal7~4_Duplicate_9 ),
	.datab(!\Equal7~0_Duplicate_18 ),
	.datac(!\Equal7~3_Duplicate_12 ),
	.datad(!\always12~8_combout ),
	.datae(!\Equal7~1_Duplicate_15 ),
	.dataf(!\stime~8_RESYN1056_BDD1057 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~8 .extended_lut = "off";
defparam \stime~8 .lut_mask = 64'h00FF00FEFFFFFFFF;
defparam \stime~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N56
dffeas \stime[0]_OTERM33_OTERM753~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[0]_OTERM33_OTERM753~DUPLICATE .is_wysiwyg = "true";
defparam \stime[0]_OTERM33_OTERM753~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \stime[28]_NEW_REG2_NEW616_RTM0618 (
// Equation(s):
// \stime[28]_NEW_REG2_NEW616_RTM0618~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG2_NEW616_RTM0618~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG2_NEW616_RTM0618 .extended_lut = "off";
defparam \stime[28]_NEW_REG2_NEW616_RTM0618 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[28]_NEW_REG2_NEW616_RTM0618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N1
dffeas \stime[28]_OTERM3_NEW_REG962 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[28]_NEW_REG2_NEW616_RTM0618~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM3_OTERM963 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM3_NEW_REG962 .is_wysiwyg = "true";
defparam \stime[28]_OTERM3_NEW_REG962 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N56
dffeas \stime[28]_OTERM3_NEW_REG960 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime[28]_NEW_REG2_OTERM617 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM3_OTERM961 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM3_NEW_REG960 .is_wysiwyg = "true";
defparam \stime[28]_OTERM3_NEW_REG960 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \stime[28]_OTERM3_NEW_REG958 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[28]_OTERM3_OTERM959 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[28]_OTERM3_NEW_REG958 .is_wysiwyg = "true";
defparam \stime[28]_OTERM3_NEW_REG958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \stime[28]_NEW_REG2_NEW616 (
// Equation(s):
// \stime[28]_NEW_REG2_OTERM617  = ( \stime[28]_OTERM3_OTERM959  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & ((\stime[28]_OTERM3_OTERM961 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (!\stime[28]_OTERM3_OTERM963 )) ) ) # ( !\stime[28]_OTERM3_OTERM959 
//  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[28]_OTERM3_OTERM961 ) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[28]_OTERM3_OTERM963 ),
	.datad(!\stime[28]_OTERM3_OTERM961 ),
	.datae(gnd),
	.dataf(!\stime[28]_OTERM3_OTERM959 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[28]_NEW_REG2_OTERM617 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[28]_NEW_REG2_NEW616 .extended_lut = "off";
defparam \stime[28]_NEW_REG2_NEW616 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \stime[28]_NEW_REG2_NEW616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N47
dffeas \stime[15]_OTERM27_NEW_REG790 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add8~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[15]_OTERM27_OTERM791 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[15]_OTERM27_NEW_REG790 .is_wysiwyg = "true";
defparam \stime[15]_OTERM27_NEW_REG790 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N2
dffeas \stime[15]_OTERM27_NEW_REG792 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[15]_NEW_REG26_OTERM647 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[15]_OTERM27_OTERM793 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[15]_OTERM27_NEW_REG792 .is_wysiwyg = "true";
defparam \stime[15]_OTERM27_NEW_REG792 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \stime[15]_NEW_REG26_NEW646_RTM0648 (
// Equation(s):
// \stime[15]_NEW_REG26_NEW646_RTM0648~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[15]_NEW_REG26_NEW646_RTM0648~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[15]_NEW_REG26_NEW646_RTM0648 .extended_lut = "off";
defparam \stime[15]_NEW_REG26_NEW646_RTM0648 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime[15]_NEW_REG26_NEW646_RTM0648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N4
dffeas \stime[15]_OTERM27_NEW_REG794 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime[15]_NEW_REG26_NEW646_RTM0648~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stime[15]_OTERM27_OTERM795 ),
	.prn(vcc));
// synopsys translate_off
defparam \stime[15]_OTERM27_NEW_REG794 .is_wysiwyg = "true";
defparam \stime[15]_OTERM27_NEW_REG794 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \stime[15]_NEW_REG26_NEW646 (
// Equation(s):
// \stime[15]_NEW_REG26_OTERM647  = ( \stime[15]_OTERM27_OTERM795  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & \stime[15]_OTERM27_OTERM793 ) ) ) # ( !\stime[15]_OTERM27_OTERM795  & ( (!\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & 
// ((\stime[15]_OTERM27_OTERM793 ))) # (\stime[0]_OTERM33_OTERM753~DUPLICATE_q  & (\stime[15]_OTERM27_OTERM791 )) ) )

	.dataa(gnd),
	.datab(!\stime[0]_OTERM33_OTERM753~DUPLICATE_q ),
	.datac(!\stime[15]_OTERM27_OTERM791 ),
	.datad(!\stime[15]_OTERM27_OTERM793 ),
	.datae(gnd),
	.dataf(!\stime[15]_OTERM27_OTERM795 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime[15]_NEW_REG26_OTERM647 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime[15]_NEW_REG26_NEW646 .extended_lut = "off";
defparam \stime[15]_NEW_REG26_NEW646 .lut_mask = 64'h03CF03CF00CC00CC;
defparam \stime[15]_NEW_REG26_NEW646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \stime~12 (
// Equation(s):
// \stime~12_combout  = ( \stime[28]_NEW_REG10_OTERM1077  & ( \stime[15]_NEW_REG26_OTERM647  & ( (\stime[28]_NEW_REG8_OTERM623  & ((!\stime[28]_NEW_REG2_OTERM617 ) # ((!\stime[28]_NEW_REG4_OTERM620 ) # (!\always12~9_combout )))) ) ) )

	.dataa(!\stime[28]_NEW_REG2_OTERM617 ),
	.datab(!\stime[28]_NEW_REG8_OTERM623 ),
	.datac(!\stime[28]_NEW_REG4_OTERM620 ),
	.datad(!\always12~9_combout ),
	.datae(!\stime[28]_NEW_REG10_OTERM1077 ),
	.dataf(!\stime[15]_NEW_REG26_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~12 .extended_lut = "off";
defparam \stime~12 .lut_mask = 64'h0000000000003332;
defparam \stime~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \always12~0 (
// Equation(s):
// \always12~0_combout  = ( !\stime~10_combout  & ( (!\stime~12_combout  & (!\stime~13_combout  & !\stime~11_combout )) ) )

	.dataa(gnd),
	.datab(!\stime~12_combout ),
	.datac(!\stime~13_combout ),
	.datad(!\stime~11_combout ),
	.datae(gnd),
	.dataf(!\stime~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~0 .extended_lut = "off";
defparam \always12~0 .lut_mask = 64'hC000C00000000000;
defparam \always12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \always12~2 (
// Equation(s):
// \always12~2_combout  = ( \always12~1_combout  & ( (\always12~0_combout  & (!\stime~7_combout  & !\stime~9_combout )) ) )

	.dataa(!\always12~0_combout ),
	.datab(!\stime~7_combout ),
	.datac(!\stime~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~2 .extended_lut = "off";
defparam \always12~2 .lut_mask = 64'h0000000040404040;
defparam \always12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \always12~7 (
// Equation(s):
// \always12~7_combout  = ( \always12~6_combout  & ( \always12~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always12~2_combout ),
	.datae(gnd),
	.dataf(!\always12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~7 .extended_lut = "off";
defparam \always12~7 .lut_mask = 64'h0000000000FF00FF;
defparam \always12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N34
dffeas \sctrl[0]_NEW_REG86 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always12~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[0]_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[0]_NEW_REG86 .is_wysiwyg = "true";
defparam \sctrl[0]_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N57
cyclonev_lcell_comb \always12~10 (
// Equation(s):
// \always12~10_combout  = ( \SW[9]~input_o  & ( (!sdata[9] & (!sdata[5] $ (!\SW[5]~input_o ))) ) ) # ( !\SW[9]~input_o  & ( (sdata[9] & (!sdata[5] $ (!\SW[5]~input_o ))) ) )

	.dataa(!sdata[5]),
	.datab(!sdata[9]),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~10 .extended_lut = "off";
defparam \always12~10 .lut_mask = 64'h1212121248484848;
defparam \always12~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N59
dffeas \sctrl[1]_OTERM83_NEW_REG611 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\always12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM83_OTERM612 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_OTERM83_NEW_REG611 .is_wysiwyg = "true";
defparam \sctrl[1]_OTERM83_NEW_REG611 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N38
dffeas \sctrl[1]_OTERM83_NEW_REG603 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always12~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM83_OTERM604 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_OTERM83_NEW_REG603 .is_wysiwyg = "true";
defparam \sctrl[1]_OTERM83_NEW_REG603 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = ( \SW[3]~input_o  & ( \SW[4]~input_o  & ( (!sdata[3] & !sdata[4]) ) ) ) # ( !\SW[3]~input_o  & ( \SW[4]~input_o  & ( (sdata[3] & !sdata[4]) ) ) ) # ( \SW[3]~input_o  & ( !\SW[4]~input_o  & ( (!sdata[3] & sdata[4]) ) ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[4]~input_o  & ( (sdata[3] & sdata[4]) ) ) )

	.dataa(gnd),
	.datab(!sdata[3]),
	.datac(!sdata[4]),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2 .extended_lut = "off";
defparam \Equal7~2 .lut_mask = 64'h03030C0C3030C0C0;
defparam \Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \sctrl[1]_OTERM83_NEW_REG605 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM83_OTERM606 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_OTERM83_NEW_REG605 .is_wysiwyg = "true";
defparam \sctrl[1]_OTERM83_NEW_REG605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \always12~11 (
// Equation(s):
// \always12~11_combout  = ( \sctrl[1]_OTERM83_OTERM604  & ( \sctrl[1]_OTERM83_OTERM606  & ( (\sctrl[0]_OTERM87  & ((!\sctrl[1]_OTERM83_OTERM608 ) # ((!\sctrl[1]_OTERM83_OTERM610 ) # (!\sctrl[1]_OTERM83_OTERM612 )))) ) ) ) # ( \sctrl[1]_OTERM83_OTERM604  & ( 
// !\sctrl[1]_OTERM83_OTERM606  & ( \sctrl[0]_OTERM87  ) ) )

	.dataa(!\sctrl[1]_OTERM83_OTERM608 ),
	.datab(!\sctrl[1]_OTERM83_OTERM610 ),
	.datac(!\sctrl[0]_OTERM87 ),
	.datad(!\sctrl[1]_OTERM83_OTERM612 ),
	.datae(!\sctrl[1]_OTERM83_OTERM604 ),
	.dataf(!\sctrl[1]_OTERM83_OTERM606 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~11 .extended_lut = "off";
defparam \always12~11 .lut_mask = 64'h00000F0F00000F0E;
defparam \always12~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \sctrl~0 (
// Equation(s):
// \sctrl~0_combout  = ( !\wrmem_M~combout  & ( (\Equal2~6_combout  & \Equal11~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~6_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(gnd),
	.dataf(!\wrmem_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sctrl~0 .extended_lut = "off";
defparam \sctrl~0 .lut_mask = 64'h000F000F00000000;
defparam \sctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N50
dffeas \sctrl[0]_NEW_REG90 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sctrl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[0]_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[0]_NEW_REG90 .is_wysiwyg = "true";
defparam \sctrl[0]_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \stime~1_RTM094 (
// Equation(s):
// \stime~1_RTM094_combout  = ( !\stime~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stime~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stime~1_RTM094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stime~1_RTM094 .extended_lut = "off";
defparam \stime~1_RTM094 .lut_mask = 64'hFFFFFFFF00000000;
defparam \stime~1_RTM094 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N43
dffeas \sctrl[0]_NEW_REG92 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\stime~1_RTM094_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[0]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[0]_NEW_REG92 .is_wysiwyg = "true";
defparam \sctrl[0]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \Equal7~0_Duplicate_19 (
// Equation(s):
// \Equal7~0_Duplicate_20  = ( \SW[5]~input_o  & ( !sdata[5] ) ) # ( !\SW[5]~input_o  & ( sdata[5] ) )

	.dataa(!sdata[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_Duplicate_20 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0_Duplicate_19 .extended_lut = "off";
defparam \Equal7~0_Duplicate_19 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Equal7~0_Duplicate_19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \sctrl[0]_OTERM89_NEW_REG1072 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~0_Duplicate_20 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[0]_OTERM89_OTERM1073 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[0]_OTERM89_NEW_REG1072 .is_wysiwyg = "true";
defparam \sctrl[0]_OTERM89_NEW_REG1072 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \Equal7~1_Duplicate_16 (
// Equation(s):
// \Equal7~1_Duplicate_17  = ( \SW[9]~input_o  & ( !sdata[9] ) ) # ( !\SW[9]~input_o  & ( sdata[9] ) )

	.dataa(gnd),
	.datab(!sdata[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_Duplicate_17 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1_Duplicate_16 .extended_lut = "off";
defparam \Equal7~1_Duplicate_16 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal7~1_Duplicate_16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N44
dffeas \sctrl[0]_OTERM89_NEW_REG1074 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal7~1_Duplicate_17 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[0]_OTERM89_OTERM1075 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[0]_OTERM89_NEW_REG1074 .is_wysiwyg = "true";
defparam \sctrl[0]_OTERM89_NEW_REG1074 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \always12~9_Duplicate_14 (
// Equation(s):
// \always12~9_Duplicate_15  = ( \sctrl[1]_OTERM83_OTERM604  & ( \sctrl[1]_OTERM83_OTERM610  & ( (!\sctrl[1]_OTERM83_OTERM608 ) # ((!\sctrl[0]_OTERM89_OTERM1073 ) # ((!\sctrl[1]_OTERM83_OTERM606 ) # (!\sctrl[0]_OTERM89_OTERM1075 ))) ) ) ) # ( 
// \sctrl[1]_OTERM83_OTERM604  & ( !\sctrl[1]_OTERM83_OTERM610  ) )

	.dataa(!\sctrl[1]_OTERM83_OTERM608 ),
	.datab(!\sctrl[0]_OTERM89_OTERM1073 ),
	.datac(!\sctrl[1]_OTERM83_OTERM606 ),
	.datad(!\sctrl[0]_OTERM89_OTERM1075 ),
	.datae(!\sctrl[1]_OTERM83_OTERM604 ),
	.dataf(!\sctrl[1]_OTERM83_OTERM610 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always12~9_Duplicate_15 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always12~9_Duplicate_14 .extended_lut = "off";
defparam \always12~9_Duplicate_14 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \always12~9_Duplicate_14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \sctrl~1 (
// Equation(s):
// \sctrl~1_combout  = ( \sctrl[0]_OTERM87  & ( (!\sctrl[0]_OTERM91  & (((\sctrl[0]_OTERM93  & !\always12~9_Duplicate_15 )) # (\sctrl[1]_OTERM75 ))) # (\sctrl[0]_OTERM91  & (\sctrl[0]_OTERM93  & (!\always12~9_Duplicate_15 ))) ) ) # ( !\sctrl[0]_OTERM87  & ( 
// ((!\sctrl[0]_OTERM91  & \sctrl[1]_OTERM75 )) # (\sctrl[0]_OTERM93 ) ) )

	.dataa(!\sctrl[0]_OTERM91 ),
	.datab(!\sctrl[0]_OTERM93 ),
	.datac(!\always12~9_Duplicate_15 ),
	.datad(!\sctrl[1]_OTERM75 ),
	.datae(gnd),
	.dataf(!\sctrl[0]_OTERM87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sctrl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sctrl~1 .extended_lut = "off";
defparam \sctrl~1 .lut_mask = 64'h33BB33BB30BA30BA;
defparam \sctrl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N52
dffeas \sctrl[1]_NEW_REG74 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sctrl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_NEW_REG74 .is_wysiwyg = "true";
defparam \sctrl[1]_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N41
dffeas \sctrl[1]_NEW_REG80 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\stime~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_NEW_REG80 .is_wysiwyg = "true";
defparam \sctrl[1]_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \sctrl[1]_NEW_REG76 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sctrl~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_NEW_REG76 .is_wysiwyg = "true";
defparam \sctrl[1]_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \sctrl[1]_NEW_REG78 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sctrl[1]_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \sctrl[1]_NEW_REG78 .is_wysiwyg = "true";
defparam \sctrl[1]_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \sctrl~3 (
// Equation(s):
// \sctrl~3_combout  = ( \sctrl[1]_OTERM77  & ( \sctrl[1]_OTERM79  & ( (!\always12~11_combout  & ((!\sctrl[1]_OTERM81  & ((\sctrl[1]_OTERM75 ))) # (\sctrl[1]_OTERM81  & (!\sctrl[1]_OTERM85 )))) # (\always12~11_combout  & (!\sctrl[1]_OTERM85 )) ) ) ) # ( 
// !\sctrl[1]_OTERM77  & ( \sctrl[1]_OTERM79  & ( (!\always12~11_combout  & (\sctrl[1]_OTERM75  & !\sctrl[1]_OTERM81 )) ) ) ) # ( \sctrl[1]_OTERM77  & ( !\sctrl[1]_OTERM79  & ( ((\sctrl[1]_OTERM81 ) # (\sctrl[1]_OTERM75 )) # (\always12~11_combout ) ) ) ) # ( 
// !\sctrl[1]_OTERM77  & ( !\sctrl[1]_OTERM79  & ( (!\always12~11_combout  & (\sctrl[1]_OTERM75  & !\sctrl[1]_OTERM81 )) ) ) )

	.dataa(!\sctrl[1]_OTERM85 ),
	.datab(!\always12~11_combout ),
	.datac(!\sctrl[1]_OTERM75 ),
	.datad(!\sctrl[1]_OTERM81 ),
	.datae(!\sctrl[1]_OTERM77 ),
	.dataf(!\sctrl[1]_OTERM79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sctrl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sctrl~3 .extended_lut = "off";
defparam \sctrl~3 .lut_mask = 64'h0C003FFF0C002EAA;
defparam \sctrl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \wregval_ML~24 (
// Equation(s):
// \wregval_ML~24_combout  = ( \Equal10~0_combout  & ( \sctrl~3_combout  & ( aluout_AL[2] ) ) ) # ( \Equal10~0_combout  & ( !\sctrl~3_combout  & ( (!\aluout_AL[4]~DUPLICATE_q  & aluout_AL[2]) ) ) )

	.dataa(gnd),
	.datab(!\aluout_AL[4]~DUPLICATE_q ),
	.datac(!aluout_AL[2]),
	.datad(gnd),
	.datae(!\Equal10~0_combout ),
	.dataf(!\sctrl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~24 .extended_lut = "off";
defparam \wregval_ML~24 .lut_mask = 64'h00000C0C00000F0F;
defparam \wregval_ML~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N21
cyclonev_lcell_comb \kdata[2]~2 (
// Equation(s):
// \kdata[2]~2_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kdata[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kdata[2]~2 .extended_lut = "off";
defparam \kdata[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \kdata[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \kdata[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(kdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[2] .is_wysiwyg = "true";
defparam \kdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( \KEY[3]~input_o  & ( (!kdata[3] & (!kdata[2] $ (!\KEY[2]~input_o ))) ) ) # ( !\KEY[3]~input_o  & ( (kdata[3] & (!kdata[2] $ (!\KEY[2]~input_o ))) ) )

	.dataa(!kdata[2]),
	.datab(!kdata[3]),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h1212121248484848;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N43
dffeas \kctrl[1]_NEW_REG170 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[1]_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[1]_NEW_REG170 .is_wysiwyg = "true";
defparam \kctrl[1]_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \kctrl~2 (
// Equation(s):
// \kctrl~2_combout  = ( !regval2_AL[1] & ( aluout_AL[2] & ( (\wrmem_M~combout  & (!\aluout_AL[4]~DUPLICATE_q  & (\Equal2~6_combout  & \Equal10~0_combout ))) ) ) )

	.dataa(!\wrmem_M~combout ),
	.datab(!\aluout_AL[4]~DUPLICATE_q ),
	.datac(!\Equal2~6_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!regval2_AL[1]),
	.dataf(!aluout_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kctrl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kctrl~2 .extended_lut = "off";
defparam \kctrl~2 .lut_mask = 64'h0000000000040000;
defparam \kctrl~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N14
dffeas \kctrl[1]_NEW_REG174 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kctrl~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[1]_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[1]_NEW_REG174 .is_wysiwyg = "true";
defparam \kctrl[1]_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \kctrl~1 (
// Equation(s):
// \kctrl~1_combout  = (\Equal10~2_combout  & !\wrmem_M~combout )

	.dataa(gnd),
	.datab(!\Equal10~2_combout ),
	.datac(!\wrmem_M~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kctrl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kctrl~1 .extended_lut = "off";
defparam \kctrl~1 .lut_mask = 64'h3030303030303030;
defparam \kctrl~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N50
dffeas \kctrl[1]_NEW_REG172 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kctrl~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[1]_OTERM173 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[1]_NEW_REG172 .is_wysiwyg = "true";
defparam \kctrl[1]_NEW_REG172 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \kdata[0]~0 (
// Equation(s):
// \kdata[0]~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kdata[0]~0 .extended_lut = "off";
defparam \kdata[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \kdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N4
dffeas \kdata[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kdata[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[0]~DUPLICATE .is_wysiwyg = "true";
defparam \kdata[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( \KEY[0]~input_o  & ( (!\kdata[0]~DUPLICATE_q  & (!kdata[1] $ (!\KEY[1]~input_o ))) ) ) # ( !\KEY[0]~input_o  & ( (\kdata[0]~DUPLICATE_q  & (!kdata[1] $ (!\KEY[1]~input_o ))) ) )

	.dataa(!\kdata[0]~DUPLICATE_q ),
	.datab(!kdata[1]),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h1414141428282828;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N28
dffeas \kctrl[1]_NEW_REG168 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[1]_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[1]_NEW_REG168 .is_wysiwyg = "true";
defparam \kctrl[1]_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N8
dffeas \kctrl[1]_NEW_REG166 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kctrl~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[1]_OTERM167 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[1]_NEW_REG166 .is_wysiwyg = "true";
defparam \kctrl[1]_NEW_REG166 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \kctrl[0]_NEW_REG156 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[0]_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[0]_NEW_REG156 .is_wysiwyg = "true";
defparam \kctrl[0]_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \Equal6~0_RTM0160 (
// Equation(s):
// \Equal6~0_RTM0160_combout  = ( \KEY[0]~input_o  & ( (!kdata[1] $ (\KEY[1]~input_o )) # (\kdata[0]~DUPLICATE_q ) ) ) # ( !\KEY[0]~input_o  & ( (!\kdata[0]~DUPLICATE_q ) # (!kdata[1] $ (\KEY[1]~input_o )) ) )

	.dataa(!\kdata[0]~DUPLICATE_q ),
	.datab(!kdata[1]),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_RTM0160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0_RTM0160 .extended_lut = "off";
defparam \Equal6~0_RTM0160 .lut_mask = 64'hEBEBEBEBD7D7D7D7;
defparam \Equal6~0_RTM0160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N47
dffeas \kctrl[0]_NEW_REG158 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal6~0_RTM0160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[0]_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[0]_NEW_REG158 .is_wysiwyg = "true";
defparam \kctrl[0]_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N45
cyclonev_lcell_comb \Equal6~1_RTM0164 (
// Equation(s):
// \Equal6~1_RTM0164_combout  = ( \KEY[3]~input_o  & ( (!kdata[2] $ (\KEY[2]~input_o )) # (kdata[3]) ) ) # ( !\KEY[3]~input_o  & ( (!kdata[3]) # (!kdata[2] $ (\KEY[2]~input_o )) ) )

	.dataa(!kdata[2]),
	.datab(!kdata[3]),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_RTM0164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1_RTM0164 .extended_lut = "off";
defparam \Equal6~1_RTM0164 .lut_mask = 64'hEDEDEDEDB7B7B7B7;
defparam \Equal6~1_RTM0164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N46
dffeas \kctrl[0]_NEW_REG162 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal6~1_RTM0164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[0]_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[0]_NEW_REG162 .is_wysiwyg = "true";
defparam \kctrl[0]_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \kctrl[0]_NEW_REG154 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_M~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[0]_OTERM155 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[0]_NEW_REG154 .is_wysiwyg = "true";
defparam \kctrl[0]_NEW_REG154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \kctrl~0 (
// Equation(s):
// \kctrl~0_combout  = ( \kctrl[0]_OTERM153  & ( \sctrl[1]_OTERM79  & ( (!\kctrl[0]_OTERM157 ) # (((\kctrl[0]_OTERM155 ) # (\kctrl[0]_OTERM163 )) # (\kctrl[0]_OTERM159 )) ) ) ) # ( !\kctrl[0]_OTERM153  & ( \sctrl[1]_OTERM79  & ( (\kctrl[0]_OTERM163 ) # 
// (\kctrl[0]_OTERM159 ) ) ) ) # ( \kctrl[0]_OTERM153  & ( !\sctrl[1]_OTERM79  ) ) # ( !\kctrl[0]_OTERM153  & ( !\sctrl[1]_OTERM79  & ( (\kctrl[0]_OTERM163 ) # (\kctrl[0]_OTERM159 ) ) ) )

	.dataa(!\kctrl[0]_OTERM157 ),
	.datab(!\kctrl[0]_OTERM159 ),
	.datac(!\kctrl[0]_OTERM163 ),
	.datad(!\kctrl[0]_OTERM155 ),
	.datae(!\kctrl[0]_OTERM153 ),
	.dataf(!\sctrl[1]_OTERM79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kctrl~0 .extended_lut = "off";
defparam \kctrl~0 .lut_mask = 64'h3F3FFFFF3F3FBFFF;
defparam \kctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \kctrl[0]_NEW_REG152 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kctrl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kctrl[0]_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \kctrl[0]_NEW_REG152 .is_wysiwyg = "true";
defparam \kctrl[0]_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \kctrl~3 (
// Equation(s):
// \kctrl~3_combout  = ( \kctrl[1]_OTERM167  & ( \kctrl[0]_OTERM153  & ( (!\kctrl[1]_OTERM171 ) # ((!\kctrl[1]_OTERM169 ) # ((!\kctrl[1]_OTERM175  & !\kctrl[1]_OTERM173 ))) ) ) ) # ( !\kctrl[1]_OTERM167  & ( \kctrl[0]_OTERM153  & ( (!\kctrl[1]_OTERM171 ) # 
// (!\kctrl[1]_OTERM169 ) ) ) ) # ( \kctrl[1]_OTERM167  & ( !\kctrl[0]_OTERM153  & ( (\kctrl[1]_OTERM171  & (!\kctrl[1]_OTERM175  & (!\kctrl[1]_OTERM173  & \kctrl[1]_OTERM169 ))) ) ) )

	.dataa(!\kctrl[1]_OTERM171 ),
	.datab(!\kctrl[1]_OTERM175 ),
	.datac(!\kctrl[1]_OTERM173 ),
	.datad(!\kctrl[1]_OTERM169 ),
	.datae(!\kctrl[1]_OTERM167 ),
	.dataf(!\kctrl[0]_OTERM153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kctrl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kctrl~3 .extended_lut = "off";
defparam \kctrl~3 .lut_mask = 64'h00000040FFAAFFEA;
defparam \kctrl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \wregval_ML~26 (
// Equation(s):
// \wregval_ML~26_combout  = ( \kctrl~3_combout  & ( (\Equal2~6_combout  & (((!\aluout_AL[4]~DUPLICATE_q ) # (!\Equal10~0_combout )) # (aluout_AL[2]))) ) ) # ( !\kctrl~3_combout  & ( (\Equal2~6_combout  & ((!\Equal10~0_combout ) # (!aluout_AL[2] $ 
// (\aluout_AL[4]~DUPLICATE_q )))) ) )

	.dataa(!aluout_AL[2]),
	.datab(!\aluout_AL[4]~DUPLICATE_q ),
	.datac(!\Equal10~0_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\kctrl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~26 .extended_lut = "off";
defparam \wregval_ML~26 .lut_mask = 64'h00F900F900FD00FD;
defparam \wregval_ML~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \wregval_ML~29 (
// Equation(s):
// \wregval_ML~29_combout  = ( \wregval_ML~24_combout  & ( \wregval_ML~26_combout  ) ) # ( !\wregval_ML~24_combout  & ( \wregval_ML~26_combout  & ( (!\wregval_ML~25_combout  & (((\wregval_ML~27_combout ) # (\wregval_ML~0_combout )) # (\wregval_ML~28_combout 
// ))) ) ) )

	.dataa(!\wregval_ML~28_combout ),
	.datab(!\wregval_ML~0_combout ),
	.datac(!\wregval_ML~25_combout ),
	.datad(!\wregval_ML~27_combout ),
	.datae(!\wregval_ML~24_combout ),
	.dataf(!\wregval_ML~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~29 .extended_lut = "off";
defparam \wregval_ML~29 .lut_mask = 64'h0000000070F0FFFF;
defparam \wregval_ML~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \wregval_ML~30 (
// Equation(s):
// \wregval_ML~30_combout  = ( \wregval_ML~23_combout  & ( \wregval_ML~29_combout  & ( (\WideNor0~combout  & ((!\Equal10~2_combout ) # (kdata[1]))) ) ) ) # ( !\wregval_ML~23_combout  & ( \wregval_ML~29_combout  & ( (\WideNor0~combout  & ((!\Equal10~2_combout 
// ) # (kdata[1]))) ) ) ) # ( \wregval_ML~23_combout  & ( !\wregval_ML~29_combout  & ( (\WideNor0~combout  & ((!\Equal10~2_combout ) # (kdata[1]))) ) ) )

	.dataa(gnd),
	.datab(!\Equal10~2_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!kdata[1]),
	.datae(!\wregval_ML~23_combout ),
	.dataf(!\wregval_ML~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~30 .extended_lut = "off";
defparam \wregval_ML~30 .lut_mask = 64'h00000C0F0C0F0C0F;
defparam \wregval_ML~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \wregval_ML~32 (
// Equation(s):
// \wregval_ML~32_combout  = ( \wregval_ML~31_combout  & ( \wregval_ML~30_combout  ) ) # ( \wregval_ML~31_combout  & ( !\wregval_ML~30_combout  & ( (!\wregval_ML~2_combout ) # ((\wregval_M[1]~1_combout  & !\WideNor0~combout )) ) ) )

	.dataa(!\wregval_M[1]~1_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~31_combout ),
	.dataf(!\wregval_ML~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~32 .extended_lut = "off";
defparam \wregval_ML~32 .lut_mask = 64'h0000F4F40000FFFF;
defparam \wregval_ML~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N37
dffeas \wregval_ML[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[1] .is_wysiwyg = "true";
defparam \wregval_ML[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N53
dffeas \regs_rtl_1_bypass[39] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \regs~37 (
// Equation(s):
// \regs~37_combout  = ( regs_rtl_1_bypass[39] & ( (!regs_rtl_1_bypass[40]) # ((\regs_rtl_1|auto_generated|ram_block1a15 ) # (\regs~1_combout )) ) ) # ( !regs_rtl_1_bypass[39] & ( (regs_rtl_1_bypass[40] & (!\regs~1_combout  & 
// \regs_rtl_1|auto_generated|ram_block1a15 )) ) )

	.dataa(!regs_rtl_1_bypass[40]),
	.datab(!\regs~1_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(!regs_rtl_1_bypass[39]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37 .extended_lut = "off";
defparam \regs~37 .lut_mask = 64'h0404BFBF0404BFBF;
defparam \regs~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \regval2_DL[15]_NEW424 (
// Equation(s):
// \regval2_DL[15]_OTERM425  = ( regval2_DL[15] & ( \regs~37_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[15]_NEW424_RTM0426~combout  & ((\always3~2_combout ) # (\regval2_DL~0_combout )))) ) ) ) # ( !regval2_DL[15] & ( \regs~37_combout  & ( 
// (!\isnop_D~0_combout  & (\regval2_DL~0_combout  & !\regval2_DL[15]_NEW424_RTM0426~combout )) ) ) ) # ( regval2_DL[15] & ( !\regs~37_combout  & ( (!\isnop_D~0_combout  & (!\regval2_DL[15]_NEW424_RTM0426~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval2_DL~0_combout ),
	.datac(!\regval2_DL[15]_NEW424_RTM0426~combout ),
	.datad(!\always3~2_combout ),
	.datae(!regval2_DL[15]),
	.dataf(!\regs~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[15]_OTERM425 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[15]_NEW424 .extended_lut = "off";
defparam \regval2_DL[15]_NEW424 .lut_mask = 64'h000000A0202020A0;
defparam \regval2_DL[15]_NEW424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \regval2_DL[15]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_DL[15]_OTERM425 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \aluin2_A[15]~11 (
// Equation(s):
// \aluin2_A[15]~11_combout  = ( sxtimm_DL[15] & ( (\regval2_DL[15]~DUPLICATE_q ) # (\aluimm_DL~_Duplicate_2 ) ) ) # ( !sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & \regval2_DL[15]~DUPLICATE_q ) ) )

	.dataa(!\aluimm_DL~_Duplicate_2 ),
	.datab(gnd),
	.datac(!\regval2_DL[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~11 .extended_lut = "off";
defparam \aluin2_A[15]~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \aluin2_A[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( regval1_DL[15] & ( \aluin2_A[15]~11_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[1]~DUPLICATE_q  & ((!\alufunc_DL[3]~DUPLICATE_q ))) # (\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// \alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[15] & ( \aluin2_A[15]~11_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q ))) # (\alufunc_DL[0]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( regval1_DL[15] & ( !\aluin2_A[15]~11_combout  & ( (\Selector39~0_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[3]~DUPLICATE_q ))) # 
// (\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & !\alufunc_DL[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_DL[15] & ( !\aluin2_A[15]~11_combout  & ( (\Selector39~0_combout  & (\alufunc_DL[3]~DUPLICATE_q  & ((!\alufunc_DL[0]~DUPLICATE_q ) # 
// (!\alufunc_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\Selector39~0_combout ),
	.datad(!\alufunc_DL[3]~DUPLICATE_q ),
	.datae(!regval1_DL[15]),
	.dataf(!\aluin2_A[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h000E060806080C02;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !\Selector31~2_combout  & ( \ShiftLeft0~46_combout  & ( (!\Selector29~0_combout ) # (!\Selector46~0_combout ) ) ) ) # ( !\Selector31~2_combout  & ( !\ShiftLeft0~46_combout  ) )

	.dataa(gnd),
	.datab(!\Selector29~0_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(gnd),
	.datae(!\Selector31~2_combout ),
	.dataf(!\ShiftLeft0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'hFFFF0000FCFC0000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \ShiftRight0~43_combout  & ( \ShiftRight0~35_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~33_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftRight0~34_combout ) # 
// (\aluin2_A[2]~2_combout )))) ) ) ) # ( !\ShiftRight0~43_combout  & ( \ShiftRight0~35_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~33_combout  & (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (((\ShiftRight0~34_combout ) # 
// (\aluin2_A[2]~2_combout )))) ) ) ) # ( \ShiftRight0~43_combout  & ( !\ShiftRight0~35_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftRight0~33_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & 
// \ShiftRight0~34_combout )))) ) ) ) # ( !\ShiftRight0~43_combout  & ( !\ShiftRight0~35_combout  & ( (!\aluin2_A[3]~3_combout  & (\ShiftRight0~33_combout  & (\aluin2_A[2]~2_combout ))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout  & 
// \ShiftRight0~34_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftRight0~33_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\ShiftRight0~43_combout ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \ShiftRight0~46_combout  & ( (\Selector43~0_combout  & ((\Selector46~0_combout ) # (regval1_DL[31]))) ) ) # ( !\ShiftRight0~46_combout  & ( (regval1_DL[31] & (!\Selector46~0_combout  & \Selector43~0_combout )) ) )

	.dataa(!regval1_DL[31]),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector43~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0404040407070707;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Add1~101_sumout  & ( (\Selector44~0_combout  & !\alufunc_DL[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\Selector44~0_combout ),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0000000030303030;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Selector31~0_combout  & ( \Selector31~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector31~0_combout  & ( \Selector31~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( \Selector31~0_combout  & ( 
// !\Selector31~1_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector31~0_combout  & ( !\Selector31~1_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector31~3_combout ) # ((\Selector37~6_combout  & \Add2~101_sumout )))) ) ) )

	.dataa(!\Selector37~6_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Add2~101_sumout ),
	.datad(!\Selector31~3_combout ),
	.datae(!\Selector31~0_combout ),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h3301333333333333;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N28
dffeas \aluout_AL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[15] .is_wysiwyg = "true";
defparam \aluout_AL[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N5
dffeas \pcplus_AL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[15] .is_wysiwyg = "true";
defparam \pcplus_AL[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \wregval_ML~120 (
// Equation(s):
// \wregval_ML~120_combout  = ( pcplus_AL[15] & ( \selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~q ) # (aluout_AL[15]))) ) ) ) # ( !pcplus_AL[15] & ( \selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~q ) # (aluout_AL[15]))) ) ) ) 
// # ( pcplus_AL[15] & ( !\selmemout_AL~q  & ( (!\always13~0_combout  & ((!\selaluout_AL~q ) # (aluout_AL[15]))) ) ) ) # ( !pcplus_AL[15] & ( !\selmemout_AL~q  & ( (!\always13~0_combout  & (aluout_AL[15] & \selaluout_AL~q )) ) ) )

	.dataa(!\always13~0_combout ),
	.datab(!aluout_AL[15]),
	.datac(gnd),
	.datad(!\selaluout_AL~q ),
	.datae(!pcplus_AL[15]),
	.dataf(!\selmemout_AL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~120 .extended_lut = "off";
defparam \wregval_ML~120 .lut_mask = 64'h0022AA22AA22AA22;
defparam \wregval_ML~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \HexOut[15]~10 (
// Equation(s):
// \HexOut[15]~10_combout  = ( !regval2_AL[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[15]~10 .extended_lut = "off";
defparam \HexOut[15]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \HexOut[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[15]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \comb~24 (
// Equation(s):
// \comb~24_combout  = ( tcnt[15] & ( (HexOut[15] & (!aluout_AL[8] & \Equal2~8_combout )) ) ) # ( !tcnt[15] & ( (\Equal2~8_combout  & ((aluout_AL[8]) # (HexOut[15]))) ) )

	.dataa(!HexOut[15]),
	.datab(gnd),
	.datac(!aluout_AL[8]),
	.datad(!\Equal2~8_combout ),
	.datae(gnd),
	.dataf(!tcnt[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~24 .extended_lut = "off";
defparam \comb~24 .lut_mask = 64'h005F005F00500050;
defparam \comb~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \comb~25 (
// Equation(s):
// \comb~25_combout  = ( \comb~1_combout  & ( (!\comb~24_combout  & ((!\wregval_M[24]~11_combout ) # ((tlim[15] & \wregval_ML~1_combout )))) ) ) # ( !\comb~1_combout  & ( (!\comb~24_combout  & (((!\wregval_ML~1_combout ) # (!\wregval_M[24]~11_combout )) # 
// (tlim[15]))) ) )

	.dataa(!tlim[15]),
	.datab(!\comb~24_combout ),
	.datac(!\wregval_ML~1_combout ),
	.datad(!\wregval_M[24]~11_combout ),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~25 .extended_lut = "off";
defparam \comb~25 .lut_mask = 64'hCCC4CCC4CC04CC04;
defparam \comb~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[15]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N26
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[15]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100A0000000008600000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \wregval_ML~119 (
// Equation(s):
// \wregval_ML~119_combout  = ( dmem_rtl_0_bypass[59] & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[60]) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[59] & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (dmem_rtl_0_bypass[60] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[59] & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!dmem_rtl_0_bypass[60]) # (((\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[59] & ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[60] & !\dmem~8_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[60]),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[59]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~119 .extended_lut = "off";
defparam \wregval_ML~119 .lut_mask = 64'h0100F1FF0D00FDFF;
defparam \wregval_ML~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \wregval_ML~121 (
// Equation(s):
// \wregval_ML~121_combout  = ( \WideNor0~combout  & ( \wregval_ML~119_combout  & ( (\wregval_ML~120_combout  & ((!\wregval_ML~2_combout ) # ((\comb~25_combout  & \wregval_ML~13_combout )))) ) ) ) # ( !\WideNor0~combout  & ( \wregval_ML~119_combout  & ( 
// \wregval_ML~120_combout  ) ) ) # ( \WideNor0~combout  & ( !\wregval_ML~119_combout  & ( (\wregval_ML~120_combout  & ((!\wregval_ML~2_combout ) # ((\comb~25_combout  & \wregval_ML~13_combout )))) ) ) ) # ( !\WideNor0~combout  & ( !\wregval_ML~119_combout  
// & ( (\wregval_ML~120_combout  & ((!\wregval_ML~2_combout ) # ((\comb~25_combout  & \wregval_ML~13_combout )))) ) ) )

	.dataa(!\wregval_ML~120_combout ),
	.datab(!\comb~25_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\wregval_ML~13_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!\wregval_ML~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~121 .extended_lut = "off";
defparam \wregval_ML~121 .lut_mask = 64'h5051505155555051;
defparam \wregval_ML~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N31
dffeas \wregval_ML[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[15] .is_wysiwyg = "true";
defparam \wregval_ML[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N32
dffeas \regs_rtl_0_bypass[39] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N30
cyclonev_lcell_comb \regs~51 (
// Equation(s):
// \regs~51_combout  = ( \regs_rtl_0|auto_generated|ram_block1a15  & ( ((!\regs~4_combout  & regs_rtl_0_bypass[40])) # (regs_rtl_0_bypass[39]) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a15  & ( (regs_rtl_0_bypass[39] & ((!regs_rtl_0_bypass[40]) # 
// (\regs~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[40]),
	.datad(!regs_rtl_0_bypass[39]),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~51 .extended_lut = "off";
defparam \regs~51 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \regs~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N6
cyclonev_lcell_comb \regval1_DL[15]_NEW382_RTM0384 (
// Equation(s):
// \regval1_DL[15]_NEW382_RTM0384~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[15]_NEW382_RTM0384~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[15]_NEW382_RTM0384 .extended_lut = "off";
defparam \regval1_DL[15]_NEW382_RTM0384 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval1_DL[15]_NEW382_RTM0384 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \regval1_DL[15]_NEW382 (
// Equation(s):
// \regval1_DL[15]_OTERM383  = ( regval1_DL[15] & ( \always3~2_combout  & ( (!\isnop_D~0_combout  & !\regval1_DL[15]_NEW382_RTM0384~combout ) ) ) ) # ( !regval1_DL[15] & ( \always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~51_combout  & 
// (\regval2_DL~0_combout  & !\regval1_DL[15]_NEW382_RTM0384~combout ))) ) ) ) # ( regval1_DL[15] & ( !\always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~51_combout  & (\regval2_DL~0_combout  & !\regval1_DL[15]_NEW382_RTM0384~combout ))) ) ) ) # ( 
// !regval1_DL[15] & ( !\always3~2_combout  & ( (!\isnop_D~0_combout  & (\regs~51_combout  & (\regval2_DL~0_combout  & !\regval1_DL[15]_NEW382_RTM0384~combout ))) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regs~51_combout ),
	.datac(!\regval2_DL~0_combout ),
	.datad(!\regval1_DL[15]_NEW382_RTM0384~combout ),
	.datae(!regval1_DL[15]),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[15]_OTERM383 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[15]_NEW382 .extended_lut = "off";
defparam \regval1_DL[15]_NEW382 .lut_mask = 64'h020002000200AA00;
defparam \regval1_DL[15]_NEW382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \regval1_DL[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[15]_OTERM383 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[15] .is_wysiwyg = "true";
defparam \regval1_DL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Add1~101_sumout  & ( \Add2~101_sumout  & ( \Selector44~0_combout  ) ) ) # ( !\Add1~101_sumout  & ( \Add2~101_sumout  & ( (\Selector44~0_combout  & alufunc_DL[3]) ) ) ) # ( \Add1~101_sumout  & ( !\Add2~101_sumout  & ( 
// (\Selector44~0_combout  & !alufunc_DL[3]) ) ) )

	.dataa(gnd),
	.datab(!\Selector44~0_combout ),
	.datac(!alufunc_DL[3]),
	.datad(gnd),
	.datae(!\Add1~101_sumout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0000303003033333;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \aluout_AL~0 (
// Equation(s):
// \aluout_AL~0_combout  = ( \Selector31~3_combout  & ( \Selector31~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) ) # ( !\Selector31~3_combout  & ( \Selector31~0_combout  & ( (!\always6~0_combout  & \alufunc_DL[5]~DUPLICATE_q ) ) ) 
// ) # ( \Selector31~3_combout  & ( !\Selector31~0_combout  & ( (!\always6~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & \Selector31~5_combout )) ) ) ) # ( !\Selector31~3_combout  & ( !\Selector31~0_combout  & ( (!\always6~0_combout  & 
// \alufunc_DL[5]~DUPLICATE_q ) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector31~5_combout ),
	.datad(gnd),
	.datae(!\Selector31~3_combout ),
	.dataf(!\Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_AL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_AL~0 .extended_lut = "off";
defparam \aluout_AL~0 .lut_mask = 64'h2222020222222222;
defparam \aluout_AL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N14
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_AL~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N25
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[4]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003212000000000000400000000000000000";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[4]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \wregval_ML~5 (
// Equation(s):
// \wregval_ML~5_combout  = ( dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( ((!dmem_rtl_0_bypass[38]) # ((\dmem~8_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[38] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!dmem_rtl_0_bypass[38]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[38] & 
// (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & !\dmem~8_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[38]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~5 .extended_lut = "off";
defparam \wregval_ML~5 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_ML~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N12
cyclonev_lcell_comb \LedrOut[4]~feeder (
// Equation(s):
// \LedrOut[4]~feeder_combout  = ( regval2_AL[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[4]~feeder .extended_lut = "off";
defparam \LedrOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N13
dffeas \LedrOut[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[4] .is_wysiwyg = "true";
defparam \LedrOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \wregval_ML~8 (
// Equation(s):
// \wregval_ML~8_combout  = ( \wregval_ML~0_combout  & ( \Equal2~6_combout  & ( (!LedrOut[4]) # ((!sdata[4] & \Equal11~0_combout )) ) ) ) # ( !\wregval_ML~0_combout  & ( \Equal2~6_combout  & ( (!sdata[4] & \Equal11~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!LedrOut[4]),
	.datac(!sdata[4]),
	.datad(!\Equal11~0_combout ),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~8 .extended_lut = "off";
defparam \wregval_ML~8 .lut_mask = 64'h0000000000F0CCFC;
defparam \wregval_ML~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \HexOut[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[4]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \wregval_ML~6 (
// Equation(s):
// \wregval_ML~6_combout  = ( \wregval_ML~1_combout  & ( \Equal2~7_combout  & ( ((tcnt[4] & aluout_AL[8])) # (tlim[4]) ) ) ) # ( !\wregval_ML~1_combout  & ( \Equal2~7_combout  & ( (tcnt[4] & aluout_AL[8]) ) ) ) # ( \wregval_ML~1_combout  & ( 
// !\Equal2~7_combout  & ( tlim[4] ) ) )

	.dataa(!tlim[4]),
	.datab(!tcnt[4]),
	.datac(!aluout_AL[8]),
	.datad(gnd),
	.datae(!\wregval_ML~1_combout ),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~6 .extended_lut = "off";
defparam \wregval_ML~6 .lut_mask = 64'h0000555503035757;
defparam \wregval_ML~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \wregval_ML~7 (
// Equation(s):
// \wregval_ML~7_combout  = ( LedrOut[4] & ( \Equal11~0_combout  & ( \Equal2~6_combout  ) ) ) # ( !LedrOut[4] & ( \Equal11~0_combout  & ( \Equal2~6_combout  ) ) ) # ( LedrOut[4] & ( !\Equal11~0_combout  & ( (\Equal2~6_combout  & ((\wregval_ML~6_combout ) # 
// (\wregval_ML~0_combout ))) ) ) ) # ( !LedrOut[4] & ( !\Equal11~0_combout  & ( (\wregval_ML~6_combout  & \Equal2~6_combout ) ) ) )

	.dataa(!\wregval_ML~0_combout ),
	.datab(gnd),
	.datac(!\wregval_ML~6_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(!LedrOut[4]),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~7 .extended_lut = "off";
defparam \wregval_ML~7 .lut_mask = 64'h000F005F00FF00FF;
defparam \wregval_ML~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \wregval_ML~9 (
// Equation(s):
// \wregval_ML~9_combout  = ( HexOut[4] & ( \wregval_ML~7_combout  & ( (!\wregval_ML~8_combout  & \wregval_M[9]~0_combout ) ) ) ) # ( !HexOut[4] & ( \wregval_ML~7_combout  & ( (!\wregval_ML~8_combout  & \wregval_M[9]~0_combout ) ) ) ) # ( HexOut[4] & ( 
// !\wregval_ML~7_combout  & ( (!\wregval_ML~8_combout  & (\wregval_M[9]~0_combout  & \Equal2~9_combout )) ) ) )

	.dataa(!\wregval_ML~8_combout ),
	.datab(!\wregval_M[9]~0_combout ),
	.datac(gnd),
	.datad(!\Equal2~9_combout ),
	.datae(!HexOut[4]),
	.dataf(!\wregval_ML~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~9 .extended_lut = "off";
defparam \wregval_ML~9 .lut_mask = 64'h0000002222222222;
defparam \wregval_ML~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N59
dffeas \pcplus_AL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_DL[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[4] .is_wysiwyg = "true";
defparam \pcplus_AL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N57
cyclonev_lcell_comb \wregval_ML~10 (
// Equation(s):
// \wregval_ML~10_combout  = ( pcplus_AL[4] & ( \aluout_AL[4]~DUPLICATE_q  & ( !\always13~0_combout  ) ) ) # ( !pcplus_AL[4] & ( \aluout_AL[4]~DUPLICATE_q  & ( (!\always13~0_combout  & ((\selaluout_AL~DUPLICATE_q ) # (\selmemout_AL~q ))) ) ) ) # ( 
// pcplus_AL[4] & ( !\aluout_AL[4]~DUPLICATE_q  & ( (!\always13~0_combout  & !\selaluout_AL~DUPLICATE_q ) ) ) ) # ( !pcplus_AL[4] & ( !\aluout_AL[4]~DUPLICATE_q  & ( (!\always13~0_combout  & (\selmemout_AL~q  & !\selaluout_AL~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\always13~0_combout ),
	.datac(!\selmemout_AL~q ),
	.datad(!\selaluout_AL~DUPLICATE_q ),
	.datae(!pcplus_AL[4]),
	.dataf(!\aluout_AL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~10 .extended_lut = "off";
defparam \wregval_ML~10 .lut_mask = 64'h0C00CC000CCCCCCC;
defparam \wregval_ML~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \wregval_ML~11 (
// Equation(s):
// \wregval_ML~11_combout  = ( \wregval_ML~9_combout  & ( \wregval_ML~10_combout  ) ) # ( !\wregval_ML~9_combout  & ( \wregval_ML~10_combout  & ( (!\wregval_ML~2_combout ) # ((!\WideNor0~combout  & \wregval_ML~5_combout )) ) ) )

	.dataa(!\wregval_ML~2_combout ),
	.datab(!\WideNor0~combout ),
	.datac(gnd),
	.datad(!\wregval_ML~5_combout ),
	.datae(!\wregval_ML~9_combout ),
	.dataf(!\wregval_ML~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~11 .extended_lut = "off";
defparam \wregval_ML~11 .lut_mask = 64'h00000000AAEEFFFF;
defparam \wregval_ML~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \wregval_ML[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[4] .is_wysiwyg = "true";
defparam \wregval_ML[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N32
dffeas \regs_rtl_1_bypass[17] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N18
cyclonev_lcell_comb \regs~17 (
// Equation(s):
// \regs~17_combout  = ( \regs_rtl_1|auto_generated|ram_block1a4  & ( ((regs_rtl_1_bypass[18] & !\regs~1_combout )) # (regs_rtl_1_bypass[17]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a4  & ( (regs_rtl_1_bypass[17] & ((!regs_rtl_1_bypass[18]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[18]),
	.datab(!regs_rtl_1_bypass[17]),
	.datac(!\regs~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~17 .extended_lut = "off";
defparam \regs~17 .lut_mask = 64'h2323232373737373;
defparam \regs~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N0
cyclonev_lcell_comb \regval2_DL[4]_NEW484_RTM0486 (
// Equation(s):
// \regval2_DL[4]_NEW484_RTM0486~combout  = !\myPll|pll100_inst|altera_pll_i|locked_wire [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[4]_NEW484_RTM0486~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[4]_NEW484_RTM0486 .extended_lut = "off";
defparam \regval2_DL[4]_NEW484_RTM0486 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \regval2_DL[4]_NEW484_RTM0486 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \regval2_DL[4]_NEW484 (
// Equation(s):
// \regval2_DL[4]_OTERM485  = ( !\isnop_D~0_combout  & ( \regval2_DL~0_combout  & ( (!\regval2_DL[4]_NEW484_RTM0486~combout  & (((\always3~2_combout  & \regval2_DL[4]~DUPLICATE_q )) # (\regs~17_combout ))) ) ) ) # ( !\isnop_D~0_combout  & ( 
// !\regval2_DL~0_combout  & ( (\always3~2_combout  & (!\regval2_DL[4]_NEW484_RTM0486~combout  & \regval2_DL[4]~DUPLICATE_q )) ) ) )

	.dataa(!\always3~2_combout ),
	.datab(!\regs~17_combout ),
	.datac(!\regval2_DL[4]_NEW484_RTM0486~combout ),
	.datad(!\regval2_DL[4]~DUPLICATE_q ),
	.datae(!\isnop_D~0_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[4]_OTERM485 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[4]_NEW484 .extended_lut = "off";
defparam \regval2_DL[4]_NEW484 .lut_mask = 64'h0050000030700000;
defparam \regval2_DL[4]_NEW484 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \regval2_DL[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[4]_OTERM485 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[4] .is_wysiwyg = "true";
defparam \regval2_DL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N3
cyclonev_lcell_comb \aluin2_A[4]~4 (
// Equation(s):
// \aluin2_A[4]~4_combout  = ( \sxtimm_DL[4]~_Duplicate_26  & ( (\aluimm_DL~_Duplicate_20 ) # (regval2_DL[4]) ) ) # ( !\sxtimm_DL[4]~_Duplicate_26  & ( (regval2_DL[4] & !\aluimm_DL~_Duplicate_20 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[4]),
	.datad(!\aluimm_DL~_Duplicate_20 ),
	.datae(gnd),
	.dataf(!\sxtimm_DL[4]~_Duplicate_26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~4 .extended_lut = "off";
defparam \aluin2_A[4]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~3_combout  & ( ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~48_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~4_combout ))) # (\aluin2_A[2]~2_combout ) ) ) ) # ( 
// !\ShiftRight0~5_combout  & ( \ShiftRight0~3_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout ) # (\ShiftRight0~48_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~4_combout  & ((!\aluin2_A[2]~2_combout )))) ) ) ) # ( 
// \ShiftRight0~5_combout  & ( !\ShiftRight0~3_combout  & ( (!\aluin2_A[3]~3_combout  & (((\ShiftRight0~48_combout  & !\aluin2_A[2]~2_combout )))) # (\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout )) # (\ShiftRight0~4_combout ))) ) ) ) # ( 
// !\ShiftRight0~5_combout  & ( !\ShiftRight0~3_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftRight0~48_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftRight0~4_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \ShiftRight0~56_combout  & ( (!\ShiftRight0~8_combout  & ((!\aluin2_A[4]~4_combout ) # ((\ShiftRight0~37_combout )))) # (\ShiftRight0~8_combout  & (((regval1_DL[31])))) ) ) # ( !\ShiftRight0~56_combout  & ( 
// (!\ShiftRight0~8_combout  & (\aluin2_A[4]~4_combout  & ((\ShiftRight0~37_combout )))) # (\ShiftRight0~8_combout  & (((regval1_DL[31])))) ) )

	.dataa(!\aluin2_A[4]~4_combout ),
	.datab(!regval1_DL[31]),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!\ShiftRight0~37_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Selector42~1_combout  & ( \Selector42~3_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector42~1_combout  & ( \Selector42~3_combout  & ( (\Selector43~0_combout  & (\alufunc_DL[5]~DUPLICATE_q  & \Selector42~0_combout )) 
// ) ) ) # ( \Selector42~1_combout  & ( !\Selector42~3_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) ) # ( !\Selector42~1_combout  & ( !\Selector42~3_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\Selector43~0_combout ),
	.datac(!\alufunc_DL[5]~DUPLICATE_q ),
	.datad(!\Selector42~0_combout ),
	.datae(!\Selector42~1_combout ),
	.dataf(!\Selector42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h0F0F0F0F00030F0F;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N49
dffeas \aluout_AL[4]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( !aluout_AL[2] & ( \Equal10~0_combout  & ( \aluout_AL[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_AL[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!aluout_AL[2]),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h000000000F0F0000;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \wregval_ML~40 (
// Equation(s):
// \wregval_ML~40_combout  = ( sdata[8] & ( (\WideNor0~combout  & ((\aluout_AL[4]~DUPLICATE_q ) # (aluout_AL[2]))) ) )

	.dataa(!aluout_AL[2]),
	.datab(gnd),
	.datac(!\WideNor0~combout ),
	.datad(!\aluout_AL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!sdata[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~40 .extended_lut = "off";
defparam \wregval_ML~40 .lut_mask = 64'h00000000050F050F;
defparam \wregval_ML~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \wregval_ML~41 (
// Equation(s):
// \wregval_ML~41_combout  = ( \wregval_ML~40_combout  & ( (\selmemout_AL~q  & ((!\Equal11~0_combout ) # (!\Equal2~6_combout ))) ) ) # ( !\wregval_ML~40_combout  & ( \selmemout_AL~q  ) )

	.dataa(gnd),
	.datab(!\selmemout_AL~q ),
	.datac(!\Equal11~0_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\wregval_ML~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~41 .extended_lut = "off";
defparam \wregval_ML~41 .lut_mask = 64'h3333333333303330;
defparam \wregval_ML~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[8]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004417200000000100C0000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[8]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \wregval_ML~39 (
// Equation(s):
// \wregval_ML~39_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~39 .extended_lut = "off";
defparam \wregval_ML~39 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \wregval_ML~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \wregval_ML~42 (
// Equation(s):
// \wregval_ML~42_combout  = ( dmem_rtl_0_bypass[45] & ( \wregval_ML~39_combout  & ( (\wregval_ML~41_combout  & \WideNor0~combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( \wregval_ML~39_combout  & ( (\wregval_ML~41_combout  & ((!dmem_rtl_0_bypass[46]) # 
// ((\dmem~8_combout ) # (\WideNor0~combout )))) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !\wregval_ML~39_combout  & ( (\wregval_ML~41_combout  & (((dmem_rtl_0_bypass[46] & !\dmem~8_combout )) # (\WideNor0~combout ))) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( 
// !\wregval_ML~39_combout  & ( \wregval_ML~41_combout  ) ) )

	.dataa(!\wregval_ML~41_combout ),
	.datab(!dmem_rtl_0_bypass[46]),
	.datac(!\WideNor0~combout ),
	.datad(!\dmem~8_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!\wregval_ML~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~42 .extended_lut = "off";
defparam \wregval_ML~42 .lut_mask = 64'h5555150545550505;
defparam \wregval_ML~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N42
cyclonev_lcell_comb \LedrOut[8]~feeder (
// Equation(s):
// \LedrOut[8]~feeder_combout  = ( regval2_AL[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[8]~feeder .extended_lut = "off";
defparam \LedrOut[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N44
dffeas \LedrOut[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[8] .is_wysiwyg = "true";
defparam \LedrOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \wregval_ML~35 (
// Equation(s):
// \wregval_ML~35_combout  = ( \wregval_ML~0_combout  & ( \Equal10~0_combout  & ( (!aluout_AL[2]) # (!LedrOut[8]) ) ) ) # ( !\wregval_ML~0_combout  & ( \Equal10~0_combout  & ( !aluout_AL[2] ) ) ) # ( \wregval_ML~0_combout  & ( !\Equal10~0_combout  & ( 
// !LedrOut[8] ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[2]),
	.datac(!LedrOut[8]),
	.datad(gnd),
	.datae(!\wregval_ML~0_combout ),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~35 .extended_lut = "off";
defparam \wregval_ML~35 .lut_mask = 64'h0000F0F0CCCCFCFC;
defparam \wregval_ML~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \wregval_ML~37 (
// Equation(s):
// \wregval_ML~37_combout  = ( \Equal14~0_combout  & ( ((\wregval_ML~1_combout  & (!\Equal3~0_combout  & \tlim[8]~DUPLICATE_q ))) # (tcnt[8]) ) ) # ( !\Equal14~0_combout  & ( (\wregval_ML~1_combout  & (!\Equal3~0_combout  & \tlim[8]~DUPLICATE_q )) ) )

	.dataa(!\wregval_ML~1_combout ),
	.datab(!tcnt[8]),
	.datac(!\Equal3~0_combout ),
	.datad(!\tlim[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~37 .extended_lut = "off";
defparam \wregval_ML~37 .lut_mask = 64'h0050005033733373;
defparam \wregval_ML~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \HexOut[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[8]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \wregval_ML~36 (
// Equation(s):
// \wregval_ML~36_combout  = ( HexOut[8] & ( \Equal3~0_combout  & ( (!aluout_AL[3] & !aluout_AL[8]) ) ) ) # ( !HexOut[8] & ( \Equal3~0_combout  & ( (!aluout_AL[3] & (aluout_AL[5] & !aluout_AL[8])) ) ) )

	.dataa(!aluout_AL[3]),
	.datab(gnd),
	.datac(!aluout_AL[5]),
	.datad(!aluout_AL[8]),
	.datae(!HexOut[8]),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~36 .extended_lut = "off";
defparam \wregval_ML~36 .lut_mask = 64'h000000000A00AA00;
defparam \wregval_ML~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \wregval_ML~38 (
// Equation(s):
// \wregval_ML~38_combout  = ( \wregval_ML~34_combout  & ( \Equal2~9_combout  & ( (!\wregval_ML~35_combout  & \wregval_ML~36_combout ) ) ) ) # ( \wregval_ML~34_combout  & ( !\Equal2~9_combout  & ( (!\wregval_ML~35_combout  & ((\wregval_ML~36_combout ) # 
// (\wregval_ML~37_combout ))) ) ) )

	.dataa(!\wregval_ML~35_combout ),
	.datab(!\wregval_ML~37_combout ),
	.datac(!\wregval_ML~36_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~34_combout ),
	.dataf(!\Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~38 .extended_lut = "off";
defparam \wregval_ML~38 .lut_mask = 64'h00002A2A00000A0A;
defparam \wregval_ML~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \wregval_ML~43 (
// Equation(s):
// \wregval_ML~43_combout  = ( \wregval_ML~42_combout  & ( \wregval_ML~38_combout  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q  & (!\wregval_ML~33_combout )) # (\selaluout_AL~DUPLICATE_q  & ((aluout_AL[8]))))) ) ) ) # ( !\wregval_ML~42_combout  
// & ( \wregval_ML~38_combout  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q  & (!\wregval_ML~33_combout )) # (\selaluout_AL~DUPLICATE_q  & ((aluout_AL[8]))))) ) ) ) # ( \wregval_ML~42_combout  & ( !\wregval_ML~38_combout  & ( 
// (!\always13~0_combout  & (\selaluout_AL~DUPLICATE_q  & aluout_AL[8])) ) ) ) # ( !\wregval_ML~42_combout  & ( !\wregval_ML~38_combout  & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q  & (!\wregval_ML~33_combout )) # (\selaluout_AL~DUPLICATE_q  & 
// ((aluout_AL[8]))))) ) ) )

	.dataa(!\always13~0_combout ),
	.datab(!\selaluout_AL~DUPLICATE_q ),
	.datac(!\wregval_ML~33_combout ),
	.datad(!aluout_AL[8]),
	.datae(!\wregval_ML~42_combout ),
	.dataf(!\wregval_ML~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~43 .extended_lut = "off";
defparam \wregval_ML~43 .lut_mask = 64'h80A2002280A280A2;
defparam \wregval_ML~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \wregval_ML[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[8] .is_wysiwyg = "true";
defparam \wregval_ML[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N14
dffeas \regs_rtl_1_bypass[25] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N57
cyclonev_lcell_comb \regs~32 (
// Equation(s):
// \regs~32_combout  = ( \regs_rtl_1|auto_generated|ram_block1a8  & ( ((regs_rtl_1_bypass[26] & !\regs~1_combout )) # (regs_rtl_1_bypass[25]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a8  & ( (regs_rtl_1_bypass[25] & ((!regs_rtl_1_bypass[26]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[26]),
	.datab(!regs_rtl_1_bypass[25]),
	.datac(gnd),
	.datad(!\regs~1_combout ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~32 .extended_lut = "off";
defparam \regs~32 .lut_mask = 64'h2233223377337733;
defparam \regs~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \regval2_DL[8]_NEW439 (
// Equation(s):
// \regval2_DL[8]_OTERM440  = ( \regval2_DL~0_combout  & ( \regs~32_combout  & ( (!\isnop_D~0_combout  & !\regval2_DL[8]_NEW439_RTM0441~combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~32_combout  & ( (\regval2_DL[8]~DUPLICATE_q  & (\always3~2_combout  
// & (!\isnop_D~0_combout  & !\regval2_DL[8]_NEW439_RTM0441~combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~32_combout  & ( (\regval2_DL[8]~DUPLICATE_q  & (\always3~2_combout  & (!\isnop_D~0_combout  & !\regval2_DL[8]_NEW439_RTM0441~combout ))) ) ) ) 
// # ( !\regval2_DL~0_combout  & ( !\regs~32_combout  & ( (\regval2_DL[8]~DUPLICATE_q  & (\always3~2_combout  & (!\isnop_D~0_combout  & !\regval2_DL[8]_NEW439_RTM0441~combout ))) ) ) )

	.dataa(!\regval2_DL[8]~DUPLICATE_q ),
	.datab(!\always3~2_combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\regval2_DL[8]_NEW439_RTM0441~combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[8]_OTERM440 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[8]_NEW439 .extended_lut = "off";
defparam \regval2_DL[8]_NEW439 .lut_mask = 64'h100010001000F000;
defparam \regval2_DL[8]_NEW439 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N8
dffeas \regval2_DL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[8]_OTERM440 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[8] .is_wysiwyg = "true";
defparam \regval2_DL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \aluin2_A[8]~8 (
// Equation(s):
// \aluin2_A[8]~8_combout  = ( \sxtimm_DL[8]~DUPLICATE_q  & ( (\aluimm_DL~_Duplicate_14 ) # (regval2_DL[8]) ) ) # ( !\sxtimm_DL[8]~DUPLICATE_q  & ( (regval2_DL[8] & !\aluimm_DL~_Duplicate_14 ) ) )

	.dataa(gnd),
	.datab(!regval2_DL[8]),
	.datac(!\aluimm_DL~_Duplicate_14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~8 .extended_lut = "off";
defparam \aluin2_A[8]~8 .lut_mask = 64'h303030303F3F3F3F;
defparam \aluin2_A[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( alufunc_DL[3] & ( \Selector39~0_combout  & ( (!\alufunc_DL[1]~DUPLICATE_q  & ((!\aluin2_A[8]~8_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # (!regval1_DL[8]))) # (\aluin2_A[8]~8_combout  & (!\alufunc_DL[0]~DUPLICATE_q  & 
// !regval1_DL[8])))) # (\alufunc_DL[1]~DUPLICATE_q  & (!\alufunc_DL[0]~DUPLICATE_q  & (!\aluin2_A[8]~8_combout  $ (regval1_DL[8])))) ) ) ) # ( !alufunc_DL[3] & ( \Selector39~0_combout  & ( (!\aluin2_A[8]~8_combout  & (regval1_DL[8] & 
// (!\alufunc_DL[1]~DUPLICATE_q  $ (!\alufunc_DL[0]~DUPLICATE_q )))) # (\aluin2_A[8]~8_combout  & (!\alufunc_DL[1]~DUPLICATE_q  $ (((!\alufunc_DL[0]~DUPLICATE_q  & !regval1_DL[8]))))) ) ) )

	.dataa(!\alufunc_DL[1]~DUPLICATE_q ),
	.datab(!\aluin2_A[8]~8_combout ),
	.datac(!\alufunc_DL[0]~DUPLICATE_q ),
	.datad(!regval1_DL[8]),
	.datae(!alufunc_DL[3]),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h00000000126AE890;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \Add1~1_sumout  & ( \Add2~1_sumout  & ( (!\Selector44~0_combout  & !\Selector38~1_combout ) ) ) ) # ( !\Add1~1_sumout  & ( \Add2~1_sumout  & ( (!\Selector38~1_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # (!\Selector44~0_combout 
// ))) ) ) ) # ( \Add1~1_sumout  & ( !\Add2~1_sumout  & ( (!\Selector38~1_combout  & ((!\Selector44~0_combout ) # (\alufunc_DL[3]~DUPLICATE_q ))) ) ) ) # ( !\Add1~1_sumout  & ( !\Add2~1_sumout  & ( !\Selector38~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[3]~DUPLICATE_q ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector38~1_combout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'hFF00F300FC00F000;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Selector38~0_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) # ( !\Selector38~0_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & ((!\Selector38~2_combout ) # (\Selector38~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector38~2_combout ),
	.datad(!\Selector38~4_combout ),
	.datae(gnd),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'h3033303333333333;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \aluout_AL[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector38~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[8] .is_wysiwyg = "true";
defparam \aluout_AL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \wregval_ML~0 (
// Equation(s):
// \wregval_ML~0_combout  = ( !aluout_AL[3] & ( \Equal3~0_combout  & ( (!aluout_AL[8] & aluout_AL[5]) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[8]),
	.datac(!aluout_AL[5]),
	.datad(gnd),
	.datae(!aluout_AL[3]),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~0 .extended_lut = "off";
defparam \wregval_ML~0 .lut_mask = 64'h000000000C0C0000;
defparam \wregval_ML~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N3
cyclonev_lcell_comb \HexOut[2]~1 (
// Equation(s):
// \HexOut[2]~1_combout  = ( !regval2_AL[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~1 .extended_lut = "off";
defparam \HexOut[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N5
dffeas \HexOut[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[2]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \wregval_ML~17 (
// Equation(s):
// \wregval_ML~17_combout  = ( aluout_AL[8] & ( HexOut[2] & ( !tcnt[2] ) ) ) # ( !aluout_AL[8] & ( HexOut[2] ) ) # ( aluout_AL[8] & ( !HexOut[2] & ( !tcnt[2] ) ) )

	.dataa(gnd),
	.datab(!tcnt[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluout_AL[8]),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~17 .extended_lut = "off";
defparam \wregval_ML~17 .lut_mask = 64'h0000CCCCFFFFCCCC;
defparam \wregval_ML~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \wregval_ML~18 (
// Equation(s):
// \wregval_ML~18_combout  = ( \comb~1_combout  & ( (!\Equal2~7_combout  & (((!\wregval_ML~1_combout ) # (!tlim[2])))) # (\Equal2~7_combout  & (\wregval_ML~17_combout )) ) ) # ( !\comb~1_combout  & ( (!\Equal2~7_combout  & (((\wregval_ML~1_combout  & 
// !tlim[2])))) # (\Equal2~7_combout  & (\wregval_ML~17_combout )) ) )

	.dataa(!\wregval_ML~17_combout ),
	.datab(!\Equal2~7_combout ),
	.datac(!\wregval_ML~1_combout ),
	.datad(!tlim[2]),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~18 .extended_lut = "off";
defparam \wregval_ML~18 .lut_mask = 64'h1D111D11DDD1DDD1;
defparam \wregval_ML~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \wregval_ML~19 (
// Equation(s):
// \wregval_ML~19_combout  = ( \Equal2~6_combout  & ( (!\wregval_ML~0_combout  & (\wregval_ML~18_combout  & !\Equal10~0_combout )) ) )

	.dataa(!\wregval_ML~0_combout ),
	.datab(!\wregval_ML~18_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~19 .extended_lut = "off";
defparam \wregval_ML~19 .lut_mask = 64'h0000000020202020;
defparam \wregval_ML~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N32
dffeas \pcplus_AL[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[2] .is_wysiwyg = "true";
defparam \pcplus_AL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \wregval_ML~16 (
// Equation(s):
// \wregval_ML~16_combout  = ( pcplus_AL[2] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q ) # (aluout_AL[2]) ) ) ) # ( !pcplus_AL[2] & ( !\always13~0_combout  & ( (!\selaluout_AL~DUPLICATE_q  & ((\selmemout_AL~q ))) # (\selaluout_AL~DUPLICATE_q  
// & (aluout_AL[2])) ) ) )

	.dataa(!\selaluout_AL~DUPLICATE_q ),
	.datab(!aluout_AL[2]),
	.datac(!\selmemout_AL~q ),
	.datad(gnd),
	.datae(!pcplus_AL[2]),
	.dataf(!\always13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~16 .extended_lut = "off";
defparam \wregval_ML~16 .lut_mask = 64'h1B1BBBBB00000000;
defparam \wregval_ML~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N19
dffeas \LedrOut[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[2]),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[2] .is_wysiwyg = "true";
defparam \LedrOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N22
dffeas \kdata[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kdata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \kdata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \wregval_ML~20 (
// Equation(s):
// \wregval_ML~20_combout  = ( \aluout_AL[4]~DUPLICATE_q  & ( !aluout_AL[2] & ( sdata[2] ) ) ) # ( !\aluout_AL[4]~DUPLICATE_q  & ( !aluout_AL[2] & ( \kdata[2]~DUPLICATE_q  ) ) )

	.dataa(!\kdata[2]~DUPLICATE_q ),
	.datab(!sdata[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_AL[4]~DUPLICATE_q ),
	.dataf(!aluout_AL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~20 .extended_lut = "off";
defparam \wregval_ML~20 .lut_mask = 64'h5555333300000000;
defparam \wregval_ML~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \wregval_ML~21 (
// Equation(s):
// \wregval_ML~21_combout  = ( \wregval_ML~20_combout  & ( \Equal2~6_combout  & ( (\wregval_ML~0_combout  & (!LedrOut[2] & !\Equal10~0_combout )) ) ) ) # ( !\wregval_ML~20_combout  & ( \Equal2~6_combout  & ( ((\wregval_ML~0_combout  & !LedrOut[2])) # 
// (\Equal10~0_combout ) ) ) )

	.dataa(!\wregval_ML~0_combout ),
	.datab(!LedrOut[2]),
	.datac(gnd),
	.datad(!\Equal10~0_combout ),
	.datae(!\wregval_ML~20_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~21 .extended_lut = "off";
defparam \wregval_ML~21 .lut_mask = 64'h0000000044FF4400;
defparam \wregval_ML~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[2]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[2]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004029FFF7777779880000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \comb~15 (
// Equation(s):
// \comb~15_combout  = ( dmem_rtl_0_bypass[33] & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[34]) # ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ) # 
// (\dmem~8_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[33] & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (dmem_rtl_0_bypass[34] & (!\dmem~8_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[33] & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!dmem_rtl_0_bypass[34]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[33] & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[34] & 
// (!\dmem~8_combout  & \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[34]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(!dmem_rtl_0_bypass[33]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~15 .extended_lut = "off";
defparam \comb~15 .lut_mask = 64'h0010CFDF2030EFFF;
defparam \comb~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \wregval_ML~22 (
// Equation(s):
// \wregval_ML~22_combout  = ( \WideNor0~combout  & ( \comb~15_combout  & ( (\wregval_ML~16_combout  & ((!\wregval_ML~2_combout ) # ((!\wregval_ML~19_combout  & !\wregval_ML~21_combout )))) ) ) ) # ( !\WideNor0~combout  & ( \comb~15_combout  & ( 
// \wregval_ML~16_combout  ) ) ) # ( \WideNor0~combout  & ( !\comb~15_combout  & ( (\wregval_ML~16_combout  & ((!\wregval_ML~2_combout ) # ((!\wregval_ML~19_combout  & !\wregval_ML~21_combout )))) ) ) ) # ( !\WideNor0~combout  & ( !\comb~15_combout  & ( 
// (\wregval_ML~16_combout  & !\wregval_ML~2_combout ) ) ) )

	.dataa(!\wregval_ML~19_combout ),
	.datab(!\wregval_ML~16_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(!\wregval_ML~21_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!\comb~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~22 .extended_lut = "off";
defparam \wregval_ML~22 .lut_mask = 64'h3030323033333230;
defparam \wregval_ML~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N37
dffeas \wregval_ML[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[2] .is_wysiwyg = "true";
defparam \wregval_ML[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \regs_rtl_1_bypass[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \regs~10 (
// Equation(s):
// \regs~10_combout  = ( \regs_rtl_1|auto_generated|ram_block1a2  & ( ((regs_rtl_1_bypass[14] & !\regs~1_combout )) # (regs_rtl_1_bypass[13]) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a2  & ( (regs_rtl_1_bypass[13] & ((!regs_rtl_1_bypass[14]) # 
// (\regs~1_combout ))) ) )

	.dataa(!regs_rtl_1_bypass[14]),
	.datab(gnd),
	.datac(!\regs~1_combout ),
	.datad(!regs_rtl_1_bypass[13]),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10 .extended_lut = "off";
defparam \regs~10 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \regs~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \regval2_DL[2]_NEW505 (
// Equation(s):
// \regval2_DL[2]_OTERM506  = ( \regs~10_combout  & ( !\isnop_D~0_combout  & ( (!\regval2_DL[2]_NEW505_RTM0507~combout  & (((regval2_DL[2] & \always3~2_combout )) # (\regval2_DL~0_combout ))) ) ) ) # ( !\regs~10_combout  & ( !\isnop_D~0_combout  & ( 
// (regval2_DL[2] & (\always3~2_combout  & !\regval2_DL[2]_NEW505_RTM0507~combout )) ) ) )

	.dataa(!regval2_DL[2]),
	.datab(!\always3~2_combout ),
	.datac(!\regval2_DL[2]_NEW505_RTM0507~combout ),
	.datad(!\regval2_DL~0_combout ),
	.datae(!\regs~10_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[2]_OTERM506 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[2]_NEW505 .extended_lut = "off";
defparam \regval2_DL[2]_NEW505 .lut_mask = 64'h101010F000000000;
defparam \regval2_DL[2]_NEW505 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \regval2_DL[2]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[2]_OTERM506 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[2]~_Duplicate_44 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[2]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[2]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N15
cyclonev_lcell_comb \aluin2_A[2]~2 (
// Equation(s):
// \aluin2_A[2]~2_combout  = ( sxtimm_DL[2] & ( (\aluimm_DL~q ) # (\regval2_DL[2]~_Duplicate_44 ) ) ) # ( !sxtimm_DL[2] & ( (\regval2_DL[2]~_Duplicate_44  & !\aluimm_DL~q ) ) )

	.dataa(!\regval2_DL[2]~_Duplicate_44 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~2 .extended_lut = "off";
defparam \aluin2_A[2]~2 .lut_mask = 64'h5500550055FF55FF;
defparam \aluin2_A[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~5_combout  & ( (!\aluin2_A[3]~3_combout ) # ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~9_combout )))) ) ) ) # ( 
// !\ShiftRight0~6_combout  & ( \ShiftRight0~5_combout  & ( (!\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout ) # ((\ShiftRight0~10_combout )))) # (\aluin2_A[2]~2_combout  & (\aluin2_A[3]~3_combout  & ((\ShiftRight0~9_combout )))) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !\ShiftRight0~5_combout  & ( (!\aluin2_A[2]~2_combout  & (\aluin2_A[3]~3_combout  & (\ShiftRight0~10_combout ))) # (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout ) # ((\ShiftRight0~9_combout )))) ) ) ) # ( 
// !\ShiftRight0~6_combout  & ( !\ShiftRight0~5_combout  & ( (\aluin2_A[3]~3_combout  & ((!\aluin2_A[2]~2_combout  & (\ShiftRight0~10_combout )) # (\aluin2_A[2]~2_combout  & ((\ShiftRight0~9_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~2_combout ),
	.datab(!\aluin2_A[3]~3_combout ),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N6
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A[2]~2_combout ) # ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~10_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~0_combout ))) ) ) ) # ( 
// !\ShiftLeft0~9_combout  & ( \ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~3_combout  & (((\aluin2_A[2]~2_combout  & \ShiftLeft0~10_combout )))) # (\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout )) # (\ShiftLeft0~0_combout ))) ) ) ) # ( 
// \ShiftLeft0~9_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~3_combout  & (((!\aluin2_A[2]~2_combout ) # (\ShiftLeft0~10_combout )))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~0_combout  & (\aluin2_A[2]~2_combout ))) ) ) ) # ( 
// !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~1_combout  & ( (\aluin2_A[2]~2_combout  & ((!\aluin2_A[3]~3_combout  & ((\ShiftLeft0~10_combout ))) # (\aluin2_A[3]~3_combout  & (\ShiftLeft0~0_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~3_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\aluin2_A[2]~2_combout ),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N12
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \ShiftLeft0~2_combout  & ( \ShiftLeft0~11_combout  & ( (\Selector46~3_combout  & ((!\ShiftLeft0~4_combout ) # (!\aluin2_A[4]~4_combout ))) ) ) ) # ( !\ShiftLeft0~2_combout  & ( \ShiftLeft0~11_combout  & ( (\Selector46~3_combout  
// & !\aluin2_A[4]~4_combout ) ) ) ) # ( \ShiftLeft0~2_combout  & ( !\ShiftLeft0~11_combout  & ( (\Selector46~3_combout  & (!\ShiftLeft0~4_combout  & \aluin2_A[4]~4_combout )) ) ) )

	.dataa(!\Selector46~3_combout ),
	.datab(!\ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0000004455005544;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N14
dffeas \regval2_DL[16]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[16]_OTERM464 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_DL[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \aluin2_A[16]~16 (
// Equation(s):
// \aluin2_A[16]~16_combout  = ( \regval2_DL[16]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_6DUPLICATE_q ) # (\sxtimm_DL[15]~_Duplicate_19 ) ) ) # ( !\regval2_DL[16]~DUPLICATE_q  & ( (\sxtimm_DL[15]~_Duplicate_19  & \aluimm_DL~_Duplicate_6DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\sxtimm_DL[15]~_Duplicate_19 ),
	.datac(!\aluimm_DL~_Duplicate_6DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_DL[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~16 .extended_lut = "off";
defparam \aluin2_A[16]~16 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \aluin2_A[16]~16_combout  & ( \Selector39~0_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (!regval1_DL[16] $ (!\alufunc_DL[3]~DUPLICATE_q  $ (\alufunc_DL[1]~DUPLICATE_q )))) # (\alufunc_DL[0]~DUPLICATE_q  & 
// (((!\alufunc_DL[3]~DUPLICATE_q  & !\alufunc_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[16]~16_combout  & ( \Selector39~0_combout  & ( (!\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[3]~DUPLICATE_q  $ (((!regval1_DL[16]) # (!\alufunc_DL[1]~DUPLICATE_q ))))) 
// # (\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & (!regval1_DL[16] $ (!\alufunc_DL[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!regval1_DL[16]),
	.datac(!\alufunc_DL[3]~DUPLICATE_q ),
	.datad(!\alufunc_DL[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[16]~16_combout ),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h000000001E287882;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Add1~13_sumout  & ( ((\Selector44~0_combout  & ((!\alufunc_DL[3]~DUPLICATE_q ) # (\Add2~13_sumout )))) # (\Selector30~1_combout ) ) ) # ( !\Add1~13_sumout  & ( ((\alufunc_DL[3]~DUPLICATE_q  & (\Selector44~0_combout  & 
// \Add2~13_sumout ))) # (\Selector30~1_combout ) ) )

	.dataa(!\alufunc_DL[3]~DUPLICATE_q ),
	.datab(!\Selector30~1_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h333733373B3F3B3F;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( !\Selector46~4_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\Selector30~0_combout ) # (\Selector15~0_combout )))) # (\Selector30~2_combout ))) ) ) # ( \Selector46~4_combout  & ( 
// (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~2_combout  & ((\Selector30~0_combout ) # (\ShiftRight0~31_combout )))) # (\Selector30~2_combout ))) ) )

	.dataa(!\alufunc_DL[5]~DUPLICATE_q ),
	.datab(!\Selector46~2_combout ),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(!\Selector46~4_combout ),
	.dataf(!\Selector30~2_combout ),
	.datag(!\Selector15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "on";
defparam \Selector30~3 .lut_mask = 64'h0111011155555555;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \aluout_AL[16] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[16] .is_wysiwyg = "true";
defparam \aluout_AL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !aluout_AL[20] & ( !aluout_AL[21] & ( (!aluout_AL[16] & !aluout_AL[17]) ) ) )

	.dataa(!aluout_AL[16]),
	.datab(gnd),
	.datac(!aluout_AL[17]),
	.datad(gnd),
	.datae(!aluout_AL[20]),
	.dataf(!aluout_AL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = (!aluout_AL[27] & (!aluout_AL[26] & (!aluout_AL[24] & !\aluout_AL[25]~DUPLICATE_q )))

	.dataa(!aluout_AL[27]),
	.datab(!aluout_AL[26]),
	.datac(!aluout_AL[24]),
	.datad(!\aluout_AL[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h8000800080008000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !aluout_AL[29] & ( !aluout_AL[31] & ( (!aluout_AL[28] & !aluout_AL[30]) ) ) )

	.dataa(gnd),
	.datab(!aluout_AL[28]),
	.datac(!aluout_AL[30]),
	.datad(gnd),
	.datae(!aluout_AL[29]),
	.dataf(!aluout_AL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N7
dffeas \aluout_AL[19] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[19] .is_wysiwyg = "true";
defparam \aluout_AL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \aluout_AL[22]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_AL[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_AL[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_AL[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !\aluout_AL[22]~DUPLICATE_q  & ( !aluout_AL[18] & ( (!aluout_AL[19] & !aluout_AL[23]) ) ) )

	.dataa(!aluout_AL[19]),
	.datab(gnd),
	.datac(!aluout_AL[23]),
	.datad(gnd),
	.datae(!\aluout_AL[22]~DUPLICATE_q ),
	.dataf(!aluout_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  & ( \WideNor0~3_combout  & ( (!\WideNor0~2_combout ) # (!\WideNor0~1_combout ) ) ) ) # ( !\WideNor0~0_combout  & ( \WideNor0~3_combout  ) ) # ( \WideNor0~0_combout  & ( !\WideNor0~3_combout  ) ) # ( 
// !\WideNor0~0_combout  & ( !\WideNor0~3_combout  ) )

	.dataa(gnd),
	.datab(!\WideNor0~2_combout ),
	.datac(gnd),
	.datad(!\WideNor0~1_combout ),
	.datae(!\WideNor0~0_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hFFFFFFFFFFFFFFCC;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \kdata[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\kdata[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(kdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \kdata[0] .is_wysiwyg = "true";
defparam \kdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \kctrl~0_combout  & ( \Equal2~6_combout  & ( (!aluout_AL[2] & (\aluout_AL[4]~DUPLICATE_q  & (!sdata[0] & \Equal10~0_combout ))) ) ) ) # ( !\kctrl~0_combout  & ( \Equal2~6_combout  & ( (\Equal10~0_combout  & ((!aluout_AL[2] & 
// (\aluout_AL[4]~DUPLICATE_q  & !sdata[0])) # (aluout_AL[2] & (!\aluout_AL[4]~DUPLICATE_q )))) ) ) )

	.dataa(!aluout_AL[2]),
	.datab(!\aluout_AL[4]~DUPLICATE_q ),
	.datac(!sdata[0]),
	.datad(!\Equal10~0_combout ),
	.datae(!\kctrl~0_combout ),
	.dataf(!\Equal2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h0000000000640020;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N48
cyclonev_lcell_comb \LedrOut[0]~feeder (
// Equation(s):
// \LedrOut[0]~feeder_combout  = ( regval2_AL[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LedrOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LedrOut[0]~feeder .extended_lut = "off";
defparam \LedrOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LedrOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N49
dffeas \LedrOut[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LedrOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[0] .is_wysiwyg = "true";
defparam \LedrOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( \tlim[0]~DUPLICATE_q  & ( (\comb~1_combout  & (!tctl[0] & !\wregval_ML~1_combout )) ) ) # ( !\tlim[0]~DUPLICATE_q  & ( ((\comb~1_combout  & !tctl[0])) # (\wregval_ML~1_combout ) ) )

	.dataa(!\comb~1_combout ),
	.datab(!tctl[0]),
	.datac(gnd),
	.datad(!\wregval_ML~1_combout ),
	.datae(gnd),
	.dataf(!\tlim[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h44FF44FF44004400;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \Equal10~0_combout  & ( !\wregval_ML~0_combout  & ( (!aluout_AL[2]) # (!aluout_AL[4]) ) ) ) # ( !\Equal10~0_combout  & ( !\wregval_ML~0_combout  ) )

	.dataa(gnd),
	.datab(!aluout_AL[2]),
	.datac(!aluout_AL[4]),
	.datad(gnd),
	.datae(!\Equal10~0_combout ),
	.dataf(!\wregval_ML~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'hFFFFFCFC00000000;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N51
cyclonev_lcell_comb \HexOut[0]~0 (
// Equation(s):
// \HexOut[0]~0_combout  = ( !regval2_AL[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[0]~0 .extended_lut = "off";
defparam \HexOut[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HexOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N53
dffeas \HexOut[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[0]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \comb~3_combout  & ( HexOut[0] & ( (!\Equal2~7_combout  & (((!\comb~2_combout )))) # (\Equal2~7_combout  & (aluout_AL[8] & ((tcnt[0])))) ) ) ) # ( \comb~3_combout  & ( !HexOut[0] & ( (!\Equal2~7_combout  & (((!\comb~2_combout )))) # 
// (\Equal2~7_combout  & ((!aluout_AL[8]) # ((tcnt[0])))) ) ) )

	.dataa(!aluout_AL[8]),
	.datab(!\comb~2_combout ),
	.datac(!\Equal2~7_combout ),
	.datad(!tcnt[0]),
	.datae(!\comb~3_combout ),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000CACF0000C0C5;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( \aluout_AL[4]~DUPLICATE_q  & ( \sctrl~1_combout  & ( (\Equal10~0_combout  & ((aluout_AL[2]) # (sdata[0]))) ) ) ) # ( !\aluout_AL[4]~DUPLICATE_q  & ( \sctrl~1_combout  & ( \Equal10~0_combout  ) ) ) # ( \aluout_AL[4]~DUPLICATE_q  & ( 
// !\sctrl~1_combout  & ( (sdata[0] & (!aluout_AL[2] & \Equal10~0_combout )) ) ) ) # ( !\aluout_AL[4]~DUPLICATE_q  & ( !\sctrl~1_combout  & ( \Equal10~0_combout  ) ) )

	.dataa(!sdata[0]),
	.datab(!aluout_AL[2]),
	.datac(gnd),
	.datad(!\Equal10~0_combout ),
	.datae(!\aluout_AL[4]~DUPLICATE_q ),
	.dataf(!\sctrl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h00FF004400FF0077;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( !\comb~4_combout  & ( !\comb~5_combout  & ( (\Equal2~6_combout  & ((!\wregval_ML~0_combout ) # (!LedrOut[0]))) ) ) )

	.dataa(!\wregval_ML~0_combout ),
	.datab(gnd),
	.datac(!LedrOut[0]),
	.datad(!\Equal2~6_combout ),
	.datae(!\comb~4_combout ),
	.dataf(!\comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h00FA000000000000;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( !\comb~6_combout  & ( (!\comb~7_combout  & (((kdata[0] & \WideNor0~combout )) # (\wregval_M[9]~0_combout ))) ) )

	.dataa(!kdata[0]),
	.datab(!\wregval_M[9]~0_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\comb~7_combout ),
	.datae(gnd),
	.dataf(!\comb~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h3700370000000000;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \aluout_AL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_AL[0] .is_wysiwyg = "true";
defparam \aluout_AL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \pcplus_AL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_DL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_AL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_AL[0] .is_wysiwyg = "true";
defparam \pcplus_AL[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \wregval_ML~3 (
// Equation(s):
// \wregval_ML~3_combout  = ( pcplus_AL[0] & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q ) # (aluout_AL[0]))) ) ) # ( !pcplus_AL[0] & ( (!\always13~0_combout  & ((!\selaluout_AL~DUPLICATE_q  & ((\selmemout_AL~q ))) # (\selaluout_AL~DUPLICATE_q  & 
// (aluout_AL[0])))) ) )

	.dataa(!aluout_AL[0]),
	.datab(!\always13~0_combout ),
	.datac(!\selmemout_AL~q ),
	.datad(!\selaluout_AL~DUPLICATE_q ),
	.datae(!pcplus_AL[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~3 .extended_lut = "off";
defparam \wregval_ML~3 .lut_mask = 64'h0C44CC440C44CC44;
defparam \wregval_ML~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N17
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[0]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A10317775557768E80000000000000000";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_AL[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_AL~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_AL[0]}),
	.portaaddr({aluout_AL[14],aluout_AL[13],aluout_AL[12],aluout_AL[11],aluout_AL[10],aluout_AL[9],aluout_AL[8],aluout_AL[7],aluout_AL[6],aluout_AL[5],\aluout_AL[4]~DUPLICATE_q ,aluout_AL[3],aluout_AL[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_AL~13_combout ,\aluout_AL~12_combout ,\aluout_AL~11_combout ,\aluout_AL~10_combout ,\aluout_AL~9_combout ,\aluout_AL~8_combout ,\aluout_AL~7_combout ,\aluout_AL~6_combout ,\aluout_AL~5_combout ,\aluout_AL~4_combout ,\aluout_AL~3_combout ,\aluout_AL~2_combout ,
\aluout_AL~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "xmax.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_4sk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( dmem_rtl_0_bypass[29] & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( ((!dmem_rtl_0_bypass[30]) # ((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\dmem~8_combout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[29] & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (dmem_rtl_0_bypass[30] & (!\dmem~8_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[29] & ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[30]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\dmem~8_combout )) ) ) ) # ( !dmem_rtl_0_bypass[29] & ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[30] & 
// (!\dmem~8_combout  & \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[30]),
	.datac(!\dmem~8_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!dmem_rtl_0_bypass[29]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0020CFEF1030DFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \wregval_ML~4 (
// Equation(s):
// \wregval_ML~4_combout  = ( \wregval_ML~3_combout  & ( \comb~0_combout  & ( (!\WideNor0~combout ) # ((!\wregval_ML~2_combout ) # (\comb~8_combout )) ) ) ) # ( \wregval_ML~3_combout  & ( !\comb~0_combout  & ( (!\wregval_ML~2_combout ) # (\comb~8_combout ) ) 
// ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\comb~8_combout ),
	.datac(!\wregval_ML~2_combout ),
	.datad(gnd),
	.datae(!\wregval_ML~3_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_ML~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_ML~4 .extended_lut = "off";
defparam \wregval_ML~4 .lut_mask = 64'h0000F3F30000FBFB;
defparam \wregval_ML~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N55
dffeas \wregval_ML[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_ML~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregval_ML[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregval_ML[0] .is_wysiwyg = "true";
defparam \wregval_ML[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \regs_rtl_0_bypass[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \regs~16 (
// Equation(s):
// \regs~16_combout  = ( \regs~4_combout  & ( regs_rtl_0_bypass[9] ) ) # ( !\regs~4_combout  & ( (!regs_rtl_0_bypass[10] & ((regs_rtl_0_bypass[9]))) # (regs_rtl_0_bypass[10] & (\regs_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) )

	.dataa(!regs_rtl_0_bypass[10]),
	.datab(gnd),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!regs_rtl_0_bypass[9]),
	.datae(gnd),
	.dataf(!\regs~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~16 .extended_lut = "off";
defparam \regs~16 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \regs~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N8
dffeas \regval1_DL[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[0]_OTERM488 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[0] .is_wysiwyg = "true";
defparam \regval1_DL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \regval1_DL[0]_NEW487 (
// Equation(s):
// \regval1_DL[0]_OTERM488  = ( regval1_DL[0] & ( \regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW487_RTM0489~combout  & ((\regs~16_combout ) # (\always3~2_combout )))) ) ) ) # ( !regval1_DL[0] & ( \regval2_DL~0_combout  & ( 
// (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW487_RTM0489~combout  & \regs~16_combout )) ) ) ) # ( regval1_DL[0] & ( !\regval2_DL~0_combout  & ( (!\isnop_D~0_combout  & (!\regval1_DL[0]_NEW487_RTM0489~combout  & \always3~2_combout )) ) ) )

	.dataa(!\isnop_D~0_combout ),
	.datab(!\regval1_DL[0]_NEW487_RTM0489~combout ),
	.datac(!\always3~2_combout ),
	.datad(!\regs~16_combout ),
	.datae(!regval1_DL[0]),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[0]_OTERM488 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[0]_NEW487 .extended_lut = "off";
defparam \regval1_DL[0]_NEW487 .lut_mask = 64'h0000080800880888;
defparam \regval1_DL[0]_NEW487 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \regval1_DL[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_DL[0]_OTERM488 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \Selector46~26 (
// Equation(s):
// \Selector46~26_combout  = ( !\alufunc_DL[1]~DUPLICATE_q  & ( (\alufunc_DL[0]~DUPLICATE_q  & (\Selector39~0_combout  & (!alufunc_DL[3] $ (((!\regval1_DL[0]~DUPLICATE_q  & !\aluin2_A[0]~0_combout )))))) ) ) # ( \alufunc_DL[1]~DUPLICATE_q  & ( 
// ((!\alufunc_DL[0]~DUPLICATE_q  & (\Selector39~0_combout  & (!alufunc_DL[3] $ (!\Add1~105_sumout ))))) ) )

	.dataa(!alufunc_DL[3]),
	.datab(!\regval1_DL[0]~DUPLICATE_q ),
	.datac(!\Add1~105_sumout ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(!\alufunc_DL[1]~DUPLICATE_q ),
	.dataf(!\Selector39~0_combout ),
	.datag(!\aluin2_A[0]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~26 .extended_lut = "on";
defparam \Selector46~26 .lut_mask = 64'h00000000006A5A00;
defparam \Selector46~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N51
cyclonev_lcell_comb \Selector46~25 (
// Equation(s):
// \Selector46~25_combout  = ( \Selector46~9_combout  & ( \alufunc_DL[5]~DUPLICATE_q  ) ) # ( !\Selector46~9_combout  & ( (\alufunc_DL[5]~DUPLICATE_q  & (((\Selector46~10_combout  & \Selector46~5_combout )) # (\Selector46~26_combout ))) ) )

	.dataa(!\Selector46~10_combout ),
	.datab(!\alufunc_DL[5]~DUPLICATE_q ),
	.datac(!\Selector46~26_combout ),
	.datad(!\Selector46~5_combout ),
	.datae(gnd),
	.dataf(!\Selector46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~25 .extended_lut = "off";
defparam \Selector46~25 .lut_mask = 64'h0313031333333333;
defparam \Selector46~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \pcgood_B[5]~27 (
// Equation(s):
// \pcgood_B[5]~27_combout  = ( \pcgood_B[5]~16_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~73_sumout )) ) ) # ( !\pcgood_B[5]~16_combout  & ( (\isbranch_DL~q  & (\Add3~73_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~73_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~27 .extended_lut = "off";
defparam \pcgood_B[5]~27 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N57
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~2_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[5]~27_combout ))) # 
// (\isnop_DL~q  & (\PC~2_combout )))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\PC~2_combout ),
	.datad(!\pcgood_B[5]~27_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h0145014505050505;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N58
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[7]) # ((!PC[3] & PC[4])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[6] & ( (!PC[7] & (!\PC[2]~DUPLICATE_q )) # (PC[7] & (((!PC[3] & !PC[4])))) ) ) ) # ( \PC[5]~DUPLICATE_q  
// & ( !PC[6] & ( (!PC[7] & (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) # (PC[7] & (!\PC[2]~DUPLICATE_q )) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[6] & ( (!PC[7] & (PC[4] & (!\PC[2]~DUPLICATE_q  $ (!PC[3])))) # (PC[7] & (!\PC[2]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h226A262AB88888A8;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N39
cyclonev_lcell_comb \inst_FL~33 (
// Equation(s):
// \inst_FL~33_combout  = ( \inst_FL~1_combout  & ( ((\imem~58_combout  & !PC[9])) # (\imem~57_combout ) ) )

	.dataa(!\imem~58_combout ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~57_combout ),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~33 .extended_lut = "off";
defparam \inst_FL~33 .lut_mask = 64'h0000000050FF50FF;
defparam \inst_FL~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N40
dffeas \inst_FL[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[14] .is_wysiwyg = "true";
defparam \inst_FL[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N9
cyclonev_lcell_comb \sxtimm_DL~12 (
// Equation(s):
// \sxtimm_DL~12_combout  = ( \always3~2_combout  & ( sxtimm_DL[6] ) ) # ( !\always3~2_combout  & ( inst_FL[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[6]),
	.datad(!inst_FL[14]),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL~12 .extended_lut = "off";
defparam \sxtimm_DL~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \sxtimm_DL~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N45
cyclonev_lcell_comb \sxtimm_DL[6]_NEW732 (
// Equation(s):
// \sxtimm_DL[6]_OTERM733  = ( \sxtimm_DL~12_combout  & ( !\regBusy_D~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regBusy_D~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sxtimm_DL~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sxtimm_DL[6]_OTERM733 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sxtimm_DL[6]_NEW732 .extended_lut = "off";
defparam \sxtimm_DL[6]_NEW732 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sxtimm_DL[6]_NEW732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N47
dffeas \sxtimm_DL[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\sxtimm_DL[6]_OTERM733 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[6] .is_wysiwyg = "true";
defparam \sxtimm_DL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \pcgood_B[8]~31 (
// Equation(s):
// \pcgood_B[8]~31_combout  = ( \pcgood_B[8]~19_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~85_sumout )) ) ) # ( !\pcgood_B[8]~19_combout  & ( (\isbranch_DL~q  & (\Add3~85_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~85_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[8]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~31 .extended_lut = "off";
defparam \pcgood_B[8]~31 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N43
dffeas \PC[8]_OTERM584_NEW_REG970 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_B[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM971 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG970 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG970 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N40
dffeas \PC[8]_OTERM584_NEW_REG968 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal1~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]_OTERM584_OTERM969 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]_OTERM584_NEW_REG968 .is_wysiwyg = "true";
defparam \PC[8]_OTERM584_NEW_REG968 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \PC[8]_OTERM584_OTERM971  & ( \PC[8]_OTERM584_OTERM969  & ( (!\PC[8]_OTERM584_OTERM973  & ((\PC[8]_OTERM584_OTERM975 ))) # (\PC[8]_OTERM584_OTERM973  & (\PC[8]_OTERM584_OTERM967 )) ) ) ) # ( !\PC[8]_OTERM584_OTERM971  & ( 
// \PC[8]_OTERM584_OTERM969  & ( (!\PC[8]_OTERM584_OTERM973  & ((\PC[8]_OTERM584_OTERM975 ))) # (\PC[8]_OTERM584_OTERM973  & (\PC[8]_OTERM584_OTERM967 )) ) ) ) # ( \PC[8]_OTERM584_OTERM971  & ( !\PC[8]_OTERM584_OTERM969  & ( (!\PC[8]_OTERM584_OTERM965 ) # 
// ((!\PC[8]_OTERM584_OTERM973  & ((\PC[8]_OTERM584_OTERM975 ))) # (\PC[8]_OTERM584_OTERM973  & (\PC[8]_OTERM584_OTERM967 ))) ) ) ) # ( !\PC[8]_OTERM584_OTERM971  & ( !\PC[8]_OTERM584_OTERM969  & ( (\PC[8]_OTERM584_OTERM965  & ((!\PC[8]_OTERM584_OTERM973  & 
// ((\PC[8]_OTERM584_OTERM975 ))) # (\PC[8]_OTERM584_OTERM973  & (\PC[8]_OTERM584_OTERM967 )))) ) ) )

	.dataa(!\PC[8]_OTERM584_OTERM973 ),
	.datab(!\PC[8]_OTERM584_OTERM967 ),
	.datac(!\PC[8]_OTERM584_OTERM965 ),
	.datad(!\PC[8]_OTERM584_OTERM975 ),
	.datae(!\PC[8]_OTERM584_OTERM971 ),
	.dataf(!\PC[8]_OTERM584_OTERM969 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h010BF1FB11BB11BB;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \PC[8]_NEW526 (
// Equation(s):
// \PC[8]_OTERM527  = ( \PC~10_combout  ) # ( !\PC~10_combout  & ( \PC[8]_OTERM586  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[8]_OTERM586 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]_OTERM527 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]_NEW526 .extended_lut = "off";
defparam \PC[8]_NEW526 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \PC[8]_NEW526 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( !PC[9] & ( \PC[8]_OTERM527  & ( (PC[6] & PC[7]) ) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\PC[8]_OTERM527 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h0000000005050000;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (\PC[5]~DUPLICATE_q  & !PC[3])) # (PC[4] & (!\PC[5]~DUPLICATE_q )) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[4] & !\PC[5]~DUPLICATE_q ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h4444444464646464;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & (!PC[7] & !\PC[8]_OTERM527 )) ) )

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\PC[8]_OTERM527 ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'hC000C00000000000;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~43_combout  & ( ((\imem~12_combout  & \imem~44_combout )) # (\imem~42_combout ) ) ) # ( !\imem~43_combout  & ( (\imem~12_combout  & \imem~44_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~42_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~44_combout ),
	.datae(gnd),
	.dataf(!\imem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h000F000F333F333F;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N27
cyclonev_lcell_comb \inst_FL~22 (
// Equation(s):
// \inst_FL~22_combout  = ( \imem~45_combout  & ( \always3~2_combout  & ( (inst_FL[6] & \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\imem~45_combout  & ( \always3~2_combout  & ( (inst_FL[6] & \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) 
// ) ) # ( \imem~45_combout  & ( !\always3~2_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \inst_FL~3_combout ) ) ) )

	.dataa(!inst_FL[6]),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\inst_FL~3_combout ),
	.datae(!\imem~45_combout ),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~22 .extended_lut = "off";
defparam \inst_FL~22 .lut_mask = 64'h0000003311111111;
defparam \inst_FL~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \regs_rtl_0_bypass[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \regs_rtl_0_bypass[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N50
dffeas \regs_rtl_0_bypass[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N59
dffeas \regs_rtl_0_bypass[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \regs_rtl_0_bypass[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N47
dffeas \regs_rtl_0_bypass[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \regs_rtl_0_bypass[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N45
cyclonev_lcell_comb \regs~3 (
// Equation(s):
// \regs~3_combout  = ( regs_rtl_0_bypass[0] & ( (!regs_rtl_0_bypass[3] & (!regs_rtl_0_bypass[4] & (!regs_rtl_0_bypass[2] $ (regs_rtl_0_bypass[1])))) # (regs_rtl_0_bypass[3] & (regs_rtl_0_bypass[4] & (!regs_rtl_0_bypass[2] $ (regs_rtl_0_bypass[1])))) ) )

	.dataa(!regs_rtl_0_bypass[3]),
	.datab(!regs_rtl_0_bypass[2]),
	.datac(!regs_rtl_0_bypass[1]),
	.datad(!regs_rtl_0_bypass[4]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3 .extended_lut = "off";
defparam \regs~3 .lut_mask = 64'h0000000082418241;
defparam \regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \regs_rtl_0_bypass[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ML[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \regs_rtl_0_bypass[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_ML[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N3
cyclonev_lcell_comb \regs~4 (
// Equation(s):
// \regs~4_combout  = ( regs_rtl_0_bypass[7] & ( (regs_rtl_0_bypass[8] & (\regs~3_combout  & (!regs_rtl_0_bypass[6] $ (regs_rtl_0_bypass[5])))) ) ) # ( !regs_rtl_0_bypass[7] & ( (!regs_rtl_0_bypass[8] & (\regs~3_combout  & (!regs_rtl_0_bypass[6] $ 
// (regs_rtl_0_bypass[5])))) ) )

	.dataa(!regs_rtl_0_bypass[6]),
	.datab(!regs_rtl_0_bypass[8]),
	.datac(!\regs~3_combout ),
	.datad(!regs_rtl_0_bypass[5]),
	.datae(!regs_rtl_0_bypass[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4 .extended_lut = "off";
defparam \regs~4 .lut_mask = 64'h0804020108040201;
defparam \regs~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \regs_rtl_0_bypass[68]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N37
dffeas \regs_rtl_0_bypass[68] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \regs_rtl_0_bypass[67] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \regs~62 (
// Equation(s):
// \regs~62_combout  = ( regs_rtl_0_bypass[67] & ( \regs_rtl_0|auto_generated|ram_block1a29  ) ) # ( !regs_rtl_0_bypass[67] & ( \regs_rtl_0|auto_generated|ram_block1a29  & ( (!\regs~4_combout  & regs_rtl_0_bypass[68]) ) ) ) # ( regs_rtl_0_bypass[67] & ( 
// !\regs_rtl_0|auto_generated|ram_block1a29  & ( (!regs_rtl_0_bypass[68]) # (\regs~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~4_combout ),
	.datac(!regs_rtl_0_bypass[68]),
	.datad(gnd),
	.datae(!regs_rtl_0_bypass[67]),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~62 .extended_lut = "off";
defparam \regs~62 .lut_mask = 64'h0000F3F30C0CFFFF;
defparam \regs~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \regval1_DL[29]_NEW349 (
// Equation(s):
// \regval1_DL[29]_OTERM350  = ( \regs~62_combout  & ( \regval2_DL~0_combout  & ( (!\regval1_DL[29]_NEW349_RTM0351~combout  & !\isnop_D~0_combout ) ) ) ) # ( !\regs~62_combout  & ( \regval2_DL~0_combout  & ( (\regval1_DL[29]~DUPLICATE_q  & 
// (!\regval1_DL[29]_NEW349_RTM0351~combout  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) ) # ( \regs~62_combout  & ( !\regval2_DL~0_combout  & ( (\regval1_DL[29]~DUPLICATE_q  & (!\regval1_DL[29]_NEW349_RTM0351~combout  & (!\isnop_D~0_combout  & 
// \always3~2_combout ))) ) ) ) # ( !\regs~62_combout  & ( !\regval2_DL~0_combout  & ( (\regval1_DL[29]~DUPLICATE_q  & (!\regval1_DL[29]_NEW349_RTM0351~combout  & (!\isnop_D~0_combout  & \always3~2_combout ))) ) ) )

	.dataa(!\regval1_DL[29]~DUPLICATE_q ),
	.datab(!\regval1_DL[29]_NEW349_RTM0351~combout ),
	.datac(!\isnop_D~0_combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regs~62_combout ),
	.dataf(!\regval2_DL~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_DL[29]_OTERM350 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_DL[29]_NEW349 .extended_lut = "off";
defparam \regval1_DL[29]_NEW349 .lut_mask = 64'h004000400040C0C0;
defparam \regval1_DL[29]_NEW349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N34
dffeas \regval1_DL[29] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[29]_OTERM350 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[29] .is_wysiwyg = "true";
defparam \regval1_DL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \regval2_DL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[30]_OTERM458 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[30] .is_wysiwyg = "true";
defparam \regval2_DL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N51
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( regval1_DL[31] & ( regval2_DL[31] & ( (!\aluimm_DL~_Duplicate_26DUPLICATE_q  & (!\regval1_DL[30]~DUPLICATE_q  $ (((regval2_DL[30]))))) # (\aluimm_DL~_Duplicate_26DUPLICATE_q  & (\regval1_DL[30]~DUPLICATE_q  & (sxtimm_DL[15]))) ) 
// ) ) # ( !regval1_DL[31] & ( regval2_DL[31] & ( (\aluimm_DL~_Duplicate_26DUPLICATE_q  & (!\regval1_DL[30]~DUPLICATE_q  & !sxtimm_DL[15])) ) ) ) # ( regval1_DL[31] & ( !regval2_DL[31] & ( (\aluimm_DL~_Duplicate_26DUPLICATE_q  & (\regval1_DL[30]~DUPLICATE_q  
// & sxtimm_DL[15])) ) ) ) # ( !regval1_DL[31] & ( !regval2_DL[31] & ( (!\aluimm_DL~_Duplicate_26DUPLICATE_q  & (!\regval1_DL[30]~DUPLICATE_q  $ (((regval2_DL[30]))))) # (\aluimm_DL~_Duplicate_26DUPLICATE_q  & (!\regval1_DL[30]~DUPLICATE_q  & 
// (!sxtimm_DL[15]))) ) ) )

	.dataa(!\aluimm_DL~_Duplicate_26DUPLICATE_q ),
	.datab(!\regval1_DL[30]~DUPLICATE_q ),
	.datac(!sxtimm_DL[15]),
	.datad(!regval2_DL[30]),
	.datae(!regval1_DL[31]),
	.dataf(!regval2_DL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'hC862010140408923;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \Selector46~12 (
// Equation(s):
// \Selector46~12_combout  = ( \LessThan1~5_combout  & ( (!alufunc_DL[1] & (\alufunc_DL[0]~DUPLICATE_q  & (!regval1_DL[29] $ (\aluin2_A[29]~22_combout )))) ) )

	.dataa(!regval1_DL[29]),
	.datab(!alufunc_DL[1]),
	.datac(!\aluin2_A[29]~22_combout ),
	.datad(!\alufunc_DL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~12 .extended_lut = "off";
defparam \Selector46~12 .lut_mask = 64'h0000000000840084;
defparam \Selector46~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \Selector46~22 (
// Equation(s):
// \Selector46~22_combout  = ( !\alufunc_DL[4]~DUPLICATE_q  & ( (!alufunc_DL[5] & (alufunc_DL[3] & !\alufunc_DL[2]~DUPLICATE_q )) ) )

	.dataa(!alufunc_DL[5]),
	.datab(gnd),
	.datac(!alufunc_DL[3]),
	.datad(!\alufunc_DL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~22 .extended_lut = "off";
defparam \Selector46~22 .lut_mask = 64'h0A000A0000000000;
defparam \Selector46~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N53
dffeas \regval1_DL[29]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[29]_OTERM350 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[29]~_Duplicate_52 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[29]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[29]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N56
dffeas \regval2_DL[29]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[29]_OTERM455 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[29]~_Duplicate_52 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[29]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[29]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \Selector46~13 (
// Equation(s):
// \Selector46~13_combout  = ( \regval2_DL[29]~_Duplicate_52  & ( \aluimm_DL~q  & ( (sxtimm_DL[15] & ((!\regval1_DL[29]~_Duplicate_52 ) # (!\regval1_DL[30]~DUPLICATE_q ))) ) ) ) # ( !\regval2_DL[29]~_Duplicate_52  & ( \aluimm_DL~q  & ( (sxtimm_DL[15] & 
// ((!\regval1_DL[29]~_Duplicate_52 ) # (!\regval1_DL[30]~DUPLICATE_q ))) ) ) ) # ( \regval2_DL[29]~_Duplicate_52  & ( !\aluimm_DL~q  & ( (!\regval1_DL[29]~_Duplicate_52  & ((!\regval1_DL[30]~DUPLICATE_q ) # (\regval2_DL[30]~DUPLICATE_q ))) # 
// (\regval1_DL[29]~_Duplicate_52  & (\regval2_DL[30]~DUPLICATE_q  & !\regval1_DL[30]~DUPLICATE_q )) ) ) ) # ( !\regval2_DL[29]~_Duplicate_52  & ( !\aluimm_DL~q  & ( (\regval2_DL[30]~DUPLICATE_q  & !\regval1_DL[30]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[29]~_Duplicate_52 ),
	.datab(!\regval2_DL[30]~DUPLICATE_q ),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(!\regval2_DL[29]~_Duplicate_52 ),
	.dataf(!\aluimm_DL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~13 .extended_lut = "off";
defparam \Selector46~13 .lut_mask = 64'h3300BB220F0A0F0A;
defparam \Selector46~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \Selector46~14 (
// Equation(s):
// \Selector46~14_combout  = ( \Selector46~13_combout  & ( (\alufunc_DL[0]~DUPLICATE_q  & (!\alufunc_DL[1]~DUPLICATE_q  & ((!\aluin2_A[31]~24_combout ) # (regval1_DL[31])))) ) ) # ( !\Selector46~13_combout  & ( (\alufunc_DL[0]~DUPLICATE_q  & 
// (!\alufunc_DL[1]~DUPLICATE_q  & (!\aluin2_A[31]~24_combout  & regval1_DL[31]))) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\aluin2_A[31]~24_combout ),
	.datad(!regval1_DL[31]),
	.datae(gnd),
	.dataf(!\Selector46~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~14 .extended_lut = "off";
defparam \Selector46~14 .lut_mask = 64'h0040004040444044;
defparam \Selector46~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N3
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( sxtimm_DL[12] & ( !\regval1_DL[12]~_Duplicate_37  $ (((!\regval2_DL[12]~DUPLICATE_q  & !\aluimm_DL~_Duplicate_10 ))) ) ) # ( !sxtimm_DL[12] & ( !\regval1_DL[12]~_Duplicate_37  $ (((!\regval2_DL[12]~DUPLICATE_q ) # 
// (\aluimm_DL~_Duplicate_10 ))) ) )

	.dataa(!\regval1_DL[12]~_Duplicate_37 ),
	.datab(gnd),
	.datac(!\regval2_DL[12]~DUPLICATE_q ),
	.datad(!\aluimm_DL~_Duplicate_10 ),
	.datae(gnd),
	.dataf(!sxtimm_DL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h5A555A555AAA5AAA;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N3
cyclonev_lcell_comb \Equal0~2_RESYN1050 (
// Equation(s):
// \Equal0~2_RESYN1050_BDD1051  = ( \aluimm_DL~_Duplicate_8  & ( \sxtimm_DL[15]~_Duplicate_21  ) ) # ( !\aluimm_DL~_Duplicate_8  & ( \regval2_DL[14]~_Duplicate_41  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_DL[14]~_Duplicate_41 ),
	.datad(!\sxtimm_DL[15]~_Duplicate_21 ),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_RESYN1050_BDD1051 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2_RESYN1050 .extended_lut = "off";
defparam \Equal0~2_RESYN1050 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Equal0~2_RESYN1050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( regval1_DL[15] & ( regval1_DL[14] & ( (\Equal0~2_RESYN1050_BDD1051  & ((!\aluimm_DL~_Duplicate_8  & ((regval2_DL[15]))) # (\aluimm_DL~_Duplicate_8  & (sxtimm_DL[14])))) ) ) ) # ( !regval1_DL[15] & ( regval1_DL[14] & ( 
// (!\Equal0~2_RESYN1050_BDD1051  & (\aluimm_DL~_Duplicate_8  & (sxtimm_DL[14]))) # (\Equal0~2_RESYN1050_BDD1051  & (!\aluimm_DL~_Duplicate_8  & ((!regval2_DL[15])))) ) ) ) # ( regval1_DL[15] & ( !regval1_DL[14] & ( (!\Equal0~2_RESYN1050_BDD1051  & 
// (!\aluimm_DL~_Duplicate_8  & ((regval2_DL[15])))) # (\Equal0~2_RESYN1050_BDD1051  & (\aluimm_DL~_Duplicate_8  & (!sxtimm_DL[14]))) ) ) ) # ( !regval1_DL[15] & ( !regval1_DL[14] & ( (!\Equal0~2_RESYN1050_BDD1051  & ((!\aluimm_DL~_Duplicate_8  & 
// ((!regval2_DL[15]))) # (\aluimm_DL~_Duplicate_8  & (!sxtimm_DL[14])))) ) ) )

	.dataa(!\Equal0~2_RESYN1050_BDD1051 ),
	.datab(!\aluimm_DL~_Duplicate_8 ),
	.datac(!sxtimm_DL[14]),
	.datad(!regval2_DL[15]),
	.datae(!regval1_DL[15]),
	.dataf(!regval1_DL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'hA820109846020145;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N56
dffeas \regval1_DL[13]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[13]_OTERM389 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[13]~_Duplicate_38 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[13]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[13]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \sxtimm_DL[13]~DUPLICATE_q  & ( !\regval1_DL[13]~_Duplicate_38  $ (((!\aluimm_DL~_Duplicate_2  & !\regval2_DL[13]~_Duplicate_37 ))) ) ) # ( !\sxtimm_DL[13]~DUPLICATE_q  & ( !\regval1_DL[13]~_Duplicate_38  $ 
// (((!\regval2_DL[13]~_Duplicate_37 ) # (\aluimm_DL~_Duplicate_2 ))) ) )

	.dataa(!\aluimm_DL~_Duplicate_2 ),
	.datab(gnd),
	.datac(!\regval2_DL[13]~_Duplicate_37 ),
	.datad(!\regval1_DL[13]~_Duplicate_38 ),
	.datae(gnd),
	.dataf(!\sxtimm_DL[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \sxtimm_DL[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[11]_OTERM735 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_DL[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[11] .is_wysiwyg = "true";
defparam \sxtimm_DL[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \Equal0~3_RESYN1052 (
// Equation(s):
// \Equal0~3_RESYN1052_BDD1053  = ( \regval2_DL[10]~DUPLICATE_q  & ( (!\aluimm_DL~q ) # (sxtimm_DL[11]) ) ) # ( !\regval2_DL[10]~DUPLICATE_q  & ( (sxtimm_DL[11] & \aluimm_DL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_DL[11]),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!\regval2_DL[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_RESYN1052_BDD1053 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3_RESYN1052 .extended_lut = "off";
defparam \Equal0~3_RESYN1052 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Equal0~3_RESYN1052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \regval1_DL[10]~DUPLICATE_q  & ( \Equal0~3_RESYN1052_BDD1053  & ( (!\aluimm_DL~_Duplicate_8  & (!\regval1_DL[11]~DUPLICATE_q  $ (((\regval2_DL[11]~DUPLICATE_q ))))) # (\aluimm_DL~_Duplicate_8  & (\regval1_DL[11]~DUPLICATE_q  & 
// (\sxtimm_DL[10]~_Duplicate_22 ))) ) ) ) # ( !\regval1_DL[10]~DUPLICATE_q  & ( \Equal0~3_RESYN1052_BDD1053  & ( (\regval1_DL[11]~DUPLICATE_q  & (!\sxtimm_DL[10]~_Duplicate_22  & \aluimm_DL~_Duplicate_8 )) ) ) ) # ( \regval1_DL[10]~DUPLICATE_q  & ( 
// !\Equal0~3_RESYN1052_BDD1053  & ( (!\regval1_DL[11]~DUPLICATE_q  & (\sxtimm_DL[10]~_Duplicate_22  & \aluimm_DL~_Duplicate_8 )) ) ) ) # ( !\regval1_DL[10]~DUPLICATE_q  & ( !\Equal0~3_RESYN1052_BDD1053  & ( (!\aluimm_DL~_Duplicate_8  & 
// (!\regval1_DL[11]~DUPLICATE_q  $ (((\regval2_DL[11]~DUPLICATE_q ))))) # (\aluimm_DL~_Duplicate_8  & (!\regval1_DL[11]~DUPLICATE_q  & (!\sxtimm_DL[10]~_Duplicate_22 ))) ) ) )

	.dataa(!\regval1_DL[11]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[10]~_Duplicate_22 ),
	.datac(!\regval2_DL[11]~DUPLICATE_q ),
	.datad(!\aluimm_DL~_Duplicate_8 ),
	.datae(!\regval1_DL[10]~DUPLICATE_q ),
	.dataf(!\Equal0~3_RESYN1052_BDD1053 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hA58800220044A511;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N41
dffeas \regval1_DL[16]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[16]_OTERM380 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[16]~_Duplicate_36 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[16]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \sxtimm_DL[15]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_17 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N50
dffeas \aluimm_DL~_Duplicate_3 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_3 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N15
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \sxtimm_DL[15]~_Duplicate_17  & ( \aluimm_DL~_Duplicate_4  & ( (\regval1_DL[18]~_Duplicate_35  & \regval1_DL[19]~DUPLICATE_q ) ) ) ) # ( !\sxtimm_DL[15]~_Duplicate_17  & ( \aluimm_DL~_Duplicate_4  & ( 
// (!\regval1_DL[18]~_Duplicate_35  & !\regval1_DL[19]~DUPLICATE_q ) ) ) ) # ( \sxtimm_DL[15]~_Duplicate_17  & ( !\aluimm_DL~_Duplicate_4  & ( (!\regval1_DL[18]~_Duplicate_35  & (!regval2_DL[18] & (!\regval1_DL[19]~DUPLICATE_q  $ (regval2_DL[19])))) # 
// (\regval1_DL[18]~_Duplicate_35  & (regval2_DL[18] & (!\regval1_DL[19]~DUPLICATE_q  $ (regval2_DL[19])))) ) ) ) # ( !\sxtimm_DL[15]~_Duplicate_17  & ( !\aluimm_DL~_Duplicate_4  & ( (!\regval1_DL[18]~_Duplicate_35  & (!regval2_DL[18] & 
// (!\regval1_DL[19]~DUPLICATE_q  $ (regval2_DL[19])))) # (\regval1_DL[18]~_Duplicate_35  & (regval2_DL[18] & (!\regval1_DL[19]~DUPLICATE_q  $ (regval2_DL[19])))) ) ) )

	.dataa(!\regval1_DL[18]~_Duplicate_35 ),
	.datab(!regval2_DL[18]),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!regval2_DL[19]),
	.datae(!\sxtimm_DL[15]~_Duplicate_17 ),
	.dataf(!\aluimm_DL~_Duplicate_4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h90099009A0A00505;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \regval1_DL[20]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[20]_OTERM368 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[20]~_Duplicate_33 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[20]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[20]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N47
dffeas \regval1_DL[21]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[21]_OTERM365 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[21]~_Duplicate_34 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[21]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[21]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \regval1_DL[21]~_Duplicate_34  & ( sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & (\regval2_DL[21]~_Duplicate_34  & (!\regval2_DL[20]~_Duplicate_35  $ (\regval1_DL[20]~_Duplicate_33 )))) # (\aluimm_DL~_Duplicate_2  & 
// (((\regval1_DL[20]~_Duplicate_33 )))) ) ) ) # ( !\regval1_DL[21]~_Duplicate_34  & ( sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & (!\regval2_DL[21]~_Duplicate_34  & (!\regval2_DL[20]~_Duplicate_35  $ (\regval1_DL[20]~_Duplicate_33 )))) ) ) ) # ( 
// \regval1_DL[21]~_Duplicate_34  & ( !sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & (\regval2_DL[21]~_Duplicate_34  & (!\regval2_DL[20]~_Duplicate_35  $ (\regval1_DL[20]~_Duplicate_33 )))) ) ) ) # ( !\regval1_DL[21]~_Duplicate_34  & ( !sxtimm_DL[15] & ( 
// (!\aluimm_DL~_Duplicate_2  & (!\regval2_DL[21]~_Duplicate_34  & (!\regval2_DL[20]~_Duplicate_35  $ (\regval1_DL[20]~_Duplicate_33 )))) # (\aluimm_DL~_Duplicate_2  & (((!\regval1_DL[20]~_Duplicate_33 )))) ) ) )

	.dataa(!\aluimm_DL~_Duplicate_2 ),
	.datab(!\regval2_DL[20]~_Duplicate_35 ),
	.datac(!\regval2_DL[21]~_Duplicate_34 ),
	.datad(!\regval1_DL[20]~_Duplicate_33 ),
	.datae(!\regval1_DL[21]~_Duplicate_34 ),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hD520080280200857;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N51
cyclonev_lcell_comb \aluin2_A[16]~16_Duplicate (
// Equation(s):
// \aluin2_A[16]~16_Duplicate_33  = ( \regval2_DL[16]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_6DUPLICATE_q ) # (\sxtimm_DL[15]~_Duplicate_19 ) ) ) # ( !\regval2_DL[16]~DUPLICATE_q  & ( (\sxtimm_DL[15]~_Duplicate_19  & \aluimm_DL~_Duplicate_6DUPLICATE_q ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sxtimm_DL[15]~_Duplicate_19 ),
	.datad(!\aluimm_DL~_Duplicate_6DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~16_Duplicate_33 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~16_Duplicate .extended_lut = "off";
defparam \aluin2_A[16]~16_Duplicate .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[16]~16_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~0_combout  & ( \aluin2_A[16]~16_Duplicate_33  & ( (\regval1_DL[16]~_Duplicate_36  & (\LessThan1~1_combout  & (!\aluin2_A[17]~17_combout  $ (regval1_DL[17])))) ) ) ) # ( \LessThan1~0_combout  & ( 
// !\aluin2_A[16]~16_Duplicate_33  & ( (!\regval1_DL[16]~_Duplicate_36  & (\LessThan1~1_combout  & (!\aluin2_A[17]~17_combout  $ (regval1_DL[17])))) ) ) )

	.dataa(!\aluin2_A[17]~17_combout ),
	.datab(!\regval1_DL[16]~_Duplicate_36 ),
	.datac(!regval1_DL[17]),
	.datad(!\LessThan1~1_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\aluin2_A[16]~16_Duplicate_33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0000008400000021;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \LessThan1~2_combout  & ( (!\aluout_A~0_combout  & (\Equal0~2_combout  & (!\aluout_A~1_combout  & \Equal0~3_combout ))) ) )

	.dataa(!\aluout_A~0_combout ),
	.datab(!\Equal0~2_combout ),
	.datac(!\aluout_A~1_combout ),
	.datad(!\Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000000200020;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \regval1_DL[9]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[9]_OTERM401 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[9]~_Duplicate_45 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[9]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[9]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \regval2_DL[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[9]_OTERM443 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[9] .is_wysiwyg = "true";
defparam \regval2_DL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N33
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( sxtimm_DL[9] & ( !\regval1_DL[9]~_Duplicate_45  $ (((!\aluimm_DL~_Duplicate_14  & !regval2_DL[9]))) ) ) # ( !sxtimm_DL[9] & ( !\regval1_DL[9]~_Duplicate_45  $ (((!regval2_DL[9]) # (\aluimm_DL~_Duplicate_14 ))) ) )

	.dataa(!\aluimm_DL~_Duplicate_14 ),
	.datab(gnd),
	.datac(!\regval1_DL[9]~_Duplicate_45 ),
	.datad(!regval2_DL[9]),
	.datae(gnd),
	.dataf(!sxtimm_DL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0FA50FA55AF05AF0;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( \sxtimm_DL[8]~DUPLICATE_q  & ( !\regval1_DL[8]~DUPLICATE_q  $ (((!regval2_DL[8] & !\aluimm_DL~_Duplicate_14 ))) ) ) # ( !\sxtimm_DL[8]~DUPLICATE_q  & ( !\regval1_DL[8]~DUPLICATE_q  $ (((!regval2_DL[8]) # (\aluimm_DL~_Duplicate_14 
// ))) ) )

	.dataa(gnd),
	.datab(!regval2_DL[8]),
	.datac(!\aluimm_DL~_Duplicate_14 ),
	.datad(!\regval1_DL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sxtimm_DL[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h30CF30CF3FC03FC0;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( !\aluout_A~3_combout  & ( !\aluout_A~2_combout  & ( (!\aluin2_A[7]~9_combout  & (!\regval1_DL[7]~DUPLICATE_q  & (!regval1_DL[6] $ (\aluin2_A[6]~15_combout )))) # (\aluin2_A[7]~9_combout  & (\regval1_DL[7]~DUPLICATE_q  & 
// (!regval1_DL[6] $ (\aluin2_A[6]~15_combout )))) ) ) )

	.dataa(!\aluin2_A[7]~9_combout ),
	.datab(!regval1_DL[6]),
	.datac(!\regval1_DL[7]~DUPLICATE_q ),
	.datad(!\aluin2_A[6]~15_combout ),
	.datae(!\aluout_A~3_combout ),
	.dataf(!\aluout_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h8421000000000000;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N28
dffeas \regval2_DL[23]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[23]_OTERM470 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[23]~_Duplicate_46 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[23]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[23]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \regval2_DL[24]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[24]_OTERM473 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[24]~_Duplicate_45 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[24]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[24]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N20
dffeas \sxtimm_DL[15]~_Duplicate_28 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_29 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate_28 .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate_28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N50
dffeas \aluimm_DL~_Duplicate_21 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_21 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( regval1_DL[23] & ( \aluimm_DL~_Duplicate_22  & ( (regval1_DL[24] & \sxtimm_DL[15]~_Duplicate_29 ) ) ) ) # ( !regval1_DL[23] & ( \aluimm_DL~_Duplicate_22  & ( (!regval1_DL[24] & !\sxtimm_DL[15]~_Duplicate_29 ) ) ) ) # ( 
// regval1_DL[23] & ( !\aluimm_DL~_Duplicate_22  & ( (\regval2_DL[23]~_Duplicate_46  & (!regval1_DL[24] $ (\regval2_DL[24]~_Duplicate_45 ))) ) ) ) # ( !regval1_DL[23] & ( !\aluimm_DL~_Duplicate_22  & ( (!\regval2_DL[23]~_Duplicate_46  & (!regval1_DL[24] $ 
// (\regval2_DL[24]~_Duplicate_45 ))) ) ) )

	.dataa(!regval1_DL[24]),
	.datab(!\regval2_DL[23]~_Duplicate_46 ),
	.datac(!\regval2_DL[24]~_Duplicate_45 ),
	.datad(!\sxtimm_DL[15]~_Duplicate_29 ),
	.datae(!regval1_DL[23]),
	.dataf(!\aluimm_DL~_Duplicate_22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h84842121AA000055;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N53
dffeas \regval2_DL[26]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[26]_OTERM476 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[26]~_Duplicate_47 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[26]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[26]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N26
dffeas \regval1_DL[26]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[26]_OTERM338 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[26]~_Duplicate_49 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[26]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[26]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( regval1_DL[25] & ( \regval2_DL[25]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (!\regval2_DL[26]~_Duplicate_47  $ (((\regval1_DL[26]~_Duplicate_49 ))))) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  & 
// (((\sxtimm_DL[15]~_Duplicate_31  & \regval1_DL[26]~_Duplicate_49 )))) ) ) ) # ( !regval1_DL[25] & ( \regval2_DL[25]~DUPLICATE_q  & ( (!\sxtimm_DL[15]~_Duplicate_31  & (!\regval1_DL[26]~_Duplicate_49  & \aluimm_DL~_Duplicate_24DUPLICATE_q )) ) ) ) # ( 
// regval1_DL[25] & ( !\regval2_DL[25]~DUPLICATE_q  & ( (\sxtimm_DL[15]~_Duplicate_31  & (\regval1_DL[26]~_Duplicate_49  & \aluimm_DL~_Duplicate_24DUPLICATE_q )) ) ) ) # ( !regval1_DL[25] & ( !\regval2_DL[25]~DUPLICATE_q  & ( 
// (!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (!\regval2_DL[26]~_Duplicate_47  $ (((\regval1_DL[26]~_Duplicate_49 ))))) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  & (((!\sxtimm_DL[15]~_Duplicate_31  & !\regval1_DL[26]~_Duplicate_49 )))) ) ) )

	.dataa(!\regval2_DL[26]~_Duplicate_47 ),
	.datab(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datac(!\regval1_DL[26]~_Duplicate_49 ),
	.datad(!\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.datae(!regval1_DL[25]),
	.dataf(!\regval2_DL[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'hA5C0000300C0A503;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N35
dffeas \regval1_DL[27]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[27]_OTERM335 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[27]~_Duplicate_47 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[27]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[27]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \regval1_DL[28]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[28]_OTERM353 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[28]~_Duplicate_48 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[28]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[28]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \aluimm_DL~_Duplicate_24  & ( regval2_DL[27] & ( (!\regval1_DL[27]~_Duplicate_47  & (!\regval1_DL[28]~_Duplicate_48  & !\sxtimm_DL[15]~_Duplicate_31 )) # (\regval1_DL[27]~_Duplicate_47  & (\regval1_DL[28]~_Duplicate_48  & 
// \sxtimm_DL[15]~_Duplicate_31 )) ) ) ) # ( !\aluimm_DL~_Duplicate_24  & ( regval2_DL[27] & ( (\regval1_DL[27]~_Duplicate_47  & (!\regval1_DL[28]~_Duplicate_48  $ (regval2_DL[28]))) ) ) ) # ( \aluimm_DL~_Duplicate_24  & ( !regval2_DL[27] & ( 
// (!\regval1_DL[27]~_Duplicate_47  & (!\regval1_DL[28]~_Duplicate_48  & !\sxtimm_DL[15]~_Duplicate_31 )) # (\regval1_DL[27]~_Duplicate_47  & (\regval1_DL[28]~_Duplicate_48  & \sxtimm_DL[15]~_Duplicate_31 )) ) ) ) # ( !\aluimm_DL~_Duplicate_24  & ( 
// !regval2_DL[27] & ( (!\regval1_DL[27]~_Duplicate_47  & (!\regval1_DL[28]~_Duplicate_48  $ (regval2_DL[28]))) ) ) )

	.dataa(!\regval1_DL[27]~_Duplicate_47 ),
	.datab(!\regval1_DL[28]~_Duplicate_48 ),
	.datac(!regval2_DL[28]),
	.datad(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datae(!\aluimm_DL~_Duplicate_24 ),
	.dataf(!regval2_DL[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h8282881141418811;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N3
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \LessThan1~3_combout  & ( (\LessThan1~4_combout  & (\Equal0~5_combout  & !\Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0000000003000300;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N10
dffeas \sxtimm_DL[2]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[2]_OTERM751 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[2]~_Duplicate_25 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[2]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[2]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \aluout_A~4 (
// Equation(s):
// \aluout_A~4_combout  = ( regval1_DL[2] & ( (!\aluimm_DL~_Duplicate_18DUPLICATE_q  & (!regval2_DL[2])) # (\aluimm_DL~_Duplicate_18DUPLICATE_q  & ((!\sxtimm_DL[2]~_Duplicate_25 ))) ) ) # ( !regval1_DL[2] & ( (!\aluimm_DL~_Duplicate_18DUPLICATE_q  & 
// (regval2_DL[2])) # (\aluimm_DL~_Duplicate_18DUPLICATE_q  & ((\sxtimm_DL[2]~_Duplicate_25 ))) ) )

	.dataa(!\aluimm_DL~_Duplicate_18DUPLICATE_q ),
	.datab(!regval2_DL[2]),
	.datac(!\sxtimm_DL[2]~_Duplicate_25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_DL[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~4 .extended_lut = "off";
defparam \aluout_A~4 .lut_mask = 64'h27272727D8D8D8D8;
defparam \aluout_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N59
dffeas \regval1_DL[3]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[3]_OTERM518 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[3]~_Duplicate_46 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[3]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[3]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N41
dffeas \sxtimm_DL[3]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[3]_OTERM749 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[3]~_Duplicate_24 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[3]~_Duplicate .is_wysiwyg = "true";
defparam \sxtimm_DL[3]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N3
cyclonev_lcell_comb \aluout_A~5 (
// Equation(s):
// \aluout_A~5_combout  = ( \regval2_DL[3]~_Duplicate_42  & ( !\regval1_DL[3]~_Duplicate_46  $ (((!\sxtimm_DL[3]~_Duplicate_24  & \aluimm_DL~_Duplicate_18DUPLICATE_q ))) ) ) # ( !\regval2_DL[3]~_Duplicate_42  & ( !\regval1_DL[3]~_Duplicate_46  $ 
// (((!\sxtimm_DL[3]~_Duplicate_24 ) # (!\aluimm_DL~_Duplicate_18DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\regval1_DL[3]~_Duplicate_46 ),
	.datac(!\sxtimm_DL[3]~_Duplicate_24 ),
	.datad(!\aluimm_DL~_Duplicate_18DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_DL[3]~_Duplicate_42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~5 .extended_lut = "off";
defparam \aluout_A~5 .lut_mask = 64'h333C333CCC3CCC3C;
defparam \aluout_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \Equal0~11_Duplicate (
// Equation(s):
// \Equal0~11_Duplicate_14  = ( !\aluout_A~5_combout  & ( \aluin2_A[0]~0_combout  & ( (regval1_DL[0] & (!\aluout_A~4_combout  & (!\aluin2_A[1]~1_combout  $ (\regval1_DL[1]~DUPLICATE_q )))) ) ) ) # ( !\aluout_A~5_combout  & ( !\aluin2_A[0]~0_combout  & ( 
// (!regval1_DL[0] & (!\aluout_A~4_combout  & (!\aluin2_A[1]~1_combout  $ (\regval1_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[0]),
	.datac(!\aluout_A~4_combout ),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\aluout_A~5_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_Duplicate_14 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11_Duplicate .extended_lut = "off";
defparam \Equal0~11_Duplicate .lut_mask = 64'h8040000020100000;
defparam \Equal0~11_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \regval1_DL[31]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[31]_OTERM356 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[31]~_Duplicate_53 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[31]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[31]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N52
dffeas \regval1_DL[29]~_Duplicate_52DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[29]_OTERM350 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[29]~_Duplicate_52DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[29]~_Duplicate_52DUPLICATE .is_wysiwyg = "true";
defparam \regval1_DL[29]~_Duplicate_52DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \regval1_DL[30] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[30]_OTERM347 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_DL[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[30] .is_wysiwyg = "true";
defparam \regval1_DL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N57
cyclonev_lcell_comb \Equal0~10_RESYN1040 (
// Equation(s):
// \Equal0~10_RESYN1040_BDD1041  = ( regval1_DL[30] & ( \regval2_DL[30]~DUPLICATE_q  & ( (!\regval2_DL[29]~_Duplicate_52  & (!\regval1_DL[29]~_Duplicate_52DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  $ (\regval1_DL[31]~_Duplicate_53 )))) # 
// (\regval2_DL[29]~_Duplicate_52  & (\regval1_DL[29]~_Duplicate_52DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  $ (\regval1_DL[31]~_Duplicate_53 )))) ) ) ) # ( !regval1_DL[30] & ( !\regval2_DL[30]~DUPLICATE_q  & ( (!\regval2_DL[29]~_Duplicate_52  & 
// (!\regval1_DL[29]~_Duplicate_52DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  $ (\regval1_DL[31]~_Duplicate_53 )))) # (\regval2_DL[29]~_Duplicate_52  & (\regval1_DL[29]~_Duplicate_52DUPLICATE_q  & (!\regval2_DL[31]~DUPLICATE_q  $ 
// (\regval1_DL[31]~_Duplicate_53 )))) ) ) )

	.dataa(!\regval2_DL[29]~_Duplicate_52 ),
	.datab(!\regval1_DL[29]~_Duplicate_52DUPLICATE_q ),
	.datac(!\regval2_DL[31]~DUPLICATE_q ),
	.datad(!\regval1_DL[31]~_Duplicate_53 ),
	.datae(!regval1_DL[30]),
	.dataf(!\regval2_DL[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_RESYN1040_BDD1041 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10_RESYN1040 .extended_lut = "off";
defparam \Equal0~10_RESYN1040 .lut_mask = 64'h9009000000009009;
defparam \Equal0~10_RESYN1040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \regval1_DL[31]~_Duplicate_53  & ( \Equal0~10_RESYN1040_BDD1041  & ( (!\aluimm_DL~q ) # ((\regval1_DL[29]~_Duplicate_52  & (sxtimm_DL[15] & \regval1_DL[30]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[31]~_Duplicate_53  & ( 
// \Equal0~10_RESYN1040_BDD1041  & ( (!\aluimm_DL~q ) # ((!\regval1_DL[29]~_Duplicate_52  & (!sxtimm_DL[15] & !\regval1_DL[30]~DUPLICATE_q ))) ) ) ) # ( \regval1_DL[31]~_Duplicate_53  & ( !\Equal0~10_RESYN1040_BDD1041  & ( (\regval1_DL[29]~_Duplicate_52  & 
// (\aluimm_DL~q  & (sxtimm_DL[15] & \regval1_DL[30]~DUPLICATE_q ))) ) ) ) # ( !\regval1_DL[31]~_Duplicate_53  & ( !\Equal0~10_RESYN1040_BDD1041  & ( (!\regval1_DL[29]~_Duplicate_52  & (\aluimm_DL~q  & (!sxtimm_DL[15] & !\regval1_DL[30]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_DL[29]~_Duplicate_52 ),
	.datab(!\aluimm_DL~q ),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval1_DL[30]~DUPLICATE_q ),
	.datae(!\regval1_DL[31]~_Duplicate_53 ),
	.dataf(!\Equal0~10_RESYN1040_BDD1041 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h20000001ECCCCCCD;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N22
dffeas \sxtimm_DL[5]~_Duplicate_27DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[5]_OTERM737 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[5]~_Duplicate_27DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[5]~_Duplicate_27DUPLICATE .is_wysiwyg = "true";
defparam \sxtimm_DL[5]~_Duplicate_27DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N3
cyclonev_lcell_comb \Equal0~8_RESYN1054 (
// Equation(s):
// \Equal0~8_RESYN1054_BDD1055  = ( sxtimm_DL[4] & ( (\aluimm_DL~q ) # (\regval2_DL[4]~_Duplicate_43 ) ) ) # ( !sxtimm_DL[4] & ( (\regval2_DL[4]~_Duplicate_43  & !\aluimm_DL~q ) ) )

	.dataa(!\regval2_DL[4]~_Duplicate_43 ),
	.datab(!\aluimm_DL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sxtimm_DL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_RESYN1054_BDD1055 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8_RESYN1054 .extended_lut = "off";
defparam \Equal0~8_RESYN1054 .lut_mask = 64'h4444444477777777;
defparam \Equal0~8_RESYN1054 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \Equal0~8_Duplicate (
// Equation(s):
// \Equal0~8_Duplicate_15  = ( \sxtimm_DL[5]~_Duplicate_27DUPLICATE_q  & ( \Equal0~8_RESYN1054_BDD1055  & ( (\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\aluimm_DL~_Duplicate_6 ) # (\regval2_DL[5]~DUPLICATE_q ))))) ) ) ) # ( 
// !\sxtimm_DL[5]~_Duplicate_27DUPLICATE_q  & ( \Equal0~8_RESYN1054_BDD1055  & ( (\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\regval2_DL[5]~DUPLICATE_q  & !\aluimm_DL~_Duplicate_6 ))))) ) ) ) # ( \sxtimm_DL[5]~_Duplicate_27DUPLICATE_q  & ( 
// !\Equal0~8_RESYN1054_BDD1055  & ( (!\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\aluimm_DL~_Duplicate_6 ) # (\regval2_DL[5]~DUPLICATE_q ))))) ) ) ) # ( !\sxtimm_DL[5]~_Duplicate_27DUPLICATE_q  & ( !\Equal0~8_RESYN1054_BDD1055  & ( 
// (!\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\regval2_DL[5]~DUPLICATE_q  & !\aluimm_DL~_Duplicate_6 ))))) ) ) )

	.dataa(!\regval1_DL[4]~DUPLICATE_q ),
	.datab(!regval1_DL[5]),
	.datac(!\regval2_DL[5]~DUPLICATE_q ),
	.datad(!\aluimm_DL~_Duplicate_6 ),
	.datae(!\sxtimm_DL[5]~_Duplicate_27DUPLICATE_q ),
	.dataf(!\Equal0~8_RESYN1054_BDD1055 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_Duplicate_15 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8_Duplicate .extended_lut = "off";
defparam \Equal0~8_Duplicate .lut_mask = 64'h8288822241444111;
defparam \Equal0~8_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = ( \Equal0~8_Duplicate_15  & ( (\Equal0~7_combout  & (\Equal0~6_combout  & (\Equal0~11_Duplicate_14  & \Equal0~10_combout ))) ) )

	.dataa(!\Equal0~7_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~11_Duplicate_14 ),
	.datad(!\Equal0~10_combout ),
	.datae(gnd),
	.dataf(!\Equal0~8_Duplicate_15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~12 .extended_lut = "off";
defparam \Equal0~12 .lut_mask = 64'h0000000000010001;
defparam \Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \Selector46~15 (
// Equation(s):
// \Selector46~15_combout  = ( \Equal0~12_combout  & ( (!\Selector46~14_combout  & ((!\alufunc_DL[0]~DUPLICATE_q  & ((!\Equal0~4_combout ) # (\alufunc_DL[1]~DUPLICATE_q ))) # (\alufunc_DL[0]~DUPLICATE_q  & ((!\alufunc_DL[1]~DUPLICATE_q ) # (\Equal0~4_combout 
// ))))) ) ) # ( !\Equal0~12_combout  & ( (!\Selector46~14_combout  & ((!\alufunc_DL[0]~DUPLICATE_q ) # (!\alufunc_DL[1]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_DL[0]~DUPLICATE_q ),
	.datab(!\alufunc_DL[1]~DUPLICATE_q ),
	.datac(!\Selector46~14_combout ),
	.datad(!\Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~15 .extended_lut = "off";
defparam \Selector46~15 .lut_mask = 64'hE0E0E0E0E070E070;
defparam \Selector46~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluin2_A[8]~8_combout  & ( (!\regval1_DL[9]~_Duplicate_45DUPLICATE_q  & ((!\regval1_DL[8]~DUPLICATE_q ) # (\aluin2_A[9]~7_combout ))) # (\regval1_DL[9]~_Duplicate_45DUPLICATE_q  & (\aluin2_A[9]~7_combout  & 
// !\regval1_DL[8]~DUPLICATE_q )) ) ) # ( !\aluin2_A[8]~8_combout  & ( (!\regval1_DL[9]~_Duplicate_45DUPLICATE_q  & \aluin2_A[9]~7_combout ) ) )

	.dataa(!\regval1_DL[9]~_Duplicate_45DUPLICATE_q ),
	.datab(!\aluin2_A[9]~7_combout ),
	.datac(!\regval1_DL[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h22222222B2B2B2B2;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N45
cyclonev_lcell_comb \LessThan0~14_RESYN1038 (
// Equation(s):
// \LessThan0~14_RESYN1038_BDD1039  = ( regval2_DL[23] & ( \regval1_DL[24]~DUPLICATE_q  & ( (regval2_DL[24] & ((!regval1_DL[23]) # ((regval2_DL[22] & !regval1_DL[22])))) ) ) ) # ( !regval2_DL[23] & ( \regval1_DL[24]~DUPLICATE_q  & ( (regval2_DL[22] & 
// (!regval1_DL[23] & (regval2_DL[24] & !regval1_DL[22]))) ) ) ) # ( regval2_DL[23] & ( !\regval1_DL[24]~DUPLICATE_q  & ( (!regval1_DL[23]) # (((regval2_DL[22] & !regval1_DL[22])) # (regval2_DL[24])) ) ) ) # ( !regval2_DL[23] & ( !\regval1_DL[24]~DUPLICATE_q 
//  & ( ((regval2_DL[22] & (!regval1_DL[23] & !regval1_DL[22]))) # (regval2_DL[24]) ) ) )

	.dataa(!regval2_DL[22]),
	.datab(!regval1_DL[23]),
	.datac(!regval2_DL[24]),
	.datad(!regval1_DL[22]),
	.datae(!regval2_DL[23]),
	.dataf(!\regval1_DL[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_RESYN1038_BDD1039 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14_RESYN1038 .extended_lut = "off";
defparam \LessThan0~14_RESYN1038 .lut_mask = 64'h4F0FDFCF04000D0C;
defparam \LessThan0~14_RESYN1038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \LessThan0~14_RESYN1038_BDD1039  & ( regval1_DL[22] & ( (!\regval1_DL[24]~DUPLICATE_q  & (((!\aluimm_DL~_Duplicate_24DUPLICATE_q )) # (\sxtimm_DL[15]~_Duplicate_31 ))) # (\regval1_DL[24]~DUPLICATE_q  & 
// (!\regval1_DL[23]~DUPLICATE_q  & ((!\aluimm_DL~_Duplicate_24DUPLICATE_q ) # (\sxtimm_DL[15]~_Duplicate_31 )))) ) ) ) # ( !\LessThan0~14_RESYN1038_BDD1039  & ( regval1_DL[22] & ( (\sxtimm_DL[15]~_Duplicate_31  & (\aluimm_DL~_Duplicate_24DUPLICATE_q  & 
// ((!\regval1_DL[24]~DUPLICATE_q ) # (!\regval1_DL[23]~DUPLICATE_q )))) ) ) ) # ( \LessThan0~14_RESYN1038_BDD1039  & ( !regval1_DL[22] & ( (!\aluimm_DL~_Duplicate_24DUPLICATE_q ) # (\sxtimm_DL[15]~_Duplicate_31 ) ) ) ) # ( !\LessThan0~14_RESYN1038_BDD1039  
// & ( !regval1_DL[22] & ( (\sxtimm_DL[15]~_Duplicate_31  & \aluimm_DL~_Duplicate_24DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[24]~DUPLICATE_q ),
	.datab(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datac(!\regval1_DL[23]~DUPLICATE_q ),
	.datad(!\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.datae(!\LessThan0~14_RESYN1038_BDD1039 ),
	.dataf(!regval1_DL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0033FF330032FA32;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N27
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( regval1_DL[25] & ( \regval2_DL[25]~DUPLICATE_q  & ( (!\regval1_DL[26]~_Duplicate_49  & ((!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (\regval2_DL[26]~_Duplicate_47 )) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  & 
// ((\sxtimm_DL[15]~_Duplicate_31 ))))) ) ) ) # ( !regval1_DL[25] & ( \regval2_DL[25]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (((!\regval1_DL[26]~_Duplicate_49 )) # (\regval2_DL[26]~_Duplicate_47 ))) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  
// & (((\sxtimm_DL[15]~_Duplicate_31 )))) ) ) ) # ( regval1_DL[25] & ( !\regval2_DL[25]~DUPLICATE_q  & ( (!\regval1_DL[26]~_Duplicate_49  & ((!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (\regval2_DL[26]~_Duplicate_47 )) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  & 
// ((\sxtimm_DL[15]~_Duplicate_31 ))))) ) ) ) # ( !regval1_DL[25] & ( !\regval2_DL[25]~DUPLICATE_q  & ( (!\aluimm_DL~_Duplicate_24DUPLICATE_q  & (\regval2_DL[26]~_Duplicate_47  & ((!\regval1_DL[26]~_Duplicate_49 )))) # (\aluimm_DL~_Duplicate_24DUPLICATE_q  & 
// (((\sxtimm_DL[15]~_Duplicate_31 )))) ) ) )

	.dataa(!\regval2_DL[26]~_Duplicate_47 ),
	.datab(!\aluimm_DL~_Duplicate_24DUPLICATE_q ),
	.datac(!\sxtimm_DL[15]~_Duplicate_31 ),
	.datad(!\regval1_DL[26]~_Duplicate_49 ),
	.datae(!regval1_DL[25]),
	.dataf(!\regval2_DL[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h47034700CF474700;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N4
dffeas \aluimm_DL~_Duplicate_25 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_26 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_25 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \aluin2_A[27]~31_Duplicate (
// Equation(s):
// \aluin2_A[27]~31_Duplicate_34  = ( \aluimm_DL~_Duplicate_26  & ( sxtimm_DL[15] ) ) # ( !\aluimm_DL~_Duplicate_26  & ( regval2_DL[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_DL[27]),
	.datad(!sxtimm_DL[15]),
	.datae(gnd),
	.dataf(!\aluimm_DL~_Duplicate_26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~31_Duplicate_34 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~31_Duplicate .extended_lut = "off";
defparam \aluin2_A[27]~31_Duplicate .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[27]~31_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \aluin2_A[28]~5_combout  & ( (!\regval1_DL[28]~_Duplicate_48 ) # ((!\regval1_DL[27]~_Duplicate_47  & ((\aluin2_A[27]~31_Duplicate_34 ) # (\LessThan0~15_combout ))) # (\regval1_DL[27]~_Duplicate_47  & (\LessThan0~15_combout  & 
// \aluin2_A[27]~31_Duplicate_34 ))) ) ) # ( !\aluin2_A[28]~5_combout  & ( (!\regval1_DL[28]~_Duplicate_48  & ((!\regval1_DL[27]~_Duplicate_47  & ((\aluin2_A[27]~31_Duplicate_34 ) # (\LessThan0~15_combout ))) # (\regval1_DL[27]~_Duplicate_47  & 
// (\LessThan0~15_combout  & \aluin2_A[27]~31_Duplicate_34 )))) ) )

	.dataa(!\regval1_DL[27]~_Duplicate_47 ),
	.datab(!\regval1_DL[28]~_Duplicate_48 ),
	.datac(!\LessThan0~15_combout ),
	.datad(!\aluin2_A[27]~31_Duplicate_34 ),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h088C088CCEEFCEEF;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \LessThan1~3_combout  & ( \Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h0000000033333333;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \Equal0~9_combout  & ( (!\LessThan0~14_combout  & !\LessThan0~16_combout ) ) ) # ( !\Equal0~9_combout  & ( !\LessThan0~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~14_combout ),
	.datad(!\LessThan0~16_combout ),
	.datae(gnd),
	.dataf(!\Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'hFF00FF00F000F000;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \regval2_DL[16]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[16]_OTERM464 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[16]~_Duplicate_40 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[16]~_Duplicate .is_wysiwyg = "true";
defparam \regval2_DL[16]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \regval1_DL[17]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[17]_OTERM377 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[17]~_Duplicate_41 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[17]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[17]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N56
dffeas \regval1_DL[16]~_Duplicate_39 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[16]_OTERM380 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[16]~_Duplicate_40 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[16]~_Duplicate_39 .is_wysiwyg = "true";
defparam \regval1_DL[16]~_Duplicate_39 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N47
dffeas \aluimm_DL~_Duplicate_11 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_12 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_11 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( regval2_DL[17] & ( \aluimm_DL~_Duplicate_12  & ( (sxtimm_DL[15] & ((!\regval1_DL[17]~_Duplicate_41 ) # (!\regval1_DL[16]~_Duplicate_40 ))) ) ) ) # ( !regval2_DL[17] & ( \aluimm_DL~_Duplicate_12  & ( (sxtimm_DL[15] & 
// ((!\regval1_DL[17]~_Duplicate_41 ) # (!\regval1_DL[16]~_Duplicate_40 ))) ) ) ) # ( regval2_DL[17] & ( !\aluimm_DL~_Duplicate_12  & ( (!\regval1_DL[17]~_Duplicate_41 ) # ((\regval2_DL[16]~_Duplicate_40  & !\regval1_DL[16]~_Duplicate_40 )) ) ) ) # ( 
// !regval2_DL[17] & ( !\aluimm_DL~_Duplicate_12  & ( (\regval2_DL[16]~_Duplicate_40  & (!\regval1_DL[17]~_Duplicate_41  & !\regval1_DL[16]~_Duplicate_40 )) ) ) )

	.dataa(!\regval2_DL[16]~_Duplicate_40 ),
	.datab(!\regval1_DL[17]~_Duplicate_41 ),
	.datac(!sxtimm_DL[15]),
	.datad(!\regval1_DL[16]~_Duplicate_40 ),
	.datae(!regval2_DL[17]),
	.dataf(!\aluimm_DL~_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h4400DDCC0F0C0F0C;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N41
dffeas \regval1_DL[18]~_Duplicate_42 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[18]_OTERM374 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[18]~_Duplicate_43 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[18]~_Duplicate_42 .is_wysiwyg = "true";
defparam \regval1_DL[18]~_Duplicate_42 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \regval1_DL[19]~_Duplicate (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_DL[19]_OTERM371 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_DL[19]~_Duplicate_44 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_DL[19]~_Duplicate .is_wysiwyg = "true";
defparam \regval1_DL[19]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N57
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \regval1_DL[19]~_Duplicate_44  & ( regval2_DL[18] & ( (!\regval1_DL[18]~_Duplicate_43  & ((!\aluimm_DL~_Duplicate_2  & (regval2_DL[19])) # (\aluimm_DL~_Duplicate_2  & ((sxtimm_DL[15]))))) ) ) ) # ( !\regval1_DL[19]~_Duplicate_44  
// & ( regval2_DL[18] & ( (!\aluimm_DL~_Duplicate_2  & (((!\regval1_DL[18]~_Duplicate_43 )) # (regval2_DL[19]))) # (\aluimm_DL~_Duplicate_2  & (((sxtimm_DL[15])))) ) ) ) # ( \regval1_DL[19]~_Duplicate_44  & ( !regval2_DL[18] & ( 
// (!\regval1_DL[18]~_Duplicate_43  & (\aluimm_DL~_Duplicate_2  & sxtimm_DL[15])) ) ) ) # ( !\regval1_DL[19]~_Duplicate_44  & ( !regval2_DL[18] & ( (!\aluimm_DL~_Duplicate_2  & (regval2_DL[19])) # (\aluimm_DL~_Duplicate_2  & ((sxtimm_DL[15]))) ) ) )

	.dataa(!regval2_DL[19]),
	.datab(!\regval1_DL[18]~_Duplicate_43 ),
	.datac(!\aluimm_DL~_Duplicate_2 ),
	.datad(!sxtimm_DL[15]),
	.datae(!\regval1_DL[19]~_Duplicate_44 ),
	.dataf(!regval2_DL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h505F000CD0DF404C;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \regval1_DL[21]~_Duplicate_34  & ( sxtimm_DL[15] & ( (!\regval1_DL[20]~_Duplicate_33  & (((\regval2_DL[20]~_Duplicate_35  & \regval2_DL[21]~_Duplicate_34 )) # (\aluimm_DL~_Duplicate_2 ))) ) ) ) # ( !\regval1_DL[21]~_Duplicate_34 
//  & ( sxtimm_DL[15] & ( (((\regval2_DL[20]~_Duplicate_35  & !\regval1_DL[20]~_Duplicate_33 )) # (\regval2_DL[21]~_Duplicate_34 )) # (\aluimm_DL~_Duplicate_2 ) ) ) ) # ( \regval1_DL[21]~_Duplicate_34  & ( !sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & 
// (\regval2_DL[20]~_Duplicate_35  & (!\regval1_DL[20]~_Duplicate_33  & \regval2_DL[21]~_Duplicate_34 ))) ) ) ) # ( !\regval1_DL[21]~_Duplicate_34  & ( !sxtimm_DL[15] & ( (!\aluimm_DL~_Duplicate_2  & (((\regval2_DL[20]~_Duplicate_35  & 
// !\regval1_DL[20]~_Duplicate_33 )) # (\regval2_DL[21]~_Duplicate_34 ))) ) ) )

	.dataa(!\aluimm_DL~_Duplicate_2 ),
	.datab(!\regval2_DL[20]~_Duplicate_35 ),
	.datac(!\regval1_DL[20]~_Duplicate_33 ),
	.datad(!\regval2_DL[21]~_Duplicate_34 ),
	.datae(!\regval1_DL[21]~_Duplicate_34 ),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h20AA002075FF5070;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan0~9_combout  & ( !\LessThan0~11_combout  & ( !\LessThan1~0_combout  ) ) ) # ( !\LessThan0~9_combout  & ( !\LessThan0~11_combout  & ( (!\LessThan1~1_combout ) # ((!\LessThan0~10_combout ) # (!\LessThan1~0_combout )) ) ) 
// )

	.dataa(!\LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\LessThan0~10_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\LessThan0~9_combout ),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'hFFFAFF0000000000;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \aluin2_A[14]~12_combout  & ( \aluin2_A[15]~11_combout  & ( (!\regval1_DL[14]~DUPLICATE_q ) # (!\regval1_DL[15]~DUPLICATE_q ) ) ) ) # ( !\aluin2_A[14]~12_combout  & ( \aluin2_A[15]~11_combout  & ( !\regval1_DL[15]~DUPLICATE_q  ) 
// ) ) # ( \aluin2_A[14]~12_combout  & ( !\aluin2_A[15]~11_combout  & ( (!\regval1_DL[14]~DUPLICATE_q  & !\regval1_DL[15]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_DL[15]~DUPLICATE_q ),
	.datae(!\aluin2_A[14]~12_combout ),
	.dataf(!\aluin2_A[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0000AA00FF00FFAA;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( !\aluout_A~0_combout  & ( \aluin2_A[11]~29_combout  & ( (!\aluout_A~1_combout  & ((!regval1_DL[11]) # ((!\regval1_DL[10]~DUPLICATE_q  & \aluin2_A[10]~6_combout )))) ) ) ) # ( !\aluout_A~0_combout  & ( !\aluin2_A[11]~29_combout  & 
// ( (!\aluout_A~1_combout  & (!\regval1_DL[10]~DUPLICATE_q  & (\aluin2_A[10]~6_combout  & !regval1_DL[11]))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\regval1_DL[10]~DUPLICATE_q ),
	.datac(!\aluin2_A[10]~6_combout ),
	.datad(!regval1_DL[11]),
	.datae(!\aluout_A~0_combout ),
	.dataf(!\aluin2_A[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h08000000AA080000;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[12]~14_combout  & ( (!\aluin2_A[13]~13_combout  & (!\regval1_DL[13]~_Duplicate_38  & !regval1_DL[12])) # (\aluin2_A[13]~13_combout  & ((!\regval1_DL[13]~_Duplicate_38 ) # (!regval1_DL[12]))) ) ) # ( 
// !\aluin2_A[12]~14_combout  & ( (\aluin2_A[13]~13_combout  & !\regval1_DL[13]~_Duplicate_38 ) ) )

	.dataa(!\aluin2_A[13]~13_combout ),
	.datab(gnd),
	.datac(!\regval1_DL[13]~_Duplicate_38 ),
	.datad(!regval1_DL[12]),
	.datae(gnd),
	.dataf(!\aluin2_A[12]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h50505050F550F550;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \LessThan1~2_combout  & ( \LessThan0~7_combout  & ( (\LessThan0~12_combout  & (!\LessThan0~6_combout  & !\Equal0~2_combout )) ) ) ) # ( !\LessThan1~2_combout  & ( \LessThan0~7_combout  & ( \LessThan0~12_combout  ) ) ) # ( 
// \LessThan1~2_combout  & ( !\LessThan0~7_combout  & ( (\LessThan0~12_combout  & (!\LessThan0~6_combout  & ((!\LessThan0~8_combout ) # (!\Equal0~2_combout )))) ) ) ) # ( !\LessThan1~2_combout  & ( !\LessThan0~7_combout  & ( \LessThan0~12_combout  ) ) )

	.dataa(!\LessThan0~12_combout ),
	.datab(!\LessThan0~6_combout ),
	.datac(!\LessThan0~8_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\LessThan1~2_combout ),
	.dataf(!\LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h5555444055554400;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N39
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \sxtimm_DL[5]~_Duplicate_27  & ( \Equal0~8_RESYN1054_BDD1055  & ( (\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\aluimm_DL~_Duplicate_6 ) # (\regval2_DL[5]~DUPLICATE_q ))))) ) ) ) # ( !\sxtimm_DL[5]~_Duplicate_27  & ( 
// \Equal0~8_RESYN1054_BDD1055  & ( (\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\regval2_DL[5]~DUPLICATE_q  & !\aluimm_DL~_Duplicate_6 ))))) ) ) ) # ( \sxtimm_DL[5]~_Duplicate_27  & ( !\Equal0~8_RESYN1054_BDD1055  & ( (!\regval1_DL[4]~DUPLICATE_q  & 
// (!regval1_DL[5] $ (((\aluimm_DL~_Duplicate_6 ) # (\regval2_DL[5]~DUPLICATE_q ))))) ) ) ) # ( !\sxtimm_DL[5]~_Duplicate_27  & ( !\Equal0~8_RESYN1054_BDD1055  & ( (!\regval1_DL[4]~DUPLICATE_q  & (!regval1_DL[5] $ (((\regval2_DL[5]~DUPLICATE_q  & 
// !\aluimm_DL~_Duplicate_6 ))))) ) ) )

	.dataa(!regval1_DL[5]),
	.datab(!\regval2_DL[5]~DUPLICATE_q ),
	.datac(!\aluimm_DL~_Duplicate_6 ),
	.datad(!\regval1_DL[4]~DUPLICATE_q ),
	.datae(!\sxtimm_DL[5]~_Duplicate_27 ),
	.dataf(!\Equal0~8_RESYN1054_BDD1055 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h9A009500009A0095;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N27
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \regval1_DL[4]~DUPLICATE_q  & ( (!regval1_DL[5] & \aluin2_A[5]~10_combout ) ) ) # ( !\regval1_DL[4]~DUPLICATE_q  & ( (!regval1_DL[5] & ((\aluin2_A[4]~4_combout ) # (\aluin2_A[5]~10_combout ))) # (regval1_DL[5] & 
// (\aluin2_A[5]~10_combout  & \aluin2_A[4]~4_combout )) ) )

	.dataa(!regval1_DL[5]),
	.datab(gnd),
	.datac(!\aluin2_A[5]~10_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\regval1_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0AAF0AAF0A0A0A0A;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \aluin2_A[7]~9_combout  & ( !\aluout_A~3_combout  & ( (!\aluout_A~2_combout  & ((!\regval1_DL[7]~DUPLICATE_q ) # ((!regval1_DL[6] & \aluin2_A[6]~15_combout )))) ) ) ) # ( !\aluin2_A[7]~9_combout  & ( !\aluout_A~3_combout  & ( 
// (!regval1_DL[6] & (!\regval1_DL[7]~DUPLICATE_q  & (!\aluout_A~2_combout  & \aluin2_A[6]~15_combout ))) ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!\regval1_DL[7]~DUPLICATE_q ),
	.datac(!\aluout_A~2_combout ),
	.datad(!\aluin2_A[6]~15_combout ),
	.datae(!\aluin2_A[7]~9_combout ),
	.dataf(!\aluout_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0080C0E000000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N27
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \aluin2_A[2]~2_combout  & ( \aluin2_A[3]~3_combout  & ( (!\regval1_DL[3]~_Duplicate_46 ) # (!regval1_DL[2]) ) ) ) # ( !\aluin2_A[2]~2_combout  & ( \aluin2_A[3]~3_combout  & ( !\regval1_DL[3]~_Duplicate_46  ) ) ) # ( 
// \aluin2_A[2]~2_combout  & ( !\aluin2_A[3]~3_combout  & ( (!\regval1_DL[3]~_Duplicate_46  & !regval1_DL[2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_DL[3]~_Duplicate_46 ),
	.datad(!regval1_DL[2]),
	.datae(!\aluin2_A[2]~2_combout ),
	.dataf(!\aluin2_A[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000F000F0F0FFF0;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( !\aluout_A~5_combout  & ( \aluin2_A[1]~1_combout  & ( (!\aluout_A~4_combout  & ((!\regval1_DL[1]~DUPLICATE_q ) # ((\aluin2_A[0]~0_combout  & !regval1_DL[0])))) ) ) ) # ( !\aluout_A~5_combout  & ( !\aluin2_A[1]~1_combout  & ( 
// (\aluin2_A[0]~0_combout  & (!\regval1_DL[1]~DUPLICATE_q  & (!\aluout_A~4_combout  & !regval1_DL[0]))) ) ) )

	.dataa(!\aluin2_A[0]~0_combout ),
	.datab(!\regval1_DL[1]~DUPLICATE_q ),
	.datac(!\aluout_A~4_combout ),
	.datad(!regval1_DL[0]),
	.datae(!\aluout_A~5_combout ),
	.dataf(!\aluin2_A[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h40000000D0C00000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~4_combout  & ( \LessThan0~3_combout  & ( (!\LessThan0~1_combout  & ((!\Equal0~7_combout ) # ((!\Equal0~8_combout  & !\LessThan0~2_combout )))) ) ) ) # ( !\LessThan0~4_combout  & ( \LessThan0~3_combout  & ( 
// (!\LessThan0~1_combout  & ((!\Equal0~7_combout ) # ((!\Equal0~8_combout  & !\LessThan0~2_combout )))) ) ) ) # ( \LessThan0~4_combout  & ( !\LessThan0~3_combout  & ( (!\LessThan0~1_combout  & ((!\Equal0~7_combout ) # ((!\Equal0~8_combout  & 
// !\LessThan0~2_combout )))) ) ) ) # ( !\LessThan0~4_combout  & ( !\LessThan0~3_combout  & ( (!\LessThan0~1_combout  & ((!\LessThan0~2_combout ) # (!\Equal0~7_combout ))) ) ) )

	.dataa(!\Equal0~8_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(!\LessThan0~4_combout ),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'hF0C0F080F080F080;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \LessThan0~13_combout  & ( \LessThan0~5_combout  & ( (\LessThan0~17_combout  & ((!\LessThan0~0_combout ) # ((!\Equal0~4_combout ) # (!\Equal0~6_combout )))) ) ) ) # ( !\LessThan0~13_combout  & ( \LessThan0~5_combout  & ( 
// (\LessThan0~17_combout  & !\Equal0~6_combout ) ) ) ) # ( \LessThan0~13_combout  & ( !\LessThan0~5_combout  & ( (\LessThan0~17_combout  & ((!\Equal0~4_combout ) # (!\Equal0~6_combout ))) ) ) ) # ( !\LessThan0~13_combout  & ( !\LessThan0~5_combout  & ( 
// (\LessThan0~17_combout  & !\Equal0~6_combout ) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\LessThan0~17_combout ),
	.datac(!\Equal0~4_combout ),
	.datad(!\Equal0~6_combout ),
	.datae(!\LessThan0~13_combout ),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h3300333033003332;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N15
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \aluin2_A[8]~8_combout  & ( (\regval1_DL[9]~_Duplicate_45  & !\aluin2_A[9]~7_combout ) ) ) # ( !\aluin2_A[8]~8_combout  & ( (!\regval1_DL[8]~DUPLICATE_q  & (\regval1_DL[9]~_Duplicate_45  & !\aluin2_A[9]~7_combout )) # 
// (\regval1_DL[8]~DUPLICATE_q  & ((!\aluin2_A[9]~7_combout ) # (\regval1_DL[9]~_Duplicate_45 ))) ) )

	.dataa(!\regval1_DL[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_DL[9]~_Duplicate_45 ),
	.datad(!\aluin2_A[9]~7_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N32
dffeas \regval2_DL[16]~_Duplicate_50 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[16]_OTERM464 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[16]~_Duplicate_51 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[16]~_Duplicate_50 .is_wysiwyg = "true";
defparam \regval2_DL[16]~_Duplicate_50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N33
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \regval1_DL[16]~_Duplicate_51  & ( regval2_DL[17] & ( (!\aluimm_DL~_Duplicate_4  & (regval1_DL[17] & (!\regval2_DL[16]~_Duplicate_51 ))) # (\aluimm_DL~_Duplicate_4  & (((!\sxtimm_DL[15]~_Duplicate_17 )))) ) ) ) # ( 
// !\regval1_DL[16]~_Duplicate_51  & ( regval2_DL[17] & ( (\aluimm_DL~_Duplicate_4  & (regval1_DL[17] & !\sxtimm_DL[15]~_Duplicate_17 )) ) ) ) # ( \regval1_DL[16]~_Duplicate_51  & ( !regval2_DL[17] & ( (!\aluimm_DL~_Duplicate_4  & 
// (((!\regval2_DL[16]~_Duplicate_51 )) # (regval1_DL[17]))) # (\aluimm_DL~_Duplicate_4  & (((!\sxtimm_DL[15]~_Duplicate_17 )))) ) ) ) # ( !\regval1_DL[16]~_Duplicate_51  & ( !regval2_DL[17] & ( (regval1_DL[17] & ((!\aluimm_DL~_Duplicate_4 ) # 
// (!\sxtimm_DL[15]~_Duplicate_17 ))) ) ) )

	.dataa(!\aluimm_DL~_Duplicate_4 ),
	.datab(!regval1_DL[17]),
	.datac(!\regval2_DL[16]~_Duplicate_51 ),
	.datad(!\sxtimm_DL[15]~_Duplicate_17 ),
	.datae(!\regval1_DL[16]~_Duplicate_51 ),
	.dataf(!regval2_DL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h3322F7A211007520;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N53
dffeas \sxtimm_DL[15]~_Duplicate_32 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sxtimm_DL[15]_OTERM723 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sxtimm_DL[15]~_Duplicate_33 ),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_DL[15]~_Duplicate_32 .is_wysiwyg = "true";
defparam \sxtimm_DL[15]~_Duplicate_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N41
dffeas \aluimm_DL~_Duplicate_27 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluimm_DL_OTERM721),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_DL~_Duplicate_28 ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_DL~_Duplicate_27 .is_wysiwyg = "true";
defparam \aluimm_DL~_Duplicate_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N47
dffeas \regval2_DL[21]~_Duplicate_48 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[21]_OTERM449 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_DL[21]~_Duplicate_49 ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[21]~_Duplicate_48 .is_wysiwyg = "true";
defparam \regval2_DL[21]~_Duplicate_48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( regval2_DL[20] & ( regval1_DL[20] & ( (!\aluimm_DL~_Duplicate_28  & (((regval1_DL[21] & !\regval2_DL[21]~_Duplicate_49 )))) # (\aluimm_DL~_Duplicate_28  & (!\sxtimm_DL[15]~_Duplicate_33 )) ) ) ) # ( !regval2_DL[20] & ( 
// regval1_DL[20] & ( (!\aluimm_DL~_Duplicate_28  & (((!\regval2_DL[21]~_Duplicate_49 ) # (regval1_DL[21])))) # (\aluimm_DL~_Duplicate_28  & (!\sxtimm_DL[15]~_Duplicate_33 )) ) ) ) # ( regval2_DL[20] & ( !regval1_DL[20] & ( (regval1_DL[21] & 
// ((!\aluimm_DL~_Duplicate_28  & ((!\regval2_DL[21]~_Duplicate_49 ))) # (\aluimm_DL~_Duplicate_28  & (!\sxtimm_DL[15]~_Duplicate_33 )))) ) ) ) # ( !regval2_DL[20] & ( !regval1_DL[20] & ( (regval1_DL[21] & ((!\aluimm_DL~_Duplicate_28  & 
// ((!\regval2_DL[21]~_Duplicate_49 ))) # (\aluimm_DL~_Duplicate_28  & (!\sxtimm_DL[15]~_Duplicate_33 )))) ) ) )

	.dataa(!\sxtimm_DL[15]~_Duplicate_33 ),
	.datab(!\aluimm_DL~_Duplicate_28 ),
	.datac(!regval1_DL[21]),
	.datad(!\regval2_DL[21]~_Duplicate_49 ),
	.datae(!regval2_DL[20]),
	.dataf(!regval1_DL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h0E020E02EE2E2E22;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N51
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \sxtimm_DL[15]~_Duplicate_17  & ( \regval1_DL[18]~_Duplicate_35  & ( (!\aluimm_DL~_Duplicate_4  & ((!regval2_DL[18] & ((!regval2_DL[19]) # (\regval1_DL[19]~DUPLICATE_q ))) # (regval2_DL[18] & (\regval1_DL[19]~DUPLICATE_q  & 
// !regval2_DL[19])))) ) ) ) # ( !\sxtimm_DL[15]~_Duplicate_17  & ( \regval1_DL[18]~_Duplicate_35  & ( ((!regval2_DL[18] & ((!regval2_DL[19]) # (\regval1_DL[19]~DUPLICATE_q ))) # (regval2_DL[18] & (\regval1_DL[19]~DUPLICATE_q  & !regval2_DL[19]))) # 
// (\aluimm_DL~_Duplicate_4 ) ) ) ) # ( \sxtimm_DL[15]~_Duplicate_17  & ( !\regval1_DL[18]~_Duplicate_35  & ( (!\aluimm_DL~_Duplicate_4  & (\regval1_DL[19]~DUPLICATE_q  & !regval2_DL[19])) ) ) ) # ( !\sxtimm_DL[15]~_Duplicate_17  & ( 
// !\regval1_DL[18]~_Duplicate_35  & ( (\regval1_DL[19]~DUPLICATE_q  & ((!regval2_DL[19]) # (\aluimm_DL~_Duplicate_4 ))) ) ) )

	.dataa(!\aluimm_DL~_Duplicate_4 ),
	.datab(!regval2_DL[18]),
	.datac(!\regval1_DL[19]~DUPLICATE_q ),
	.datad(!regval2_DL[19]),
	.datae(!\sxtimm_DL[15]~_Duplicate_17 ),
	.dataf(!\regval1_DL[18]~_Duplicate_35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0F050A00DF5D8A08;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \LessThan1~16_combout  & ( (!\LessThan1~0_combout  & !\LessThan1~18_combout ) ) ) # ( !\LessThan1~16_combout  & ( (!\LessThan1~18_combout  & ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (!\LessThan1~17_combout )))) ) 
// )

	.dataa(!\LessThan1~0_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\LessThan1~17_combout ),
	.datad(!\LessThan1~18_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'hFE00FE00AA00AA00;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \aluin2_A[15]~11_combout  & ( (regval1_DL[14] & (regval1_DL[15] & !\aluin2_A[14]~12_combout )) ) ) # ( !\aluin2_A[15]~11_combout  & ( ((regval1_DL[14] & !\aluin2_A[14]~12_combout )) # (regval1_DL[15]) ) )

	.dataa(!regval1_DL[14]),
	.datab(gnd),
	.datac(!regval1_DL[15]),
	.datad(!\aluin2_A[14]~12_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h5F0F5F0F05000500;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N27
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aluin2_A[13]~13_combout  & ( (regval1_DL[12] & (!\aluin2_A[12]~14_combout  & regval1_DL[13])) ) ) # ( !\aluin2_A[13]~13_combout  & ( ((regval1_DL[12] & !\aluin2_A[12]~14_combout )) # (regval1_DL[13]) ) )

	.dataa(!regval1_DL[12]),
	.datab(gnd),
	.datac(!\aluin2_A[12]~14_combout ),
	.datad(!regval1_DL[13]),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h50FF50FF00500050;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( !\aluout_A~0_combout  & ( \aluin2_A[11]~29_combout  & ( (!\aluin2_A[10]~6_combout  & (\regval1_DL[11]~DUPLICATE_q  & (!\aluout_A~1_combout  & \regval1_DL[10]~DUPLICATE_q ))) ) ) ) # ( !\aluout_A~0_combout  & ( 
// !\aluin2_A[11]~29_combout  & ( (!\aluout_A~1_combout  & (((!\aluin2_A[10]~6_combout  & \regval1_DL[10]~DUPLICATE_q )) # (\regval1_DL[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[10]~6_combout ),
	.datab(!\regval1_DL[11]~DUPLICATE_q ),
	.datac(!\aluout_A~1_combout ),
	.datad(!\regval1_DL[10]~DUPLICATE_q ),
	.datae(!\aluout_A~0_combout ),
	.dataf(!\aluin2_A[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h30B0000000200000;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( \LessThan1~14_combout  & ( \LessThan1~15_combout  & ( (\LessThan1~19_combout  & ((!\LessThan1~2_combout ) # ((!\Equal0~2_combout  & !\LessThan1~13_combout )))) ) ) ) # ( !\LessThan1~14_combout  & ( \LessThan1~15_combout  & ( 
// (\LessThan1~19_combout  & ((!\LessThan1~2_combout ) # ((!\Equal0~2_combout  & !\LessThan1~13_combout )))) ) ) ) # ( \LessThan1~14_combout  & ( !\LessThan1~15_combout  & ( (\LessThan1~19_combout  & ((!\LessThan1~2_combout ) # ((!\Equal0~2_combout  & 
// !\LessThan1~13_combout )))) ) ) ) # ( !\LessThan1~14_combout  & ( !\LessThan1~15_combout  & ( (\LessThan1~19_combout  & ((!\LessThan1~2_combout ) # (!\LessThan1~13_combout ))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\LessThan1~2_combout ),
	.datac(!\LessThan1~19_combout ),
	.datad(!\LessThan1~13_combout ),
	.datae(!\LessThan1~14_combout ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h0F0C0E0C0E0C0E0C;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N33
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \regval1_DL[4]~DUPLICATE_q  & ( (!regval1_DL[5] & (!\aluin2_A[5]~10_combout  & !\aluin2_A[4]~4_combout )) # (regval1_DL[5] & ((!\aluin2_A[5]~10_combout ) # (!\aluin2_A[4]~4_combout ))) ) ) # ( !\regval1_DL[4]~DUPLICATE_q  & ( 
// (regval1_DL[5] & !\aluin2_A[5]~10_combout ) ) )

	.dataa(!regval1_DL[5]),
	.datab(gnd),
	.datac(!\aluin2_A[5]~10_combout ),
	.datad(!\aluin2_A[4]~4_combout ),
	.datae(gnd),
	.dataf(!\regval1_DL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h50505050F550F550;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \aluin2_A[3]~3_combout  & ( (\regval1_DL[3]~_Duplicate_46  & (regval1_DL[2] & !\aluin2_A[2]~2_combout )) ) ) # ( !\aluin2_A[3]~3_combout  & ( ((regval1_DL[2] & !\aluin2_A[2]~2_combout )) # (\regval1_DL[3]~_Duplicate_46 ) ) )

	.dataa(gnd),
	.datab(!\regval1_DL[3]~_Duplicate_46 ),
	.datac(!regval1_DL[2]),
	.datad(!\aluin2_A[2]~2_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h3F333F3303000300;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( !\aluout_A~5_combout  & ( \aluin2_A[0]~0_combout  & ( (!\aluin2_A[1]~1_combout  & (!\aluout_A~4_combout  & \regval1_DL[1]~DUPLICATE_q )) ) ) ) # ( !\aluout_A~5_combout  & ( !\aluin2_A[0]~0_combout  & ( (!\aluout_A~4_combout  & 
// ((!\aluin2_A[1]~1_combout  & ((\regval1_DL[1]~DUPLICATE_q ) # (regval1_DL[0]))) # (\aluin2_A[1]~1_combout  & (regval1_DL[0] & \regval1_DL[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[1]~1_combout ),
	.datab(!regval1_DL[0]),
	.datac(!\aluout_A~4_combout ),
	.datad(!\regval1_DL[1]~DUPLICATE_q ),
	.datae(!\aluout_A~5_combout ),
	.dataf(!\aluin2_A[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h20B0000000A00000;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \aluin2_A[7]~9_combout  & ( !\aluout_A~3_combout  & ( (regval1_DL[6] & (!\aluin2_A[6]~15_combout  & (!\aluout_A~2_combout  & \regval1_DL[7]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[7]~9_combout  & ( !\aluout_A~3_combout  & ( 
// (!\aluout_A~2_combout  & (((regval1_DL[6] & !\aluin2_A[6]~15_combout )) # (\regval1_DL[7]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_DL[6]),
	.datab(!\aluin2_A[6]~15_combout ),
	.datac(!\aluout_A~2_combout ),
	.datad(!\regval1_DL[7]~DUPLICATE_q ),
	.datae(!\aluin2_A[7]~9_combout ),
	.dataf(!\aluout_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h40F0004000000000;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \LessThan1~10_combout  & ( !\LessThan1~8_combout  & ( (!\Equal0~7_combout ) # ((!\Equal0~8_combout  & !\LessThan1~9_combout )) ) ) ) # ( !\LessThan1~10_combout  & ( !\LessThan1~8_combout  & ( (!\Equal0~7_combout ) # 
// ((!\LessThan1~9_combout  & ((!\Equal0~8_combout ) # (!\LessThan1~11_combout )))) ) ) )

	.dataa(!\Equal0~8_combout ),
	.datab(!\LessThan1~9_combout ),
	.datac(!\LessThan1~11_combout ),
	.datad(!\Equal0~7_combout ),
	.datae(!\LessThan1~10_combout ),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'hFFC8FF8800000000;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \Selector46~21 (
// Equation(s):
// \Selector46~21_combout  = ( \Equal0~4_combout  & ( \LessThan1~12_combout  & ( (\Equal0~6_combout  & (\Equal0~10_combout  & ((!\LessThan1~20_combout ) # (\LessThan1~7_combout )))) ) ) ) # ( !\Equal0~4_combout  & ( \LessThan1~12_combout  & ( 
// (!\LessThan1~20_combout  & (\Equal0~6_combout  & \Equal0~10_combout )) ) ) ) # ( \Equal0~4_combout  & ( !\LessThan1~12_combout  & ( (\Equal0~6_combout  & \Equal0~10_combout ) ) ) ) # ( !\Equal0~4_combout  & ( !\LessThan1~12_combout  & ( 
// (!\LessThan1~20_combout  & (\Equal0~6_combout  & \Equal0~10_combout )) ) ) )

	.dataa(!\LessThan1~7_combout ),
	.datab(!\LessThan1~20_combout ),
	.datac(!\Equal0~6_combout ),
	.datad(!\Equal0~10_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~21 .extended_lut = "off";
defparam \Selector46~21 .lut_mask = 64'h000C000F000C000D;
defparam \Selector46~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( sxtimm_DL[15] & ( (\regval1_DL[29]~_Duplicate_52  & (!\regval2_DL[29]~_Duplicate_52  & !\aluimm_DL~q )) ) ) # ( !sxtimm_DL[15] & ( (\regval1_DL[29]~_Duplicate_52  & ((!\regval2_DL[29]~_Duplicate_52 ) # (\aluimm_DL~q ))) ) )

	.dataa(!\regval1_DL[29]~_Duplicate_52 ),
	.datab(gnd),
	.datac(!\regval2_DL[29]~_Duplicate_52 ),
	.datad(!\aluimm_DL~q ),
	.datae(gnd),
	.dataf(!sxtimm_DL[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h5055505550005000;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \Selector46~16 (
// Equation(s):
// \Selector46~16_combout  = ( \aluin2_A[31]~24_combout  & ( \LessThan1~6_combout  & ( (\regval1_DL[31]~_Duplicate_53  & (!\regval1_DL[30]~DUPLICATE_q  & (\Selector46~11_combout  & \aluin2_A[30]~23_combout ))) ) ) ) # ( !\aluin2_A[31]~24_combout  & ( 
// \LessThan1~6_combout  & ( (\Selector46~11_combout  & (((!\regval1_DL[30]~DUPLICATE_q  & \aluin2_A[30]~23_combout )) # (\regval1_DL[31]~_Duplicate_53 ))) ) ) ) # ( \aluin2_A[31]~24_combout  & ( !\LessThan1~6_combout  & ( (\regval1_DL[31]~_Duplicate_53  & 
// (\Selector46~11_combout  & ((!\regval1_DL[30]~DUPLICATE_q ) # (\aluin2_A[30]~23_combout )))) ) ) ) # ( !\aluin2_A[31]~24_combout  & ( !\LessThan1~6_combout  & ( (\Selector46~11_combout  & (((!\regval1_DL[30]~DUPLICATE_q ) # (\aluin2_A[30]~23_combout )) # 
// (\regval1_DL[31]~_Duplicate_53 ))) ) ) )

	.dataa(!\regval1_DL[31]~_Duplicate_53 ),
	.datab(!\regval1_DL[30]~DUPLICATE_q ),
	.datac(!\Selector46~11_combout ),
	.datad(!\aluin2_A[30]~23_combout ),
	.datae(!\aluin2_A[31]~24_combout ),
	.dataf(!\LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~16 .extended_lut = "off";
defparam \Selector46~16 .lut_mask = 64'h0D0F0405050D0004;
defparam \Selector46~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \Selector46~19 (
// Equation(s):
// \Selector46~19_combout  = ( \aluin2_A[24]~25_combout  & ( \aluin2_A[23]~28_combout  & ( (\regval1_DL[23]~DUPLICATE_q  & (regval1_DL[24] & (!\aluin2_A[22]~27_combout  & \regval1_DL[22]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[24]~25_combout  & ( 
// \aluin2_A[23]~28_combout  & ( ((\regval1_DL[23]~DUPLICATE_q  & (!\aluin2_A[22]~27_combout  & \regval1_DL[22]~DUPLICATE_q ))) # (regval1_DL[24]) ) ) ) # ( \aluin2_A[24]~25_combout  & ( !\aluin2_A[23]~28_combout  & ( (regval1_DL[24] & 
// (((!\aluin2_A[22]~27_combout  & \regval1_DL[22]~DUPLICATE_q )) # (\regval1_DL[23]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[24]~25_combout  & ( !\aluin2_A[23]~28_combout  & ( (((!\aluin2_A[22]~27_combout  & \regval1_DL[22]~DUPLICATE_q )) # (regval1_DL[24])) # 
// (\regval1_DL[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_DL[23]~DUPLICATE_q ),
	.datab(!regval1_DL[24]),
	.datac(!\aluin2_A[22]~27_combout ),
	.datad(!\regval1_DL[22]~DUPLICATE_q ),
	.datae(!\aluin2_A[24]~25_combout ),
	.dataf(!\aluin2_A[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~19 .extended_lut = "off";
defparam \Selector46~19 .lut_mask = 64'h77F7113133730010;
defparam \Selector46~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \Selector46~17 (
// Equation(s):
// \Selector46~17_combout  = ( \aluimm_DL~q  & ( regval1_DL[26] & ( !sxtimm_DL[15] ) ) ) # ( !\aluimm_DL~q  & ( regval1_DL[26] & ( (!regval2_DL[26]) # ((!regval2_DL[25] & regval1_DL[25])) ) ) ) # ( \aluimm_DL~q  & ( !regval1_DL[26] & ( (!sxtimm_DL[15] & 
// regval1_DL[25]) ) ) ) # ( !\aluimm_DL~q  & ( !regval1_DL[26] & ( (!regval2_DL[25] & (!regval2_DL[26] & regval1_DL[25])) ) ) )

	.dataa(!sxtimm_DL[15]),
	.datab(!regval2_DL[25]),
	.datac(!regval2_DL[26]),
	.datad(!regval1_DL[25]),
	.datae(!\aluimm_DL~q ),
	.dataf(!regval1_DL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~17 .extended_lut = "off";
defparam \Selector46~17 .lut_mask = 64'h00C000AAF0FCAAAA;
defparam \Selector46~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \Selector46~18 (
// Equation(s):
// \Selector46~18_combout  = ( \aluin2_A[27]~31_combout  & ( (!\aluin2_A[28]~5_combout  & (((regval1_DL[27] & \Selector46~17_combout )) # (regval1_DL[28]))) # (\aluin2_A[28]~5_combout  & (regval1_DL[27] & (\Selector46~17_combout  & regval1_DL[28]))) ) ) # ( 
// !\aluin2_A[27]~31_combout  & ( (!\aluin2_A[28]~5_combout  & (((regval1_DL[28]) # (\Selector46~17_combout )) # (regval1_DL[27]))) # (\aluin2_A[28]~5_combout  & (regval1_DL[28] & ((\Selector46~17_combout ) # (regval1_DL[27])))) ) )

	.dataa(!regval1_DL[27]),
	.datab(!\aluin2_A[28]~5_combout ),
	.datac(!\Selector46~17_combout ),
	.datad(!regval1_DL[28]),
	.datae(gnd),
	.dataf(!\aluin2_A[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~18 .extended_lut = "off";
defparam \Selector46~18 .lut_mask = 64'h4CDF4CDF04CD04CD;
defparam \Selector46~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N45
cyclonev_lcell_comb \Selector46~20 (
// Equation(s):
// \Selector46~20_combout  = ( \Selector46~18_combout  & ( (!\Equal0~10_combout  & \Selector46~16_combout ) ) ) # ( !\Selector46~18_combout  & ( (\Selector46~16_combout  & ((!\Equal0~10_combout ) # ((!\Equal0~9_combout ) # (!\Selector46~19_combout )))) ) )

	.dataa(!\Equal0~10_combout ),
	.datab(!\Equal0~9_combout ),
	.datac(!\Selector46~16_combout ),
	.datad(!\Selector46~19_combout ),
	.datae(gnd),
	.dataf(!\Selector46~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~20 .extended_lut = "off";
defparam \Selector46~20 .lut_mask = 64'h0F0E0F0E0A0A0A0A;
defparam \Selector46~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \Selector46~23 (
// Equation(s):
// \Selector46~23_combout  = ( \Selector46~21_combout  & ( \Selector46~20_combout  & ( (\Selector46~22_combout  & ((!\Selector46~15_combout ) # ((\Selector46~12_combout  & !\LessThan0~18_combout )))) ) ) ) # ( !\Selector46~21_combout  & ( 
// \Selector46~20_combout  & ( \Selector46~22_combout  ) ) ) # ( \Selector46~21_combout  & ( !\Selector46~20_combout  & ( (\Selector46~22_combout  & ((!\Selector46~15_combout ) # ((\Selector46~12_combout  & !\LessThan0~18_combout )))) ) ) ) # ( 
// !\Selector46~21_combout  & ( !\Selector46~20_combout  & ( (\Selector46~22_combout  & ((!\Selector46~15_combout ) # ((\Selector46~12_combout  & !\LessThan0~18_combout )))) ) ) )

	.dataa(!\Selector46~12_combout ),
	.datab(!\Selector46~22_combout ),
	.datac(!\Selector46~15_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!\Selector46~21_combout ),
	.dataf(!\Selector46~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~23 .extended_lut = "off";
defparam \Selector46~23 .lut_mask = 64'h3130313033333130;
defparam \Selector46~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \pcgood_B[6]~29 (
// Equation(s):
// \pcgood_B[6]~29_combout  = ( \Selector46~25_combout  & ( (!\isbranch_DL~q  & (\pcgood_B[6]~17_combout )) # (\isbranch_DL~q  & ((\Add3~77_sumout ))) ) ) # ( !\Selector46~25_combout  & ( (!\Selector46~23_combout  & (((\pcgood_B[6]~17_combout )))) # 
// (\Selector46~23_combout  & ((!\isbranch_DL~q  & (\pcgood_B[6]~17_combout )) # (\isbranch_DL~q  & ((\Add3~77_sumout ))))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\pcgood_B[6]~17_combout ),
	.datad(!\Add3~77_sumout ),
	.datae(gnd),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~29 .extended_lut = "off";
defparam \pcgood_B[6]~29 .lut_mask = 64'h0E1F0E1F0C3F0C3F;
defparam \pcgood_B[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \PC[6]~DUPLICATE_q  & ( \Add0~13_sumout  ) ) # ( !\PC[6]~DUPLICATE_q  & ( \Add0~13_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\Mux2~4_combout ) # (!\WideOr15~0_combout )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !\Add0~13_sumout  & ( (!\always3~3_combout ) # ((!\stall_F~0_combout ) # ((\Mux2~4_combout  & \WideOr15~0_combout ))) ) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\always3~3_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0000FFCD0032FFFF;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~6_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[6]~29_combout )) # (\isnop_DL~q  
// & ((\PC~6_combout ))))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[6]~29_combout ),
	.datad(!\PC~6_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0213021300330033;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N52
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( PC[7] & ( \Add0~17_sumout  ) ) # ( !PC[7] & ( \Add0~17_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[7] & ( !\Add0~17_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\always3~3_combout ),
	.datae(!PC[7]),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N3
cyclonev_lcell_comb \pcgood_B[7]~30 (
// Equation(s):
// \pcgood_B[7]~30_combout  = ( \pcgood_B[7]~18_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~81_sumout )) ) ) # ( !\pcgood_B[7]~18_combout  & ( (\isbranch_DL~q  & (\Add3~81_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!\Add3~81_sumout ),
	.datae(gnd),
	.dataf(!\pcgood_B[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~30 .extended_lut = "off";
defparam \pcgood_B[7]~30 .lut_mask = 64'h00130013ECFFECFF;
defparam \pcgood_B[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \pcgood_B[7]~30_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~8_combout ) ) ) ) # ( !\pcgood_B[7]~30_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & 
// \PC~8_combout ) ) ) ) # ( \pcgood_B[7]~30_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~8_combout ))) ) ) ) # ( !\pcgood_B[7]~30_combout  & ( !\Equal1~34_combout  & ( (\isnop_DL~q  & 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~8_combout )) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC~8_combout ),
	.datad(gnd),
	.datae(!\pcgood_B[7]~30_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0101232303030303;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N34
dffeas \PC[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC[6] & ( (PC[7] & (((\PC[5]~DUPLICATE_q ) # (PC[4])) # (PC[3]))) ) ) # ( !PC[6] & ( (!PC[7] & ((!PC[3]) # ((!PC[4]) # (!\PC[5]~DUPLICATE_q )))) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!PC[7]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'hF0E0F0E0070F070F;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N27
cyclonev_lcell_comb \inst_FL~6 (
// Equation(s):
// \inst_FL~6_combout  = ( \inst_FL~1_combout  & ( (!\PC[2]~DUPLICATE_q  & (!\imem~13_combout  & ((!PC[9])))) # (\PC[2]~DUPLICATE_q  & (((\imem~14_combout )))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\inst_FL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~6 .extended_lut = "off";
defparam \inst_FL~6 .lut_mask = 64'h000000008D058D05;
defparam \inst_FL~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N26
dffeas \inst_FL[28]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(vcc),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( !inst_FL[27] & ( !inst_FL[31] & ( !\inst_FL[28]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FL[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!inst_FL[27]),
	.dataf(!inst_FL[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'hF0F0000000000000;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \isbranch_DL~0 (
// Equation(s):
// \isbranch_DL~0_combout  = ( \isbranch_DL~q  & ( \always3~2_combout  ) ) # ( \isbranch_DL~q  & ( !\always3~2_combout  & ( (\Decoder0~1_combout  & \inst_FL[29]~DUPLICATE_q ) ) ) ) # ( !\isbranch_DL~q  & ( !\always3~2_combout  & ( (\Decoder0~1_combout  & 
// \inst_FL[29]~DUPLICATE_q ) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\inst_FL[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\isbranch_DL~q ),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_DL~0 .extended_lut = "off";
defparam \isbranch_DL~0 .lut_mask = 64'h050505050000FFFF;
defparam \isbranch_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N16
dffeas isbranch_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\regBusy_D~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_DL.is_wysiwyg = "true";
defparam isbranch_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \pcgood_B[2]~37 (
// Equation(s):
// \pcgood_B[2]~37_combout  = ( \Selector46~23_combout  & ( \pcgood_B[2]~14_combout  & ( (!\isbranch_DL~q ) # (!pcpred_DL[2] $ (!sxtimm_DL[0])) ) ) ) # ( !\Selector46~23_combout  & ( \pcgood_B[2]~14_combout  & ( (!\isbranch_DL~q ) # ((!\Selector46~25_combout 
// ) # (!pcpred_DL[2] $ (!sxtimm_DL[0]))) ) ) ) # ( \Selector46~23_combout  & ( !\pcgood_B[2]~14_combout  & ( (\isbranch_DL~q  & (!pcpred_DL[2] $ (!sxtimm_DL[0]))) ) ) ) # ( !\Selector46~23_combout  & ( !\pcgood_B[2]~14_combout  & ( (\isbranch_DL~q  & 
// (\Selector46~25_combout  & (!pcpred_DL[2] $ (!sxtimm_DL[0])))) ) ) )

	.dataa(!pcpred_DL[2]),
	.datab(!\isbranch_DL~q ),
	.datac(!\Selector46~25_combout ),
	.datad(!sxtimm_DL[0]),
	.datae(!\Selector46~23_combout ),
	.dataf(!\pcgood_B[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~37 .extended_lut = "off";
defparam \pcgood_B[2]~37 .lut_mask = 64'h01021122FDFEDDEE;
defparam \pcgood_B[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~23_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[2]~37_combout ))) # 
// (\isnop_DL~q  & (\PC~23_combout )))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC~23_combout ),
	.datad(!\pcgood_B[2]~37_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0123012303030303;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N22
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N3
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~50  ))
// \Add0~2  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \Mux2~4_combout  & ( \Add0~1_sumout  & ( ((!\WideOr15~0_combout  & (\always3~3_combout  & \stall_F~0_combout ))) # (PC[3]) ) ) ) # ( !\Mux2~4_combout  & ( \Add0~1_sumout  & ( ((\always3~3_combout  & \stall_F~0_combout )) # (PC[3]) ) ) ) 
// # ( \Mux2~4_combout  & ( !\Add0~1_sumout  & ( (PC[3] & (((!\always3~3_combout ) # (!\stall_F~0_combout )) # (\WideOr15~0_combout ))) ) ) ) # ( !\Mux2~4_combout  & ( !\Add0~1_sumout  & ( (PC[3] & ((!\always3~3_combout ) # (!\stall_F~0_combout ))) ) ) )

	.dataa(!PC[3]),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h55505551555F555D;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \pcgood_B[3]~1 (
// Equation(s):
// \pcgood_B[3]~1_combout  = ( \pcgood_B[3]~0_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~1_sumout )) ) ) # ( !\pcgood_B[3]~0_combout  & ( (\isbranch_DL~q  & (\Add3~1_sumout  & ((\Selector46~25_combout 
// ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~1_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~1 .extended_lut = "off";
defparam \pcgood_B[3]~1 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \pcgood_B[3]~1_combout  & ( \Equal1~34_combout  & ( (\PC~0_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\pcgood_B[3]~1_combout  & ( \Equal1~34_combout  & ( (\PC~0_combout  & 
// \myPll|pll100_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( \pcgood_B[3]~1_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~0_combout ))) ) ) ) # ( !\pcgood_B[3]~1_combout  & ( 
// !\Equal1~34_combout  & ( (\isnop_DL~q  & (\PC~0_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])) ) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\PC~0_combout ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\pcgood_B[3]~1_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h01010B0B03030303;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N52
dffeas \PC[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N21
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( PC[4] & ( \Add0~53_sumout  ) ) # ( !PC[4] & ( \Add0~53_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[4] & ( !\Add0~53_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Mux2~4_combout ),
	.datad(!\stall_F~0_combout ),
	.datae(!PC[4]),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0000FFAB0054FFFF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \pcgood_B[4]~38 (
// Equation(s):
// \pcgood_B[4]~38_combout  = ( \pcgood_B[4]~15_combout  & ( \Selector46~23_combout  & ( (!\isbranch_DL~q ) # (\Add3~69_sumout ) ) ) ) # ( !\pcgood_B[4]~15_combout  & ( \Selector46~23_combout  & ( (\Add3~69_sumout  & \isbranch_DL~q ) ) ) ) # ( 
// \pcgood_B[4]~15_combout  & ( !\Selector46~23_combout  & ( (!\Selector46~25_combout ) # ((!\isbranch_DL~q ) # (\Add3~69_sumout )) ) ) ) # ( !\pcgood_B[4]~15_combout  & ( !\Selector46~23_combout  & ( (\Selector46~25_combout  & (\Add3~69_sumout  & 
// \isbranch_DL~q )) ) ) )

	.dataa(gnd),
	.datab(!\Selector46~25_combout ),
	.datac(!\Add3~69_sumout ),
	.datad(!\isbranch_DL~q ),
	.datae(!\pcgood_B[4]~15_combout ),
	.dataf(!\Selector46~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~38 .extended_lut = "off";
defparam \pcgood_B[4]~38 .lut_mask = 64'h0003FFCF000FFF0F;
defparam \pcgood_B[4]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \pcgood_B[4]~38_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~25_combout ) ) ) ) # ( !\pcgood_B[4]~38_combout  & ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & 
// \PC~25_combout ) ) ) ) # ( \pcgood_B[4]~38_combout  & ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q ) # (\PC~25_combout ))) ) ) ) # ( !\pcgood_B[4]~38_combout  & ( !\Equal1~34_combout  & ( (\isnop_DL~q  & 
// (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~25_combout )) ) ) )

	.dataa(gnd),
	.datab(!\isnop_DL~q ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\PC~25_combout ),
	.datae(!\pcgood_B[4]~38_combout ),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h00030C0F000F000F;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \PC[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[5]~DUPLICATE_q  & PC[9])) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (PC[4] & (!\PC[5]~DUPLICATE_q  & PC[9])) ) )

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h0030003000C000C0;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( !\PC[5]~DUPLICATE_q  & ( PC[3] & ( (PC[6] & (!\PC[2]~DUPLICATE_q  & (PC[7] & PC[4]))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[3] & ( (PC[4] & ((!PC[6] & (!\PC[2]~DUPLICATE_q  & !PC[7])) # (PC[6] & (\PC[2]~DUPLICATE_q  & PC[7])))) ) ) ) 
// # ( !\PC[5]~DUPLICATE_q  & ( !PC[3] & ( (!PC[6] & (\PC[2]~DUPLICATE_q  & (!PC[7] & !PC[4]))) # (PC[6] & (!\PC[2]~DUPLICATE_q  & (PC[7] & PC[4]))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!PC[4]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h2004008100040000;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N51
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( !PC[3] & ( (!PC[7] & (!\PC[8]_OTERM527  & !PC[6])) ) )

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(!\PC[8]_OTERM527 ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'hA000A00000000000;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \inst_FL~15 (
// Equation(s):
// \inst_FL~15_combout  = ( \imem~27_combout  & ( (\inst_FL~3_combout  & (((\imem~26_combout  & \inst_FL~14_combout )) # (\imem~25_combout ))) ) ) # ( !\imem~27_combout  & ( (\imem~26_combout  & (\inst_FL~3_combout  & \inst_FL~14_combout )) ) )

	.dataa(!\imem~25_combout ),
	.datab(!\imem~26_combout ),
	.datac(!\inst_FL~3_combout ),
	.datad(!\inst_FL~14_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~15 .extended_lut = "off";
defparam \inst_FL~15 .lut_mask = 64'h0003000305070507;
defparam \inst_FL~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N37
dffeas \inst_FL[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[10] .is_wysiwyg = "true";
defparam \inst_FL[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Decoder0~0_combout  & ( inst_FL[10] ) ) # ( !\Decoder0~0_combout  & ( inst_FL[2] ) )

	.dataa(!inst_FL[10]),
	.datab(gnd),
	.datac(!inst_FL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N42
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( wregno_ML[0] & ( \always14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( \Decoder2~1_combout  & ( (!\wregno_ML[3]~DUPLICATE_q  & (!wregno_ML[2] & wregno_ML[1])) ) )

	.dataa(gnd),
	.datab(!\wregno_ML[3]~DUPLICATE_q ),
	.datac(!wregno_ML[2]),
	.datad(!wregno_ML[1]),
	.datae(gnd),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'h0000000000C000C0;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N45
cyclonev_lcell_comb \regBusy_D~11 (
// Equation(s):
// \regBusy_D~11_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (\Selector13~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~11 .extended_lut = "off";
defparam \regBusy_D~11 .lut_mask = 64'h0500050000000000;
defparam \regBusy_D~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \regBusy_D~10 (
// Equation(s):
// \regBusy_D~10_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (\Selector13~0_combout  & (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\Selector12~0_combout ))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~10 .extended_lut = "off";
defparam \regBusy_D~10 .lut_mask = 64'h1000100000000000;
defparam \regBusy_D~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N9
cyclonev_lcell_comb \regBusy_D~3 (
// Equation(s):
// \regBusy_D~3_combout  = ( !\Mux2~4_combout  & ( (!\isnop_FL~q  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\always3~3_combout  & \WideOr15~0_combout ))) ) )

	.dataa(!\isnop_FL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\always3~3_combout ),
	.datad(!\WideOr15~0_combout ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~3 .extended_lut = "off";
defparam \regBusy_D~3 .lut_mask = 64'h0002000200000000;
defparam \regBusy_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N15
cyclonev_lcell_comb \regBusy_D~12 (
// Equation(s):
// \regBusy_D~12_combout  = ( regBusy_D[3] & ( \regBusy_D~3_combout  & ( (!\Decoder2~4_combout ) # (\regBusy_D~11_combout ) ) ) ) # ( !regBusy_D[3] & ( \regBusy_D~3_combout  & ( \regBusy_D~11_combout  ) ) ) # ( regBusy_D[3] & ( !\regBusy_D~3_combout  & ( 
// (!\Decoder2~4_combout  & !\regBusy_D~10_combout ) ) ) )

	.dataa(!\Decoder2~4_combout ),
	.datab(!\regBusy_D~11_combout ),
	.datac(!\regBusy_D~10_combout ),
	.datad(gnd),
	.datae(!regBusy_D[3]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~12 .extended_lut = "off";
defparam \regBusy_D~12 .lut_mask = 64'h0000A0A03333BBBB;
defparam \regBusy_D~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N16
dffeas \regBusy_D[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[3] .is_wysiwyg = "true";
defparam \regBusy_D[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( \Decoder2~1_combout  & ( (!\wregno_ML[3]~DUPLICATE_q  & (!wregno_ML[2] & !wregno_ML[1])) ) )

	.dataa(gnd),
	.datab(!\wregno_ML[3]~DUPLICATE_q ),
	.datac(!wregno_ML[2]),
	.datad(!wregno_ML[1]),
	.datae(gnd),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h00000000C000C000;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \regBusy_D~4 (
// Equation(s):
// \regBusy_D~4_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (!\Selector13~0_combout  & (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\Selector12~0_combout ))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~4 .extended_lut = "off";
defparam \regBusy_D~4 .lut_mask = 64'h4000400000000000;
defparam \regBusy_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N33
cyclonev_lcell_comb \regBusy_D~5 (
// Equation(s):
// \regBusy_D~5_combout  = ( !\Selector11~0_combout  & ( (\Selector14~0_combout  & (!\Selector13~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~5 .extended_lut = "off";
defparam \regBusy_D~5 .lut_mask = 64'h5000500000000000;
defparam \regBusy_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \regBusy_D~6 (
// Equation(s):
// \regBusy_D~6_combout  = ( regBusy_D[1] & ( \regBusy_D~5_combout  & ( ((!\Decoder2~2_combout  & !\regBusy_D~4_combout )) # (\regBusy_D~3_combout ) ) ) ) # ( !regBusy_D[1] & ( \regBusy_D~5_combout  & ( \regBusy_D~3_combout  ) ) ) # ( regBusy_D[1] & ( 
// !\regBusy_D~5_combout  & ( (!\Decoder2~2_combout  & ((!\regBusy_D~4_combout ) # (\regBusy_D~3_combout ))) ) ) )

	.dataa(!\Decoder2~2_combout ),
	.datab(!\regBusy_D~3_combout ),
	.datac(!\regBusy_D~4_combout ),
	.datad(gnd),
	.datae(!regBusy_D[1]),
	.dataf(!\regBusy_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~6 .extended_lut = "off";
defparam \regBusy_D~6 .lut_mask = 64'h0000A2A23333B3B3;
defparam \regBusy_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N22
dffeas \regBusy_D[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[1] .is_wysiwyg = "true";
defparam \regBusy_D[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N27
cyclonev_lcell_comb \regBusy_D~1 (
// Equation(s):
// \regBusy_D~1_combout  = ( !\Selector13~0_combout  & ( (!\Selector14~0_combout  & (!\Selector11~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(gnd),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~1 .extended_lut = "off";
defparam \regBusy_D~1 .lut_mask = 64'hA000A00000000000;
defparam \regBusy_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( !\wregno_ML[3]~DUPLICATE_q  & ( \always14~0_combout  & ( (!wregno_ML[0] & (!wregno_ML[1] & !wregno_ML[2])) ) ) )

	.dataa(!wregno_ML[0]),
	.datab(!wregno_ML[1]),
	.datac(!wregno_ML[2]),
	.datad(gnd),
	.datae(!\wregno_ML[3]~DUPLICATE_q ),
	.dataf(!\always14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h0000000080800000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N51
cyclonev_lcell_comb \regBusy_D~2 (
// Equation(s):
// \regBusy_D~2_combout  = ( regBusy_D[0] & ( \isnop_D~0_combout  & ( (!\Decoder2~0_combout  & ((!\regBusy_D~1_combout ) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0]))) ) ) ) # ( regBusy_D[0] & ( !\isnop_D~0_combout  & ( (!\regBusy_D~1_combout  & 
// (((!\Decoder2~0_combout )))) # (\regBusy_D~1_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\Decoder2~0_combout ) # (\WideOr15~0_combout )))) ) ) ) # ( !regBusy_D[0] & ( !\isnop_D~0_combout  & ( (\regBusy_D~1_combout  & 
// (\WideOr15~0_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])) ) ) )

	.dataa(!\regBusy_D~1_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\Decoder2~0_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(!regBusy_D[0]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~2 .extended_lut = "off";
defparam \regBusy_D~2 .lut_mask = 64'h0011A0F10000A0F0;
defparam \regBusy_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N53
dffeas \regBusy_D[0] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[0] .is_wysiwyg = "true";
defparam \regBusy_D[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \regBusy_D~7 (
// Equation(s):
// \regBusy_D~7_combout  = ( !\Selector11~0_combout  & ( !\Selector12~0_combout  & ( (\Selector13~0_combout  & (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\Selector14~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Selector13~0_combout ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(!\Selector11~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~7 .extended_lut = "off";
defparam \regBusy_D~7 .lut_mask = 64'h3000000000000000;
defparam \regBusy_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( !\wregno_ML[3]~DUPLICATE_q  & ( (wregno_ML[1] & (!wregno_ML[2] & (!wregno_ML[0] & \always14~0_combout ))) ) )

	.dataa(!wregno_ML[1]),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[0]),
	.datad(!\always14~0_combout ),
	.datae(gnd),
	.dataf(!\wregno_ML[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h0040004000000000;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N45
cyclonev_lcell_comb \regBusy_D~8 (
// Equation(s):
// \regBusy_D~8_combout  = ( \Selector13~0_combout  & ( (!\Selector12~0_combout  & (!\Selector11~0_combout  & !\Selector14~0_combout )) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(gnd),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~8 .extended_lut = "off";
defparam \regBusy_D~8 .lut_mask = 64'h00000000A000A000;
defparam \regBusy_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \regBusy_D~9 (
// Equation(s):
// \regBusy_D~9_combout  = ( \regBusy_D~3_combout  & ( ((!\Decoder2~3_combout  & regBusy_D[2])) # (\regBusy_D~8_combout ) ) ) # ( !\regBusy_D~3_combout  & ( (!\regBusy_D~7_combout  & (!\Decoder2~3_combout  & regBusy_D[2])) ) )

	.dataa(!\regBusy_D~7_combout ),
	.datab(!\Decoder2~3_combout ),
	.datac(!\regBusy_D~8_combout ),
	.datad(!regBusy_D[2]),
	.datae(gnd),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~9 .extended_lut = "off";
defparam \regBusy_D~9 .lut_mask = 64'h008800880FCF0FCF;
defparam \regBusy_D~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \regBusy_D[2] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[2] .is_wysiwyg = "true";
defparam \regBusy_D[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N9
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[3] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[2] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[1] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[0] ) ) )

	.dataa(!regBusy_D[3]),
	.datab(!regBusy_D[1]),
	.datac(!regBusy_D[0]),
	.datad(!regBusy_D[2]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \wregno_ML[3] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ML~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ML[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ML[3] .is_wysiwyg = "true";
defparam \wregno_ML[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \Decoder2~13 (
// Equation(s):
// \Decoder2~13_combout  = ( \Decoder2~1_combout  & ( (wregno_ML[2] & (wregno_ML[1] & wregno_ML[3])) ) )

	.dataa(gnd),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[1]),
	.datad(!wregno_ML[3]),
	.datae(gnd),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~13 .extended_lut = "off";
defparam \Decoder2~13 .lut_mask = 64'h0000000000030003;
defparam \Decoder2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N51
cyclonev_lcell_comb \regBusy_D~46 (
// Equation(s):
// \regBusy_D~46_combout  = ( \Selector14~0_combout  & ( (\Selector12~0_combout  & (\Selector11~0_combout  & (\Selector13~0_combout  & !\myPll|pll100_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~46 .extended_lut = "off";
defparam \regBusy_D~46 .lut_mask = 64'h0000000001000100;
defparam \regBusy_D~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \regBusy_D~47 (
// Equation(s):
// \regBusy_D~47_combout  = ( \Selector12~0_combout  & ( \Selector11~0_combout  & ( (\Selector13~0_combout  & \Selector14~0_combout ) ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(!\Selector12~0_combout ),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~47 .extended_lut = "off";
defparam \regBusy_D~47 .lut_mask = 64'h0000000000000505;
defparam \regBusy_D~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N45
cyclonev_lcell_comb \regBusy_D~48 (
// Equation(s):
// \regBusy_D~48_combout  = ( \regBusy_D~47_combout  & ( ((!\Decoder2~13_combout  & (!\regBusy_D~46_combout  & regBusy_D[15]))) # (\regBusy_D~3_combout ) ) ) # ( !\regBusy_D~47_combout  & ( (!\Decoder2~13_combout  & (regBusy_D[15] & ((!\regBusy_D~46_combout 
// ) # (\regBusy_D~3_combout )))) ) )

	.dataa(!\regBusy_D~3_combout ),
	.datab(!\Decoder2~13_combout ),
	.datac(!\regBusy_D~46_combout ),
	.datad(!regBusy_D[15]),
	.datae(gnd),
	.dataf(!\regBusy_D~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~48 .extended_lut = "off";
defparam \regBusy_D~48 .lut_mask = 64'h00C400C455D555D5;
defparam \regBusy_D~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N47
dffeas \regBusy_D[15] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[15] .is_wysiwyg = "true";
defparam \regBusy_D[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N39
cyclonev_lcell_comb \regBusy_D~25 (
// Equation(s):
// \regBusy_D~25_combout  = (\Selector11~0_combout  & !\Selector13~0_combout )

	.dataa(!\Selector11~0_combout ),
	.datab(gnd),
	.datac(!\Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~25 .extended_lut = "off";
defparam \regBusy_D~25 .lut_mask = 64'h5050505050505050;
defparam \regBusy_D~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \regBusy_D~38 (
// Equation(s):
// \regBusy_D~38_combout  = ( \regBusy_D~25_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\Selector12~0_combout  & !\Selector14~0_combout )) ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~38 .extended_lut = "off";
defparam \regBusy_D~38 .lut_mask = 64'h000000000C000C00;
defparam \regBusy_D~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \Decoder2~11 (
// Equation(s):
// \Decoder2~11_combout  = ( \wregno_ML[3]~DUPLICATE_q  & ( \always14~0_combout  & ( (!wregno_ML[0] & (!wregno_ML[1] & wregno_ML[2])) ) ) )

	.dataa(!wregno_ML[0]),
	.datab(!wregno_ML[1]),
	.datac(!wregno_ML[2]),
	.datad(gnd),
	.datae(!\wregno_ML[3]~DUPLICATE_q ),
	.dataf(!\always14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~11 .extended_lut = "off";
defparam \Decoder2~11 .lut_mask = 64'h0000000000000808;
defparam \Decoder2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N2
dffeas \regBusy_D[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[12] .is_wysiwyg = "true";
defparam \regBusy_D[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N9
cyclonev_lcell_comb \regBusy_D~39 (
// Equation(s):
// \regBusy_D~39_combout  = ( \Selector12~0_combout  & ( (\regBusy_D~25_combout  & !\Selector14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regBusy_D~25_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~39 .extended_lut = "off";
defparam \regBusy_D~39 .lut_mask = 64'h000000000F000F00;
defparam \regBusy_D~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \regBusy_D~40 (
// Equation(s):
// \regBusy_D~40_combout  = ( \regBusy_D~39_combout  & ( ((!\regBusy_D~38_combout  & (!\Decoder2~11_combout  & regBusy_D[12]))) # (\regBusy_D~3_combout ) ) ) # ( !\regBusy_D~39_combout  & ( (!\Decoder2~11_combout  & (regBusy_D[12] & ((!\regBusy_D~38_combout 
// ) # (\regBusy_D~3_combout )))) ) )

	.dataa(!\regBusy_D~3_combout ),
	.datab(!\regBusy_D~38_combout ),
	.datac(!\Decoder2~11_combout ),
	.datad(!regBusy_D[12]),
	.datae(gnd),
	.dataf(!\regBusy_D~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~40 .extended_lut = "off";
defparam \regBusy_D~40 .lut_mask = 64'h00D000D055D555D5;
defparam \regBusy_D~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \regBusy_D[12]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \regBusy_D~44 (
// Equation(s):
// \regBusy_D~44_combout  = ( \Selector12~0_combout  & ( (\Selector11~0_combout  & (\Selector13~0_combout  & !\Selector14~0_combout )) ) )

	.dataa(!\Selector11~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~44 .extended_lut = "off";
defparam \regBusy_D~44 .lut_mask = 64'h0000000010101010;
defparam \regBusy_D~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N6
cyclonev_lcell_comb \regBusy_D~43 (
// Equation(s):
// \regBusy_D~43_combout  = ( !\Selector14~0_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (\Selector11~0_combout  & (\Selector12~0_combout  & \Selector13~0_combout ))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~43 .extended_lut = "off";
defparam \regBusy_D~43 .lut_mask = 64'h0002000200000000;
defparam \regBusy_D~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N18
cyclonev_lcell_comb \Decoder2~12 (
// Equation(s):
// \Decoder2~12_combout  = ( wregno_ML[2] & ( \always14~0_combout  & ( (\wregno_ML[3]~DUPLICATE_q  & (wregno_ML[1] & !wregno_ML[0])) ) ) )

	.dataa(!\wregno_ML[3]~DUPLICATE_q ),
	.datab(!wregno_ML[1]),
	.datac(!wregno_ML[0]),
	.datad(gnd),
	.datae(!wregno_ML[2]),
	.dataf(!\always14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~12 .extended_lut = "off";
defparam \Decoder2~12 .lut_mask = 64'h0000000000001010;
defparam \Decoder2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \regBusy_D~45 (
// Equation(s):
// \regBusy_D~45_combout  = ( regBusy_D[14] & ( \regBusy_D~3_combout  & ( (!\Decoder2~12_combout ) # (\regBusy_D~44_combout ) ) ) ) # ( !regBusy_D[14] & ( \regBusy_D~3_combout  & ( \regBusy_D~44_combout  ) ) ) # ( regBusy_D[14] & ( !\regBusy_D~3_combout  & ( 
// (!\regBusy_D~43_combout  & !\Decoder2~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regBusy_D~44_combout ),
	.datac(!\regBusy_D~43_combout ),
	.datad(!\Decoder2~12_combout ),
	.datae(!regBusy_D[14]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~45 .extended_lut = "off";
defparam \regBusy_D~45 .lut_mask = 64'h0000F0003333FF33;
defparam \regBusy_D~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \regBusy_D[14] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[14] .is_wysiwyg = "true";
defparam \regBusy_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N15
cyclonev_lcell_comb \regBusy_D~41 (
// Equation(s):
// \regBusy_D~41_combout  = ( \wregno_ML[3]~DUPLICATE_q  & ( (regBusy_D[13] & (((!wregno_ML[2]) # (!\Decoder2~1_combout )) # (wregno_ML[1]))) ) ) # ( !\wregno_ML[3]~DUPLICATE_q  & ( regBusy_D[13] ) )

	.dataa(!wregno_ML[1]),
	.datab(!wregno_ML[2]),
	.datac(!regBusy_D[13]),
	.datad(!\Decoder2~1_combout ),
	.datae(gnd),
	.dataf(!\wregno_ML[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~41 .extended_lut = "off";
defparam \regBusy_D~41 .lut_mask = 64'h0F0F0F0F0F0D0F0D;
defparam \regBusy_D~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \regBusy_D~42 (
// Equation(s):
// \regBusy_D~42_combout  = ( \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( \regBusy_D~3_combout  & ( ((\Selector14~0_combout  & (\regBusy_D~25_combout  & \Selector12~0_combout ))) # (\regBusy_D~41_combout ) ) ) ) # ( 
// \myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( !\regBusy_D~3_combout  & ( \regBusy_D~41_combout  ) ) ) # ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( !\regBusy_D~3_combout  & ( (\regBusy_D~41_combout  & ((!\Selector14~0_combout ) # 
// ((!\regBusy_D~25_combout ) # (!\Selector12~0_combout )))) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\regBusy_D~25_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\regBusy_D~41_combout ),
	.datae(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~42 .extended_lut = "off";
defparam \regBusy_D~42 .lut_mask = 64'h00FE00FF000001FF;
defparam \regBusy_D~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N26
dffeas \regBusy_D[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regBusy_D~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[13] .is_wysiwyg = "true";
defparam \regBusy_D[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N45
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[15] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[14] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[13] ) ) ) # 
// ( !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( \regBusy_D[12]~DUPLICATE_q  ) ) )

	.dataa(!regBusy_D[15]),
	.datab(!\regBusy_D[12]~DUPLICATE_q ),
	.datac(!regBusy_D[14]),
	.datad(!regBusy_D[13]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \regBusy_D~19 (
// Equation(s):
// \regBusy_D~19_combout  = ( \Selector12~0_combout  & ( (\Selector13~0_combout  & !\Selector11~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~19 .extended_lut = "off";
defparam \regBusy_D~19 .lut_mask = 64'h0000000030303030;
defparam \regBusy_D~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \regBusy_D~20 (
// Equation(s):
// \regBusy_D~20_combout  = ( \always14~0_combout  & ( regBusy_D[6] & ( (!wregno_ML[1]) # ((!wregno_ML[2]) # ((\wregno_ML[3]~DUPLICATE_q ) # (wregno_ML[0]))) ) ) ) # ( !\always14~0_combout  & ( regBusy_D[6] ) )

	.dataa(!wregno_ML[1]),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[0]),
	.datad(!\wregno_ML[3]~DUPLICATE_q ),
	.datae(!\always14~0_combout ),
	.dataf(!regBusy_D[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~20 .extended_lut = "off";
defparam \regBusy_D~20 .lut_mask = 64'h00000000FFFFEFFF;
defparam \regBusy_D~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \regBusy_D~21 (
// Equation(s):
// \regBusy_D~21_combout  = ( \WideOr15~0_combout  & ( \isnop_D~0_combout  & ( (\regBusy_D~20_combout  & (((!\regBusy_D~19_combout ) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0])) # (\Selector14~0_combout ))) ) ) ) # ( !\WideOr15~0_combout  & ( 
// \isnop_D~0_combout  & ( (\regBusy_D~20_combout  & (((!\regBusy_D~19_combout ) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0])) # (\Selector14~0_combout ))) ) ) ) # ( \WideOr15~0_combout  & ( !\isnop_D~0_combout  & ( (!\Selector14~0_combout  & 
// ((!\regBusy_D~19_combout  & (\regBusy_D~20_combout )) # (\regBusy_D~19_combout  & ((\myPll|pll100_inst|altera_pll_i|locked_wire [0]))))) # (\Selector14~0_combout  & (((\regBusy_D~20_combout )))) ) ) ) # ( !\WideOr15~0_combout  & ( !\isnop_D~0_combout  & ( 
// (\regBusy_D~20_combout  & (((!\regBusy_D~19_combout ) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0])) # (\Selector14~0_combout ))) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\regBusy_D~19_combout ),
	.datac(!\regBusy_D~20_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(!\WideOr15~0_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~21 .extended_lut = "off";
defparam \regBusy_D~21 .lut_mask = 64'h0D0F0D2F0D0F0D0F;
defparam \regBusy_D~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N32
dffeas \regBusy_D[6] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[6] .is_wysiwyg = "true";
defparam \regBusy_D[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N3
cyclonev_lcell_comb \regBusy_D~15 (
// Equation(s):
// \regBusy_D~15_combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ( (\Selector14~0_combout  & (!\Selector13~0_combout  & (!\Selector11~0_combout  & \Selector12~0_combout ))) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~15 .extended_lut = "off";
defparam \regBusy_D~15 .lut_mask = 64'h0040004000000000;
defparam \regBusy_D~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \regBusy_D~17 (
// Equation(s):
// \regBusy_D~17_combout  = ( regBusy_D[5] & ( \Decoder2~1_combout  & ( ((!wregno_ML[2]) # (wregno_ML[1])) # (\wregno_ML[3]~DUPLICATE_q ) ) ) ) # ( regBusy_D[5] & ( !\Decoder2~1_combout  ) )

	.dataa(gnd),
	.datab(!\wregno_ML[3]~DUPLICATE_q ),
	.datac(!wregno_ML[2]),
	.datad(!wregno_ML[1]),
	.datae(!regBusy_D[5]),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~17 .extended_lut = "off";
defparam \regBusy_D~17 .lut_mask = 64'h0000FFFF0000F3FF;
defparam \regBusy_D~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \regBusy_D~16 (
// Equation(s):
// \regBusy_D~16_combout  = ( !\Selector13~0_combout  & ( (\Selector14~0_combout  & (\Selector12~0_combout  & !\Selector11~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(gnd),
	.datac(!\Selector12~0_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~16 .extended_lut = "off";
defparam \regBusy_D~16 .lut_mask = 64'h0500050000000000;
defparam \regBusy_D~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \regBusy_D~18 (
// Equation(s):
// \regBusy_D~18_combout  = ( \regBusy_D~16_combout  & ( \isnop_D~0_combout  & ( (!\regBusy_D~15_combout  & \regBusy_D~17_combout ) ) ) ) # ( !\regBusy_D~16_combout  & ( \isnop_D~0_combout  & ( (!\regBusy_D~15_combout  & \regBusy_D~17_combout ) ) ) ) # ( 
// \regBusy_D~16_combout  & ( !\isnop_D~0_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (((!\regBusy_D~15_combout  & \regBusy_D~17_combout )))) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & (((!\regBusy_D~15_combout  & 
// \regBusy_D~17_combout )) # (\WideOr15~0_combout ))) ) ) ) # ( !\regBusy_D~16_combout  & ( !\isnop_D~0_combout  & ( (\regBusy_D~17_combout  & ((!\regBusy_D~15_combout ) # ((\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \WideOr15~0_combout )))) ) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\WideOr15~0_combout ),
	.datac(!\regBusy_D~15_combout ),
	.datad(!\regBusy_D~17_combout ),
	.datae(!\regBusy_D~16_combout ),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~18 .extended_lut = "off";
defparam \regBusy_D~18 .lut_mask = 64'h00F111F100F000F0;
defparam \regBusy_D~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N55
dffeas \regBusy_D[5] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[5] .is_wysiwyg = "true";
defparam \regBusy_D[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N21
cyclonev_lcell_comb \regBusy_D~22 (
// Equation(s):
// \regBusy_D~22_combout  = ( \regBusy_D~19_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \Selector14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~22 .extended_lut = "off";
defparam \regBusy_D~22 .lut_mask = 64'h0000000000F000F0;
defparam \regBusy_D~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = ( wregno_ML[2] & ( (\Decoder2~1_combout  & (wregno_ML[1] & !\wregno_ML[3]~DUPLICATE_q )) ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(!wregno_ML[1]),
	.datac(!\wregno_ML[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_ML[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~6 .extended_lut = "off";
defparam \Decoder2~6 .lut_mask = 64'h0000000010101010;
defparam \Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \regBusy_D~24 (
// Equation(s):
// \regBusy_D~24_combout  = ( regBusy_D[7] & ( \regBusy_D~3_combout  & ( (!\Decoder2~6_combout ) # ((\regBusy_D~19_combout  & \Selector14~0_combout )) ) ) ) # ( !regBusy_D[7] & ( \regBusy_D~3_combout  & ( (\regBusy_D~19_combout  & \Selector14~0_combout ) ) ) 
// ) # ( regBusy_D[7] & ( !\regBusy_D~3_combout  & ( (!\regBusy_D~22_combout  & !\Decoder2~6_combout ) ) ) )

	.dataa(!\regBusy_D~22_combout ),
	.datab(!\regBusy_D~19_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Decoder2~6_combout ),
	.datae(!regBusy_D[7]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~24 .extended_lut = "off";
defparam \regBusy_D~24 .lut_mask = 64'h0000AA000303FF03;
defparam \regBusy_D~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N38
dffeas \regBusy_D[7] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[7] .is_wysiwyg = "true";
defparam \regBusy_D[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( !\wregno_ML[3]~DUPLICATE_q  & ( (!wregno_ML[1] & (wregno_ML[2] & (!wregno_ML[0] & \always14~0_combout ))) ) )

	.dataa(!wregno_ML[1]),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[0]),
	.datad(!\always14~0_combout ),
	.datae(gnd),
	.dataf(!\wregno_ML[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h0020002000000000;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \regBusy_D~13 (
// Equation(s):
// \regBusy_D~13_combout  = ( !\Selector13~0_combout  & ( (!\Selector11~0_combout  & (!\Selector14~0_combout  & \Selector12~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~13 .extended_lut = "off";
defparam \regBusy_D~13 .lut_mask = 64'h00C000C000000000;
defparam \regBusy_D~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \regBusy_D~14 (
// Equation(s):
// \regBusy_D~14_combout  = ( regBusy_D[4] & ( \isnop_D~0_combout  & ( (!\Decoder2~5_combout  & ((!\regBusy_D~13_combout ) # (\myPll|pll100_inst|altera_pll_i|locked_wire [0]))) ) ) ) # ( regBusy_D[4] & ( !\isnop_D~0_combout  & ( (!\regBusy_D~13_combout  & 
// (!\Decoder2~5_combout )) # (\regBusy_D~13_combout  & (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\Decoder2~5_combout ) # (\WideOr15~0_combout )))) ) ) ) # ( !regBusy_D[4] & ( !\isnop_D~0_combout  & ( (\regBusy_D~13_combout  & 
// (\WideOr15~0_combout  & \myPll|pll100_inst|altera_pll_i|locked_wire [0])) ) ) )

	.dataa(!\Decoder2~5_combout ),
	.datab(!\regBusy_D~13_combout ),
	.datac(!\WideOr15~0_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(!regBusy_D[4]),
	.dataf(!\isnop_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~14 .extended_lut = "off";
defparam \regBusy_D~14 .lut_mask = 64'h000388AB000088AA;
defparam \regBusy_D~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N49
dffeas \regBusy_D[4] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[4] .is_wysiwyg = "true";
defparam \regBusy_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N3
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[7] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[6] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[5] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[4] ) ) )

	.dataa(!regBusy_D[6]),
	.datab(!regBusy_D[5]),
	.datac(!regBusy_D[7]),
	.datad(!regBusy_D[4]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \regBusy_D~36 (
// Equation(s):
// \regBusy_D~36_combout  = ( \Selector14~0_combout  & ( (!\Selector12~0_combout  & (\Selector13~0_combout  & \Selector11~0_combout )) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~36 .extended_lut = "off";
defparam \regBusy_D~36 .lut_mask = 64'h0000000002020202;
defparam \regBusy_D~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N39
cyclonev_lcell_comb \regBusy_D~35 (
// Equation(s):
// \regBusy_D~35_combout  = ( \Selector11~0_combout  & ( (!\Selector12~0_combout  & (\Selector13~0_combout  & (\Selector14~0_combout  & !\myPll|pll100_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~35 .extended_lut = "off";
defparam \regBusy_D~35 .lut_mask = 64'h0000000002000200;
defparam \regBusy_D~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N36
cyclonev_lcell_comb \Decoder2~10 (
// Equation(s):
// \Decoder2~10_combout  = ( !wregno_ML[2] & ( wregno_ML[1] & ( (\Decoder2~1_combout  & \wregno_ML[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\Decoder2~1_combout ),
	.datac(!\wregno_ML[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!wregno_ML[2]),
	.dataf(!wregno_ML[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~10 .extended_lut = "off";
defparam \Decoder2~10 .lut_mask = 64'h0000000003030000;
defparam \Decoder2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \regBusy_D~37 (
// Equation(s):
// \regBusy_D~37_combout  = ( regBusy_D[11] & ( \regBusy_D~3_combout  & ( (!\Decoder2~10_combout ) # (\regBusy_D~36_combout ) ) ) ) # ( !regBusy_D[11] & ( \regBusy_D~3_combout  & ( \regBusy_D~36_combout  ) ) ) # ( regBusy_D[11] & ( !\regBusy_D~3_combout  & ( 
// (!\regBusy_D~35_combout  & !\Decoder2~10_combout ) ) ) )

	.dataa(!\regBusy_D~36_combout ),
	.datab(!\regBusy_D~35_combout ),
	.datac(!\Decoder2~10_combout ),
	.datad(gnd),
	.datae(!regBusy_D[11]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~37 .extended_lut = "off";
defparam \regBusy_D~37 .lut_mask = 64'h0000C0C05555F5F5;
defparam \regBusy_D~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N56
dffeas \regBusy_D[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[11] .is_wysiwyg = "true";
defparam \regBusy_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N21
cyclonev_lcell_comb \regBusy_D~26 (
// Equation(s):
// \regBusy_D~26_combout  = ( !\Selector12~0_combout  & ( (\regBusy_D~25_combout  & (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\Selector14~0_combout )) ) )

	.dataa(!\regBusy_D~25_combout ),
	.datab(gnd),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~26 .extended_lut = "off";
defparam \regBusy_D~26 .lut_mask = 64'h5000500000000000;
defparam \regBusy_D~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = ( \always14~0_combout  & ( (!wregno_ML[1] & (!wregno_ML[2] & (wregno_ML[3] & !wregno_ML[0]))) ) )

	.dataa(!wregno_ML[1]),
	.datab(!wregno_ML[2]),
	.datac(!wregno_ML[3]),
	.datad(!wregno_ML[0]),
	.datae(!\always14~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~7 .extended_lut = "off";
defparam \Decoder2~7 .lut_mask = 64'h0000080000000800;
defparam \Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \regBusy_D~27 (
// Equation(s):
// \regBusy_D~27_combout  = ( \regBusy_D~25_combout  & ( (!\Selector14~0_combout  & !\Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector14~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\regBusy_D~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~27 .extended_lut = "off";
defparam \regBusy_D~27 .lut_mask = 64'h00000000F000F000;
defparam \regBusy_D~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \regBusy_D~28 (
// Equation(s):
// \regBusy_D~28_combout  = ( \regBusy_D~27_combout  & ( ((!\regBusy_D~26_combout  & (!\Decoder2~7_combout  & regBusy_D[8]))) # (\regBusy_D~3_combout ) ) ) # ( !\regBusy_D~27_combout  & ( (!\Decoder2~7_combout  & (regBusy_D[8] & ((!\regBusy_D~26_combout ) # 
// (\regBusy_D~3_combout )))) ) )

	.dataa(!\regBusy_D~26_combout ),
	.datab(!\Decoder2~7_combout ),
	.datac(!\regBusy_D~3_combout ),
	.datad(!regBusy_D[8]),
	.datae(gnd),
	.dataf(!\regBusy_D~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~28 .extended_lut = "off";
defparam \regBusy_D~28 .lut_mask = 64'h008C008C0F8F0F8F;
defparam \regBusy_D~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \regBusy_D[8] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[8] .is_wysiwyg = "true";
defparam \regBusy_D[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \regBusy_D~32 (
// Equation(s):
// \regBusy_D~32_combout  = ( !\Selector12~0_combout  & ( (\Selector11~0_combout  & (\Selector13~0_combout  & (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & !\Selector14~0_combout ))) ) )

	.dataa(!\Selector11~0_combout ),
	.datab(!\Selector13~0_combout ),
	.datac(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~32 .extended_lut = "off";
defparam \regBusy_D~32 .lut_mask = 64'h1000100000000000;
defparam \regBusy_D~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N39
cyclonev_lcell_comb \regBusy_D~33 (
// Equation(s):
// \regBusy_D~33_combout  = ( \Selector13~0_combout  & ( (!\Selector14~0_combout  & (\Selector11~0_combout  & !\Selector12~0_combout )) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(gnd),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~33 .extended_lut = "off";
defparam \regBusy_D~33 .lut_mask = 64'h000000000A000A00;
defparam \regBusy_D~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \Decoder2~9 (
// Equation(s):
// \Decoder2~9_combout  = ( wregno_ML[1] & ( !wregno_ML[0] & ( (\wregno_ML[3]~DUPLICATE_q  & (!wregno_ML[2] & \always14~0_combout )) ) ) )

	.dataa(!\wregno_ML[3]~DUPLICATE_q ),
	.datab(!wregno_ML[2]),
	.datac(!\always14~0_combout ),
	.datad(gnd),
	.datae(!wregno_ML[1]),
	.dataf(!wregno_ML[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~9 .extended_lut = "off";
defparam \Decoder2~9 .lut_mask = 64'h0000040400000000;
defparam \Decoder2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \regBusy_D~34 (
// Equation(s):
// \regBusy_D~34_combout  = ( regBusy_D[10] & ( \regBusy_D~3_combout  & ( (!\Decoder2~9_combout ) # (\regBusy_D~33_combout ) ) ) ) # ( !regBusy_D[10] & ( \regBusy_D~3_combout  & ( \regBusy_D~33_combout  ) ) ) # ( regBusy_D[10] & ( !\regBusy_D~3_combout  & ( 
// (!\regBusy_D~32_combout  & !\Decoder2~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regBusy_D~32_combout ),
	.datac(!\regBusy_D~33_combout ),
	.datad(!\Decoder2~9_combout ),
	.datae(!regBusy_D[10]),
	.dataf(!\regBusy_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~34 .extended_lut = "off";
defparam \regBusy_D~34 .lut_mask = 64'h0000CC000F0FFF0F;
defparam \regBusy_D~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \regBusy_D[10] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[10] .is_wysiwyg = "true";
defparam \regBusy_D[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \regBusy_D~29 (
// Equation(s):
// \regBusy_D~29_combout  = ( \Selector14~0_combout  & ( !\Selector12~0_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \regBusy_D~25_combout ) ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regBusy_D~25_combout ),
	.datad(gnd),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~29 .extended_lut = "off";
defparam \regBusy_D~29 .lut_mask = 64'h00000C0C00000000;
defparam \regBusy_D~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = ( \wregno_ML[3]~DUPLICATE_q  & ( (!wregno_ML[1] & (!wregno_ML[2] & \Decoder2~1_combout )) ) )

	.dataa(!wregno_ML[1]),
	.datab(gnd),
	.datac(!wregno_ML[2]),
	.datad(!\Decoder2~1_combout ),
	.datae(gnd),
	.dataf(!\wregno_ML[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~8 .extended_lut = "off";
defparam \Decoder2~8 .lut_mask = 64'h0000000000A000A0;
defparam \Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N15
cyclonev_lcell_comb \regBusy_D~30 (
// Equation(s):
// \regBusy_D~30_combout  = ( !\Selector12~0_combout  & ( (\regBusy_D~25_combout  & \Selector14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regBusy_D~25_combout ),
	.datad(!\Selector14~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~30 .extended_lut = "off";
defparam \regBusy_D~30 .lut_mask = 64'h000F000F00000000;
defparam \regBusy_D~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \regBusy_D~31 (
// Equation(s):
// \regBusy_D~31_combout  = ( \regBusy_D~30_combout  & ( ((!\regBusy_D~29_combout  & (!\Decoder2~8_combout  & regBusy_D[9]))) # (\regBusy_D~3_combout ) ) ) # ( !\regBusy_D~30_combout  & ( (!\Decoder2~8_combout  & (regBusy_D[9] & ((!\regBusy_D~29_combout ) # 
// (\regBusy_D~3_combout )))) ) )

	.dataa(!\regBusy_D~29_combout ),
	.datab(!\Decoder2~8_combout ),
	.datac(!\regBusy_D~3_combout ),
	.datad(!regBusy_D[9]),
	.datae(gnd),
	.dataf(!\regBusy_D~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regBusy_D~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regBusy_D~31 .extended_lut = "off";
defparam \regBusy_D~31 .lut_mask = 64'h008C008C0F8F0F8F;
defparam \regBusy_D~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \regBusy_D[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regBusy_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[9] .is_wysiwyg = "true";
defparam \regBusy_D[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N33
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[11] ) ) ) # ( !\Selector14~0_combout  & ( \Selector13~0_combout  & ( regBusy_D[10] ) ) ) # ( \Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[9] ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector13~0_combout  & ( regBusy_D[8] ) ) )

	.dataa(!regBusy_D[11]),
	.datab(!regBusy_D[8]),
	.datac(!regBusy_D[10]),
	.datad(!regBusy_D[9]),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~1_combout  & ( \Mux2~2_combout  & ( (!\Selector12~0_combout  & (((\Selector11~0_combout )) # (\Mux2~0_combout ))) # (\Selector12~0_combout  & (((!\Selector11~0_combout ) # (\Mux2~3_combout )))) ) ) ) # ( !\Mux2~1_combout  & ( 
// \Mux2~2_combout  & ( (!\Selector12~0_combout  & (((\Selector11~0_combout )) # (\Mux2~0_combout ))) # (\Selector12~0_combout  & (((\Selector11~0_combout  & \Mux2~3_combout )))) ) ) ) # ( \Mux2~1_combout  & ( !\Mux2~2_combout  & ( (!\Selector12~0_combout  & 
// (\Mux2~0_combout  & (!\Selector11~0_combout ))) # (\Selector12~0_combout  & (((!\Selector11~0_combout ) # (\Mux2~3_combout )))) ) ) ) # ( !\Mux2~1_combout  & ( !\Mux2~2_combout  & ( (!\Selector12~0_combout  & (\Mux2~0_combout  & (!\Selector11~0_combout 
// ))) # (\Selector12~0_combout  & (((\Selector11~0_combout  & \Mux2~3_combout )))) ) ) )

	.dataa(!\Selector12~0_combout ),
	.datab(!\Mux2~0_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Mux2~3_combout ),
	.datae(!\Mux2~1_combout ),
	.dataf(!\Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h202570752A2F7A7F;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \pcpred_FL~0 (
// Equation(s):
// \pcpred_FL~0_combout  = ( \Mux2~4_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # ((\always3~3_combout  & !\WideOr15~0_combout )) ) ) # ( !\Mux2~4_combout  & ( (!\myPll|pll100_inst|altera_pll_i|locked_wire [0]) # (\always3~3_combout ) ) 
// )

	.dataa(!\always3~3_combout ),
	.datab(gnd),
	.datac(!\WideOr15~0_combout ),
	.datad(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_FL~0 .extended_lut = "off";
defparam \pcpred_FL~0 .lut_mask = 64'hFF55FF55FF50FF50;
defparam \pcpred_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \inst_FL[27]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \inst_FL[29]~DUPLICATE_q  & ( (\inst_FL[27]~DUPLICATE_q  & (!\inst_FL[28]~DUPLICATE_q  & !inst_FL[26])) ) )

	.dataa(gnd),
	.datab(!\inst_FL[27]~DUPLICATE_q ),
	.datac(!\inst_FL[28]~DUPLICATE_q ),
	.datad(!inst_FL[26]),
	.datae(gnd),
	.dataf(!\inst_FL[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h0000000030003000;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N14
dffeas \inst_FL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FL~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[1] .is_wysiwyg = "true";
defparam \inst_FL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( inst_FL[0] & ( inst_FL[1] & ( regBusy_D[15] ) ) ) # ( !inst_FL[0] & ( inst_FL[1] & ( regBusy_D[14] ) ) ) # ( inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[13] ) ) ) # ( !inst_FL[0] & ( !inst_FL[1] & ( \regBusy_D[12]~DUPLICATE_q  ) ) )

	.dataa(!regBusy_D[15]),
	.datab(!\regBusy_D[12]~DUPLICATE_q ),
	.datac(!regBusy_D[13]),
	.datad(!regBusy_D[14]),
	.datae(!inst_FL[0]),
	.dataf(!inst_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( inst_FL[0] & ( inst_FL[1] & ( regBusy_D[11] ) ) ) # ( !inst_FL[0] & ( inst_FL[1] & ( regBusy_D[10] ) ) ) # ( inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[9] ) ) ) # ( !inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[8] ) ) )

	.dataa(!regBusy_D[11]),
	.datab(!regBusy_D[8]),
	.datac(!regBusy_D[9]),
	.datad(!regBusy_D[10]),
	.datae(!inst_FL[0]),
	.dataf(!inst_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( inst_FL[0] & ( inst_FL[1] & ( regBusy_D[7] ) ) ) # ( !inst_FL[0] & ( inst_FL[1] & ( regBusy_D[6] ) ) ) # ( inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[5] ) ) ) # ( !inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[4] ) ) )

	.dataa(!regBusy_D[6]),
	.datab(!regBusy_D[5]),
	.datac(!regBusy_D[4]),
	.datad(!regBusy_D[7]),
	.datae(!inst_FL[0]),
	.dataf(!inst_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( inst_FL[0] & ( inst_FL[1] & ( regBusy_D[3] ) ) ) # ( !inst_FL[0] & ( inst_FL[1] & ( regBusy_D[2] ) ) ) # ( inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[1] ) ) ) # ( !inst_FL[0] & ( !inst_FL[1] & ( regBusy_D[0] ) ) )

	.dataa(!regBusy_D[3]),
	.datab(!regBusy_D[1]),
	.datac(!regBusy_D[2]),
	.datad(!regBusy_D[0]),
	.datae(!inst_FL[0]),
	.dataf(!inst_FL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~1_combout  & ( \Mux1~0_combout  & ( (!inst_FL[3]) # ((!inst_FL[2] & ((\Mux1~2_combout ))) # (inst_FL[2] & (\Mux1~3_combout ))) ) ) ) # ( !\Mux1~1_combout  & ( \Mux1~0_combout  & ( (!inst_FL[2] & (((!inst_FL[3]) # 
// (\Mux1~2_combout )))) # (inst_FL[2] & (\Mux1~3_combout  & ((inst_FL[3])))) ) ) ) # ( \Mux1~1_combout  & ( !\Mux1~0_combout  & ( (!inst_FL[2] & (((\Mux1~2_combout  & inst_FL[3])))) # (inst_FL[2] & (((!inst_FL[3])) # (\Mux1~3_combout ))) ) ) ) # ( 
// !\Mux1~1_combout  & ( !\Mux1~0_combout  & ( (inst_FL[3] & ((!inst_FL[2] & ((\Mux1~2_combout ))) # (inst_FL[2] & (\Mux1~3_combout )))) ) ) )

	.dataa(!inst_FL[2]),
	.datab(!\Mux1~3_combout ),
	.datac(!\Mux1~2_combout ),
	.datad(!inst_FL[3]),
	.datae(!\Mux1~1_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( regBusy_D[5] & ( regBusy_D[6] & ( (!inst_FL[4] & (((regBusy_D[4])) # (inst_FL[5]))) # (inst_FL[4] & ((!inst_FL[5]) # ((regBusy_D[7])))) ) ) ) # ( !regBusy_D[5] & ( regBusy_D[6] & ( (!inst_FL[4] & (((regBusy_D[4])) # (inst_FL[5]))) # 
// (inst_FL[4] & (inst_FL[5] & (regBusy_D[7]))) ) ) ) # ( regBusy_D[5] & ( !regBusy_D[6] & ( (!inst_FL[4] & (!inst_FL[5] & ((regBusy_D[4])))) # (inst_FL[4] & ((!inst_FL[5]) # ((regBusy_D[7])))) ) ) ) # ( !regBusy_D[5] & ( !regBusy_D[6] & ( (!inst_FL[4] & 
// (!inst_FL[5] & ((regBusy_D[4])))) # (inst_FL[4] & (inst_FL[5] & (regBusy_D[7]))) ) ) )

	.dataa(!inst_FL[4]),
	.datab(!inst_FL[5]),
	.datac(!regBusy_D[7]),
	.datad(!regBusy_D[4]),
	.datae(!regBusy_D[5]),
	.dataf(!regBusy_D[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( inst_FL[5] & ( regBusy_D[13] & ( (!inst_FL[4] & (regBusy_D[14])) # (inst_FL[4] & ((regBusy_D[15]))) ) ) ) # ( !inst_FL[5] & ( regBusy_D[13] & ( (regBusy_D[12]) # (inst_FL[4]) ) ) ) # ( inst_FL[5] & ( !regBusy_D[13] & ( (!inst_FL[4] & 
// (regBusy_D[14])) # (inst_FL[4] & ((regBusy_D[15]))) ) ) ) # ( !inst_FL[5] & ( !regBusy_D[13] & ( (!inst_FL[4] & regBusy_D[12]) ) ) )

	.dataa(!inst_FL[4]),
	.datab(!regBusy_D[14]),
	.datac(!regBusy_D[12]),
	.datad(!regBusy_D[15]),
	.datae(!inst_FL[5]),
	.dataf(!regBusy_D[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h0A0A22775F5F2277;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N20
dffeas \regBusy_D[2]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N3
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regBusy_D[2]~DUPLICATE_q  & ( regBusy_D[3] & ( ((!inst_FL[4] & (regBusy_D[0])) # (inst_FL[4] & ((regBusy_D[1])))) # (inst_FL[5]) ) ) ) # ( !\regBusy_D[2]~DUPLICATE_q  & ( regBusy_D[3] & ( (!inst_FL[5] & ((!inst_FL[4] & 
// (regBusy_D[0])) # (inst_FL[4] & ((regBusy_D[1]))))) # (inst_FL[5] & (((inst_FL[4])))) ) ) ) # ( \regBusy_D[2]~DUPLICATE_q  & ( !regBusy_D[3] & ( (!inst_FL[5] & ((!inst_FL[4] & (regBusy_D[0])) # (inst_FL[4] & ((regBusy_D[1]))))) # (inst_FL[5] & 
// (((!inst_FL[4])))) ) ) ) # ( !\regBusy_D[2]~DUPLICATE_q  & ( !regBusy_D[3] & ( (!inst_FL[5] & ((!inst_FL[4] & (regBusy_D[0])) # (inst_FL[4] & ((regBusy_D[1]))))) ) ) )

	.dataa(!regBusy_D[0]),
	.datab(!inst_FL[5]),
	.datac(!regBusy_D[1]),
	.datad(!inst_FL[4]),
	.datae(!\regBusy_D[2]~DUPLICATE_q ),
	.dataf(!regBusy_D[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h440C770C443F773F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N8
dffeas \regBusy_D[9]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N14
dffeas \regBusy_D[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regBusy_D~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBusy_D[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regBusy_D[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regBusy_D[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( inst_FL[5] & ( regBusy_D[10] & ( (!inst_FL[4]) # (regBusy_D[11]) ) ) ) # ( !inst_FL[5] & ( regBusy_D[10] & ( (!inst_FL[4] & ((\regBusy_D[8]~DUPLICATE_q ))) # (inst_FL[4] & (\regBusy_D[9]~DUPLICATE_q )) ) ) ) # ( inst_FL[5] & ( 
// !regBusy_D[10] & ( (inst_FL[4] & regBusy_D[11]) ) ) ) # ( !inst_FL[5] & ( !regBusy_D[10] & ( (!inst_FL[4] & ((\regBusy_D[8]~DUPLICATE_q ))) # (inst_FL[4] & (\regBusy_D[9]~DUPLICATE_q )) ) ) )

	.dataa(!inst_FL[4]),
	.datab(!\regBusy_D[9]~DUPLICATE_q ),
	.datac(!regBusy_D[11]),
	.datad(!\regBusy_D[8]~DUPLICATE_q ),
	.datae(!inst_FL[5]),
	.dataf(!regBusy_D[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~2_combout  & ( (!inst_FL[6]) # ((!inst_FL[7] & (\Mux0~1_combout )) # (inst_FL[7] & ((\Mux0~3_combout )))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~2_combout  & ( (!inst_FL[6] & (inst_FL[7])) # (inst_FL[6] & 
// ((!inst_FL[7] & (\Mux0~1_combout )) # (inst_FL[7] & ((\Mux0~3_combout ))))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~2_combout  & ( (!inst_FL[6] & (!inst_FL[7])) # (inst_FL[6] & ((!inst_FL[7] & (\Mux0~1_combout )) # (inst_FL[7] & ((\Mux0~3_combout ))))) ) ) 
// ) # ( !\Mux0~0_combout  & ( !\Mux0~2_combout  & ( (inst_FL[6] & ((!inst_FL[7] & (\Mux0~1_combout )) # (inst_FL[7] & ((\Mux0~3_combout ))))) ) ) )

	.dataa(!inst_FL[6]),
	.datab(!inst_FL[7]),
	.datac(!\Mux0~1_combout ),
	.datad(!\Mux0~3_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \always3~3 (
// Equation(s):
// \always3~3_combout  = ( !\Mux0~4_combout  & ( ((!\Mux1~4_combout ) # ((!\always3~0_combout  & !\WideOr1~0_combout ))) # (\inst_FL[31]~DUPLICATE_q ) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\WideOr1~0_combout ),
	.datac(!\inst_FL[31]~DUPLICATE_q ),
	.datad(!\Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~3 .extended_lut = "off";
defparam \always3~3 .lut_mask = 64'hFF8FFF8F00000000;
defparam \always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( PC[13] & ( \Add0~37_sumout  ) ) # ( !PC[13] & ( \Add0~37_sumout  & ( (\always3~3_combout  & (\stall_F~0_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[13] & ( !\Add0~37_sumout  & ( (!\always3~3_combout ) # 
// ((!\stall_F~0_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\always3~3_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\stall_F~0_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[13]),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N27
cyclonev_lcell_comb \pcgood_B[13]~34 (
// Equation(s):
// \pcgood_B[13]~34_combout  = ( \Selector46~25_combout  & ( (!\isbranch_DL~q  & ((\pcgood_B[13]~23_combout ))) # (\isbranch_DL~q  & (\Add3~105_sumout )) ) ) # ( !\Selector46~25_combout  & ( (!\Selector46~23_combout  & (((\pcgood_B[13]~23_combout )))) # 
// (\Selector46~23_combout  & ((!\isbranch_DL~q  & ((\pcgood_B[13]~23_combout ))) # (\isbranch_DL~q  & (\Add3~105_sumout )))) ) )

	.dataa(!\Add3~105_sumout ),
	.datab(!\pcgood_B[13]~23_combout ),
	.datac(!\Selector46~23_combout ),
	.datad(!\isbranch_DL~q ),
	.datae(gnd),
	.dataf(!\Selector46~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~34 .extended_lut = "off";
defparam \pcgood_B[13]~34 .lut_mask = 64'h3335333533553355;
defparam \pcgood_B[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N15
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~17_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & ((\pcgood_B[13]~34_combout ))) # 
// (\isnop_DL~q  & (\PC~17_combout )))) ) )

	.dataa(!\isnop_DL~q ),
	.datab(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC~17_combout ),
	.datad(!\pcgood_B[13]~34_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h0123012303030303;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N16
dffeas \PC[13] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \inst_FL~0 (
// Equation(s):
// \inst_FL~0_combout  = ( !PC[12] & ( !PC[10] & ( (!PC[13] & (!PC[14] & (!PC[11] & !PC[15]))) ) ) )

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!PC[11]),
	.datad(!PC[15]),
	.datae(!PC[12]),
	.dataf(!PC[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~0 .extended_lut = "off";
defparam \inst_FL~0 .lut_mask = 64'h8000000000000000;
defparam \inst_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N24
cyclonev_lcell_comb \inst_FL~1 (
// Equation(s):
// \inst_FL~1_combout  = ( \always3~5_combout  & ( (\inst_FL~0_combout  & (\imem~1_combout  & !\always3~4_combout )) ) )

	.dataa(!\inst_FL~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\always3~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~1 .extended_lut = "off";
defparam \inst_FL~1 .lut_mask = 64'h0000000010101010;
defparam \inst_FL~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( PC[4] & ( PC[3] & ( (\PC[2]~DUPLICATE_q  & ((!PC[7] & ((\PC[5]~DUPLICATE_q ) # (PC[6]))) # (PC[7] & (!PC[6])))) ) ) ) # ( !PC[4] & ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[7] & (!PC[6] & \PC[5]~DUPLICATE_q )) # (PC[7] & (PC[6] & 
// !\PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (((PC[6])) # (PC[7]))) ) ) ) # ( PC[4] & ( !PC[3] & ( (\PC[2]~DUPLICATE_q  & ((!PC[7] & ((\PC[5]~DUPLICATE_q ) # (PC[6]))) # (PC[7] & (!PC[6])))) ) ) ) # ( !PC[4] & ( !PC[3] & ( (\PC[2]~DUPLICATE_q  & 
// (!PC[7] $ (!PC[6]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h1414145417951454;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( !PC[4] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (PC[3]))) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h8282828200000000;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \inst_FL~7 (
// Equation(s):
// \inst_FL~7_combout  = ( \imem~15_combout  & ( (\inst_FL~1_combout  & (((!PC[9] & \imem~64_combout )) # (\imem~0_combout ))) ) ) # ( !\imem~15_combout  & ( (\inst_FL~1_combout  & (!PC[9] & \imem~64_combout )) ) )

	.dataa(!\inst_FL~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~64_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~7 .extended_lut = "off";
defparam \inst_FL~7 .lut_mask = 64'h0404040404550455;
defparam \inst_FL~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \inst_FL[27] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FL[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[27] .is_wysiwyg = "true";
defparam \inst_FL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N21
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( inst_FL[26] & ( (!inst_FL[27] & (!inst_FL[29] & (inst_FL[28] & inst_FL[31]))) ) ) # ( !inst_FL[26] & ( (!inst_FL[27] & (!inst_FL[29] $ (((inst_FL[28] & !inst_FL[31]))))) # (inst_FL[27] & (!inst_FL[29] & (!inst_FL[28] & 
// !inst_FL[31]))) ) )

	.dataa(!inst_FL[27]),
	.datab(!inst_FL[29]),
	.datac(!inst_FL[28]),
	.datad(!inst_FL[31]),
	.datae(gnd),
	.dataf(!inst_FL[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'hC288C28800080008;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = ( !\always3~0_combout  & ( !\WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~1 .extended_lut = "off";
defparam \always3~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N39
cyclonev_lcell_comb \always3~2 (
// Equation(s):
// \always3~2_combout  = ( \always3~1_combout  & ( \Mux2~4_combout  & ( (\Mux0~4_combout ) # (\WideOr15~0_combout ) ) ) ) # ( !\always3~1_combout  & ( \Mux2~4_combout  & ( (((\Mux1~4_combout  & !inst_FL[31])) # (\Mux0~4_combout )) # (\WideOr15~0_combout ) ) 
// ) ) # ( \always3~1_combout  & ( !\Mux2~4_combout  & ( \Mux0~4_combout  ) ) ) # ( !\always3~1_combout  & ( !\Mux2~4_combout  & ( ((\Mux1~4_combout  & !inst_FL[31])) # (\Mux0~4_combout ) ) ) )

	.dataa(!\WideOr15~0_combout ),
	.datab(!\Mux1~4_combout ),
	.datac(!inst_FL[31]),
	.datad(!\Mux0~4_combout ),
	.datae(!\always3~1_combout ),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~2 .extended_lut = "off";
defparam \always3~2 .lut_mask = 64'h30FF00FF75FF55FF;
defparam \always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \isnop_DL~0 (
// Equation(s):
// \isnop_DL~0_combout  = ( \always3~2_combout  & ( \isnop_DL~q  ) ) # ( !\always3~2_combout  & ( \isnop_FL~q  ) )

	.dataa(gnd),
	.datab(!\isnop_FL~q ),
	.datac(gnd),
	.datad(!\isnop_DL~q ),
	.datae(gnd),
	.dataf(!\always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_DL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_DL~0 .extended_lut = "off";
defparam \isnop_DL~0 .lut_mask = 64'h3333333300FF00FF;
defparam \isnop_DL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N14
dffeas isnop_DL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_DL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\regBusy_D~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_DL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_DL.is_wysiwyg = "true";
defparam isnop_DL.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N33
cyclonev_lcell_comb \pcgood_B[9]~28 (
// Equation(s):
// \pcgood_B[9]~28_combout  = ( \pcgood_B[9]~20_combout  & ( (!\isbranch_DL~q ) # (((!\Selector46~23_combout  & !\Selector46~25_combout )) # (\Add3~89_sumout )) ) ) # ( !\pcgood_B[9]~20_combout  & ( (\isbranch_DL~q  & (\Add3~89_sumout  & 
// ((\Selector46~25_combout ) # (\Selector46~23_combout )))) ) )

	.dataa(!\Selector46~23_combout ),
	.datab(!\isbranch_DL~q ),
	.datac(!\Add3~89_sumout ),
	.datad(!\Selector46~25_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~28 .extended_lut = "off";
defparam \pcgood_B[9]~28 .lut_mask = 64'h01030103EFCFEFCF;
defparam \pcgood_B[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( PC[9] & ( \Add0~9_sumout  ) ) # ( !PC[9] & ( \Add0~9_sumout  & ( (\stall_F~0_combout  & (\always3~3_combout  & ((!\WideOr15~0_combout ) # (!\Mux2~4_combout )))) ) ) ) # ( PC[9] & ( !\Add0~9_sumout  & ( (!\stall_F~0_combout ) # 
// ((!\always3~3_combout ) # ((\WideOr15~0_combout  & \Mux2~4_combout ))) ) ) )

	.dataa(!\stall_F~0_combout ),
	.datab(!\WideOr15~0_combout ),
	.datac(!\always3~3_combout ),
	.datad(!\Mux2~4_combout ),
	.datae(!PC[9]),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0000FAFB0504FFFF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & \PC~4_combout ) ) ) # ( !\Equal1~34_combout  & ( (\myPll|pll100_inst|altera_pll_i|locked_wire [0] & ((!\isnop_DL~q  & (\pcgood_B[9]~28_combout )) # (\isnop_DL~q  
// & ((\PC~4_combout ))))) ) )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(!\isnop_DL~q ),
	.datac(!\pcgood_B[9]~28_combout ),
	.datad(!\PC~4_combout ),
	.datae(gnd),
	.dataf(!\Equal1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h0415041500550055;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N49
dffeas \PC[9] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \PC[2]~DUPLICATE_q  & ( (PC[3] & (!\PC[5]~DUPLICATE_q  $ (PC[4]))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (!PC[3] $ (!PC[4]))) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h050A050A50055005;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \PC[5]~DUPLICATE_q  ) # ( !\PC[5]~DUPLICATE_q  & ( ((!PC[4] & \PC[2]~DUPLICATE_q )) # (PC[3]) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h55F555F5FFFFFFFF;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( PC[3] & ( (\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (PC[4]))) ) ) # ( !PC[3] & ( (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & PC[4])) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h0101010123232323;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \inst_FL~40 (
// Equation(s):
// \inst_FL~40_combout  = ( !PC[7] & ( (\inst_FL~1_combout  & ((!PC[9] & (((\imem~11_combout )) # (PC[6]))) # (PC[9] & (!PC[6] & ((!\imem~9_combout )))))) ) ) # ( PC[7] & ( (!PC[9] & (((\inst_FL~1_combout  & ((!PC[6]) # (!\imem~10_combout )))))) ) )

	.dataa(!PC[9]),
	.datab(!PC[6]),
	.datac(!\imem~10_combout ),
	.datad(!\imem~9_combout ),
	.datae(!PC[7]),
	.dataf(!\inst_FL~1_combout ),
	.datag(!\imem~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FL~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FL~40 .extended_lut = "on";
defparam \inst_FL~40 .lut_mask = 64'h000000006E2AA8A8;
defparam \inst_FL~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N37
dffeas \inst_FL[29]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_FL~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N45
cyclonev_lcell_comb \always3~4 (
// Equation(s):
// \always3~4_combout  = ( !\inst_FL[31]~DUPLICATE_q  & ( (\inst_FL[29]~DUPLICATE_q  & (!\inst_FL[27]~DUPLICATE_q  & ((!inst_FL[28]) # (!inst_FL[26])))) ) )

	.dataa(!\inst_FL[29]~DUPLICATE_q ),
	.datab(!\inst_FL[27]~DUPLICATE_q ),
	.datac(!inst_FL[28]),
	.datad(!inst_FL[26]),
	.datae(gnd),
	.dataf(!\inst_FL[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~4 .extended_lut = "off";
defparam \always3~4 .lut_mask = 64'h4440444000000000;
defparam \always3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N9
cyclonev_lcell_comb \stall_F~0 (
// Equation(s):
// \stall_F~0_combout  = (!\always3~4_combout  & \always3~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always3~4_combout ),
	.datad(!\always3~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_F~0 .extended_lut = "off";
defparam \stall_F~0 .lut_mask = 64'h00F000F000F000F0;
defparam \stall_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N33
cyclonev_lcell_comb \isnop_FL~0 (
// Equation(s):
// \isnop_FL~0_combout  = ( \stall_F~0_combout  & ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] ) ) # ( !\stall_F~0_combout  )

	.dataa(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stall_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_FL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_FL~0 .extended_lut = "off";
defparam \isnop_FL~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \isnop_FL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N35
dffeas isnop_FL(
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isnop_FL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pcpred_FL~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_FL~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_FL.is_wysiwyg = "true";
defparam isnop_FL.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \isnop_D~0 (
// Equation(s):
// \isnop_D~0_combout  = ( \Mux2~4_combout  & ( \always3~3_combout  & ( (\WideOr15~0_combout ) # (\isnop_FL~q ) ) ) ) # ( !\Mux2~4_combout  & ( \always3~3_combout  & ( \isnop_FL~q  ) ) ) # ( \Mux2~4_combout  & ( !\always3~3_combout  ) ) # ( !\Mux2~4_combout  
// & ( !\always3~3_combout  ) )

	.dataa(!\isnop_FL~q ),
	.datab(gnd),
	.datac(!\WideOr15~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~4_combout ),
	.dataf(!\always3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_D~0 .extended_lut = "off";
defparam \isnop_D~0 .lut_mask = 64'hFFFFFFFF55555F5F;
defparam \isnop_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \regval2_DL[1]_NEW508_RTM0510 (
// Equation(s):
// \regval2_DL[1]_NEW508_RTM0510~combout  = ( !\myPll|pll100_inst|altera_pll_i|locked_wire [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[1]_NEW508_RTM0510~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[1]_NEW508_RTM0510 .extended_lut = "off";
defparam \regval2_DL[1]_NEW508_RTM0510 .lut_mask = 64'hFFFFFFFF00000000;
defparam \regval2_DL[1]_NEW508_RTM0510 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N12
cyclonev_lcell_comb \regs_rtl_1_bypass[12]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \regs_rtl_1_bypass[12] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \regs_rtl_1_bypass[11] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregval_ML[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N9
cyclonev_lcell_comb \regs~9 (
// Equation(s):
// \regs~9_combout  = (!\regs~1_combout  & ((!regs_rtl_1_bypass[12] & ((regs_rtl_1_bypass[11]))) # (regs_rtl_1_bypass[12] & (\regs_rtl_1|auto_generated|ram_block1a1 )))) # (\regs~1_combout  & (((regs_rtl_1_bypass[11]))))

	.dataa(!\regs~1_combout ),
	.datab(!\regs_rtl_1|auto_generated|ram_block1a1 ),
	.datac(!regs_rtl_1_bypass[12]),
	.datad(!regs_rtl_1_bypass[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~9 .extended_lut = "off";
defparam \regs~9 .lut_mask = 64'h02F702F702F702F7;
defparam \regs~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \regval2_DL[1]_NEW508 (
// Equation(s):
// \regval2_DL[1]_OTERM509  = ( \regval2_DL~0_combout  & ( \regs~9_combout  & ( (!\isnop_D~0_combout  & !\regval2_DL[1]_NEW508_RTM0510~combout ) ) ) ) # ( !\regval2_DL~0_combout  & ( \regs~9_combout  & ( (regval2_DL[1] & (!\isnop_D~0_combout  & 
// (!\regval2_DL[1]_NEW508_RTM0510~combout  & \always3~2_combout ))) ) ) ) # ( \regval2_DL~0_combout  & ( !\regs~9_combout  & ( (regval2_DL[1] & (!\isnop_D~0_combout  & (!\regval2_DL[1]_NEW508_RTM0510~combout  & \always3~2_combout ))) ) ) ) # ( 
// !\regval2_DL~0_combout  & ( !\regs~9_combout  & ( (regval2_DL[1] & (!\isnop_D~0_combout  & (!\regval2_DL[1]_NEW508_RTM0510~combout  & \always3~2_combout ))) ) ) )

	.dataa(!regval2_DL[1]),
	.datab(!\isnop_D~0_combout ),
	.datac(!\regval2_DL[1]_NEW508_RTM0510~combout ),
	.datad(!\always3~2_combout ),
	.datae(!\regval2_DL~0_combout ),
	.dataf(!\regs~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_DL[1]_OTERM509 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_DL[1]_NEW508 .extended_lut = "off";
defparam \regval2_DL[1]_NEW508 .lut_mask = 64'h004000400040C0C0;
defparam \regval2_DL[1]_NEW508 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N8
dffeas \regval2_DL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_DL[1]_OTERM509 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_DL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_DL[1] .is_wysiwyg = "true";
defparam \regval2_DL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \regval2_AL[1] (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_DL[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always6~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_AL[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_AL[1] .is_wysiwyg = "true";
defparam \regval2_AL[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N12
cyclonev_lcell_comb \ss0|OUT~0_RTM0279 (
// Equation(s):
// \ss0|OUT~0_RTM0279_combout  = ( regval2_AL[2] & ( regval2_AL[3] & ( (!regval2_AL[0]) # (regval2_AL[1]) ) ) ) # ( !regval2_AL[2] & ( regval2_AL[3] & ( (!regval2_AL[1]) # (!regval2_AL[0]) ) ) ) # ( regval2_AL[2] & ( !regval2_AL[3] & ( (regval2_AL[0]) # 
// (regval2_AL[1]) ) ) ) # ( !regval2_AL[2] & ( !regval2_AL[3] & ( (!regval2_AL[0]) # (regval2_AL[1]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[1]),
	.datac(!regval2_AL[0]),
	.datad(gnd),
	.datae(!regval2_AL[2]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0279 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0279 .lut_mask = 64'hF3F33F3FFCFCF3F3;
defparam \ss0|OUT~0_RTM0279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N18
cyclonev_lcell_comb \ss0|OUT~0_OTERM277feeder (
// Equation(s):
// \ss0|OUT~0_OTERM277feeder_combout  = ( \ss0|OUT~0_RTM0279_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_RTM0279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_OTERM277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_OTERM277feeder .extended_lut = "off";
defparam \ss0|OUT~0_OTERM277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~0_OTERM277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N20
dffeas \ss0|OUT~0_NEW_REG276 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_OTERM277feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM277 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG276 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N0
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG276_RTM0278 (
// Equation(s):
// \ss0|OUT~0_NEW_REG276_RTM0278_combout  = ( !\ss0|OUT~0_OTERM277  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM277 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG276_RTM0278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG276_RTM0278 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG276_RTM0278 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG276_RTM0278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N0
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( regval2_AL[3] & ( (!regval2_AL[0] & (regval2_AL[2])) # (regval2_AL[0] & ((regval2_AL[1]))) ) ) # ( !regval2_AL[3] & ( (regval2_AL[2] & (!regval2_AL[0] $ (!regval2_AL[1]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[2]),
	.datac(!regval2_AL[0]),
	.datad(!regval2_AL[1]),
	.datae(gnd),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h03300330303F303F;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \ss0|OUT~1_OTERM281feeder (
// Equation(s):
// \ss0|OUT~1_OTERM281feeder_combout  = ( \ss0|OUT~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_OTERM281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1_OTERM281feeder .extended_lut = "off";
defparam \ss0|OUT~1_OTERM281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~1_OTERM281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N43
dffeas \ss0|OUT~1_NEW_REG280 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_OTERM281feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM281 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG280 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG280 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N45
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( regval2_AL[3] & ( (regval2_AL[2] & ((!regval2_AL[0]) # (regval2_AL[1]))) ) ) # ( !regval2_AL[3] & ( (!regval2_AL[0] & (regval2_AL[1] & !regval2_AL[2])) ) )

	.dataa(!regval2_AL[0]),
	.datab(!regval2_AL[1]),
	.datac(!regval2_AL[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h202020200B0B0B0B;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N47
dffeas \ss0|OUT~2_NEW_REG282 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM283 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG282 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N48
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( regval2_AL[2] & ( regval2_AL[3] & ( (regval2_AL[1] & regval2_AL[0]) ) ) ) # ( !regval2_AL[2] & ( regval2_AL[3] & ( (regval2_AL[1] & !regval2_AL[0]) ) ) ) # ( regval2_AL[2] & ( !regval2_AL[3] & ( !regval2_AL[1] $ (regval2_AL[0]) ) ) 
// ) # ( !regval2_AL[2] & ( !regval2_AL[3] & ( (!regval2_AL[1] & regval2_AL[0]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[1]),
	.datac(!regval2_AL[0]),
	.datad(gnd),
	.datae(!regval2_AL[2]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h0C0CC3C330300303;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N49
dffeas \ss0|OUT~3_NEW_REG284 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM285 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG284 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG284 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N54
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( regval2_AL[1] & ( (regval2_AL[0] & !regval2_AL[3]) ) ) # ( !regval2_AL[1] & ( (!regval2_AL[2] & (regval2_AL[0])) # (regval2_AL[2] & ((!regval2_AL[3]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[2]),
	.datac(!regval2_AL[0]),
	.datad(!regval2_AL[3]),
	.datae(gnd),
	.dataf(!regval2_AL[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3F0C3F0C0F000F00;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N56
dffeas \ss0|OUT~4_NEW_REG286 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM287 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG286 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG286 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N30
cyclonev_lcell_comb \ss0|OUT~5_RTM0291 (
// Equation(s):
// \ss0|OUT~5_RTM0291_combout  = ( regval2_AL[3] & ( (!regval2_AL[2]) # ((!regval2_AL[0]) # (regval2_AL[1])) ) ) # ( !regval2_AL[3] & ( (!regval2_AL[2] & (!regval2_AL[0] & !regval2_AL[1])) # (regval2_AL[2] & ((!regval2_AL[0]) # (!regval2_AL[1]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[2]),
	.datac(!regval2_AL[0]),
	.datad(!regval2_AL[1]),
	.datae(gnd),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0291 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0291 .lut_mask = 64'hF330F330FCFFFCFF;
defparam \ss0|OUT~5_RTM0291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \ss0|OUT~5_OTERM289feeder (
// Equation(s):
// \ss0|OUT~5_OTERM289feeder_combout  = ( \ss0|OUT~5_RTM0291_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_RTM0291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_OTERM289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_OTERM289feeder .extended_lut = "off";
defparam \ss0|OUT~5_OTERM289feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~5_OTERM289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N14
dffeas \ss0|OUT~5_NEW_REG288 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_OTERM289feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM289 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG288 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG288_RTM0290 (
// Equation(s):
// \ss0|OUT~5_NEW_REG288_RTM0290_combout  = ( !\ss0|OUT~5_OTERM289  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM289 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG288_RTM0290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG288_RTM0290 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG288_RTM0290 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG288_RTM0290 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N24
cyclonev_lcell_comb \ss0|OUT~6_RTM0295 (
// Equation(s):
// \ss0|OUT~6_RTM0295_combout  = ( regval2_AL[2] & ( regval2_AL[3] & ( (!regval2_AL[1] & !regval2_AL[0]) ) ) ) # ( regval2_AL[2] & ( !regval2_AL[3] & ( (regval2_AL[1] & regval2_AL[0]) ) ) ) # ( !regval2_AL[2] & ( !regval2_AL[3] & ( !regval2_AL[1] ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[1]),
	.datac(!regval2_AL[0]),
	.datad(gnd),
	.datae(!regval2_AL[2]),
	.dataf(!regval2_AL[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0295 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0295 .lut_mask = 64'hCCCC03030000C0C0;
defparam \ss0|OUT~6_RTM0295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N18
cyclonev_lcell_comb \ss0|OUT~6_OTERM293feeder (
// Equation(s):
// \ss0|OUT~6_OTERM293feeder_combout  = ( \ss0|OUT~6_RTM0295_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_RTM0295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_OTERM293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_OTERM293feeder .extended_lut = "off";
defparam \ss0|OUT~6_OTERM293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~6_OTERM293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N20
dffeas \ss0|OUT~6_NEW_REG292 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_OTERM293feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM293 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG292 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG292 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N48
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG292_RTM0294 (
// Equation(s):
// \ss0|OUT~6_NEW_REG292_RTM0294_combout  = ( !\ss0|OUT~6_OTERM293  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM293 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG292_RTM0294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG292_RTM0294 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG292_RTM0294 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG292_RTM0294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( regval2_AL[6] & ( regval2_AL[4] & ( (!regval2_AL[5] & regval2_AL[7]) ) ) ) # ( !regval2_AL[6] & ( regval2_AL[4] & ( !regval2_AL[5] $ (regval2_AL[7]) ) ) ) # ( regval2_AL[6] & ( !regval2_AL[4] & ( (!regval2_AL[5] & !regval2_AL[7]) ) 
// ) )

	.dataa(gnd),
	.datab(!regval2_AL[5]),
	.datac(!regval2_AL[7]),
	.datad(gnd),
	.datae(!regval2_AL[6]),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0000C0C0C3C30C0C;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N34
dffeas \ss1|OUT~0_NEW_REG258 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM259 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG258 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N42
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( regval2_AL[5] & ( regval2_AL[7] & ( (regval2_AL[4]) # (regval2_AL[6]) ) ) ) # ( !regval2_AL[5] & ( regval2_AL[7] & ( (regval2_AL[6] & !regval2_AL[4]) ) ) ) # ( regval2_AL[5] & ( !regval2_AL[7] & ( (regval2_AL[6] & !regval2_AL[4]) ) 
// ) ) # ( !regval2_AL[5] & ( !regval2_AL[7] & ( (regval2_AL[6] & regval2_AL[4]) ) ) )

	.dataa(!regval2_AL[6]),
	.datab(gnd),
	.datac(!regval2_AL[4]),
	.datad(gnd),
	.datae(!regval2_AL[5]),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h0505505050505F5F;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N43
dffeas \ss1|OUT~1_NEW_REG260 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM261 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG260 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( regval2_AL[6] & ( regval2_AL[4] & ( (regval2_AL[7] & regval2_AL[5]) ) ) ) # ( regval2_AL[6] & ( !regval2_AL[4] & ( regval2_AL[7] ) ) ) # ( !regval2_AL[6] & ( !regval2_AL[4] & ( (!regval2_AL[7] & regval2_AL[5]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[7]),
	.datac(gnd),
	.datad(!regval2_AL[5]),
	.datae(!regval2_AL[6]),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h00CC333300000033;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N55
dffeas \ss1|OUT~2_NEW_REG262 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM263 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG262 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \ss1|OUT~3_RTM0267 (
// Equation(s):
// \ss1|OUT~3_RTM0267_combout  = ( regval2_AL[6] & ( regval2_AL[4] & ( !regval2_AL[5] ) ) ) # ( !regval2_AL[6] & ( regval2_AL[4] & ( (regval2_AL[7]) # (regval2_AL[5]) ) ) ) # ( regval2_AL[6] & ( !regval2_AL[4] & ( (regval2_AL[7]) # (regval2_AL[5]) ) ) ) # ( 
// !regval2_AL[6] & ( !regval2_AL[4] & ( (!regval2_AL[5]) # (!regval2_AL[7]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[5]),
	.datac(!regval2_AL[7]),
	.datad(gnd),
	.datae(!regval2_AL[6]),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM0267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM0267 .extended_lut = "off";
defparam \ss1|OUT~3_RTM0267 .lut_mask = 64'hFCFC3F3F3F3FCCCC;
defparam \ss1|OUT~3_RTM0267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N17
dffeas \ss1|OUT~3_NEW_REG264 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_RTM0267_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM265 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG264 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG264_RTM0266 (
// Equation(s):
// \ss1|OUT~3_NEW_REG264_RTM0266_combout  = ( !\ss1|OUT~3_OTERM265  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM265 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG264_RTM0266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG264_RTM0266 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG264_RTM0266 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG264_RTM0266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N33
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !regval2_AL[6] & ( regval2_AL[7] & ( (!regval2_AL[5] & regval2_AL[4]) ) ) ) # ( regval2_AL[6] & ( !regval2_AL[7] & ( (!regval2_AL[5]) # (regval2_AL[4]) ) ) ) # ( !regval2_AL[6] & ( !regval2_AL[7] & ( regval2_AL[4] ) ) )

	.dataa(!regval2_AL[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_AL[4]),
	.datae(!regval2_AL[6]),
	.dataf(!regval2_AL[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h00FFAAFF00AA0000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N35
dffeas \ss1|OUT~4_NEW_REG268 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM269 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG268 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( regval2_AL[6] & ( regval2_AL[4] & ( !regval2_AL[5] $ (!regval2_AL[7]) ) ) ) # ( !regval2_AL[6] & ( regval2_AL[4] & ( !regval2_AL[7] ) ) ) # ( !regval2_AL[6] & ( !regval2_AL[4] & ( (regval2_AL[5] & !regval2_AL[7]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[5]),
	.datac(!regval2_AL[7]),
	.datad(gnd),
	.datae(!regval2_AL[6]),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h30300000F0F03C3C;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N4
dffeas \ss1|OUT~5_NEW_REG270 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM271 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG270 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \ss1|OUT~6_RTM0275 (
// Equation(s):
// \ss1|OUT~6_RTM0275_combout  = ( regval2_AL[4] & ( (!regval2_AL[7] & (!regval2_AL[5] $ (regval2_AL[6]))) ) ) # ( !regval2_AL[4] & ( (!regval2_AL[5] & (!regval2_AL[7] $ (regval2_AL[6]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[5]),
	.datac(!regval2_AL[7]),
	.datad(!regval2_AL[6]),
	.datae(gnd),
	.dataf(!regval2_AL[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM0275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM0275 .extended_lut = "off";
defparam \ss1|OUT~6_RTM0275 .lut_mask = 64'hC00CC00CC030C030;
defparam \ss1|OUT~6_RTM0275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \ss1|OUT~6_OTERM273feeder (
// Equation(s):
// \ss1|OUT~6_OTERM273feeder_combout  = ( \ss1|OUT~6_RTM0275_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_RTM0275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_OTERM273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_OTERM273feeder .extended_lut = "off";
defparam \ss1|OUT~6_OTERM273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~6_OTERM273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N26
dffeas \ss1|OUT~6_NEW_REG272 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_OTERM273feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM273 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG272 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N30
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG272_RTM0274 (
// Equation(s):
// \ss1|OUT~6_NEW_REG272_RTM0274_combout  = ( !\ss1|OUT~6_OTERM273  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM273 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG272_RTM0274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG272_RTM0274 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG272_RTM0274 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG272_RTM0274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N54
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( regval2_AL[11] & ( (regval2_AL[8] & (!regval2_AL[10] $ (!regval2_AL[9]))) ) ) # ( !regval2_AL[11] & ( (!regval2_AL[9] & (!regval2_AL[10] $ (!regval2_AL[8]))) ) )

	.dataa(!regval2_AL[10]),
	.datab(!regval2_AL[8]),
	.datac(!regval2_AL[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h6060606012121212;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N42
cyclonev_lcell_comb \ss2|OUT~0_OTERM239feeder (
// Equation(s):
// \ss2|OUT~0_OTERM239feeder_combout  = ( \ss2|OUT~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_OTERM239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0_OTERM239feeder .extended_lut = "off";
defparam \ss2|OUT~0_OTERM239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~0_OTERM239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N43
dffeas \ss2|OUT~0_NEW_REG238 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_OTERM239feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM239 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG238 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG238 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N9
cyclonev_lcell_comb \ss2|OUT~1_RTM0243 (
// Equation(s):
// \ss2|OUT~1_RTM0243_combout  = ( regval2_AL[9] & ( regval2_AL[10] & ( (!regval2_AL[11] & regval2_AL[8]) ) ) ) # ( !regval2_AL[9] & ( regval2_AL[10] & ( !regval2_AL[11] $ (regval2_AL[8]) ) ) ) # ( regval2_AL[9] & ( !regval2_AL[10] & ( (!regval2_AL[11]) # 
// (!regval2_AL[8]) ) ) ) # ( !regval2_AL[9] & ( !regval2_AL[10] ) )

	.dataa(gnd),
	.datab(!regval2_AL[11]),
	.datac(!regval2_AL[8]),
	.datad(gnd),
	.datae(!regval2_AL[9]),
	.dataf(!regval2_AL[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM0243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM0243 .extended_lut = "off";
defparam \ss2|OUT~1_RTM0243 .lut_mask = 64'hFFFFFCFCC3C30C0C;
defparam \ss2|OUT~1_RTM0243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N18
cyclonev_lcell_comb \ss2|OUT~1_OTERM241feeder (
// Equation(s):
// \ss2|OUT~1_OTERM241feeder_combout  = ( \ss2|OUT~1_RTM0243_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_RTM0243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_OTERM241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_OTERM241feeder .extended_lut = "off";
defparam \ss2|OUT~1_OTERM241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~1_OTERM241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N20
dffeas \ss2|OUT~1_NEW_REG240 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_OTERM241feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM241 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG240 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N12
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG240_RTM0242 (
// Equation(s):
// \ss2|OUT~1_NEW_REG240_RTM0242_combout  = ( !\ss2|OUT~1_OTERM241  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG240_RTM0242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG240_RTM0242 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG240_RTM0242 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG240_RTM0242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \ss2|OUT~2_RTM0247 (
// Equation(s):
// \ss2|OUT~2_RTM0247_combout  = ( regval2_AL[10] & ( regval2_AL[11] & ( (!regval2_AL[9] & regval2_AL[8]) ) ) ) # ( !regval2_AL[10] & ( regval2_AL[11] ) ) # ( regval2_AL[10] & ( !regval2_AL[11] ) ) # ( !regval2_AL[10] & ( !regval2_AL[11] & ( (!regval2_AL[9]) 
// # (regval2_AL[8]) ) ) )

	.dataa(!regval2_AL[9]),
	.datab(gnd),
	.datac(!regval2_AL[8]),
	.datad(gnd),
	.datae(!regval2_AL[10]),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM0247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM0247 .extended_lut = "off";
defparam \ss2|OUT~2_RTM0247 .lut_mask = 64'hAFAFFFFFFFFF0A0A;
defparam \ss2|OUT~2_RTM0247 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N24
cyclonev_lcell_comb \ss2|OUT~2_OTERM245feeder (
// Equation(s):
// \ss2|OUT~2_OTERM245feeder_combout  = ( \ss2|OUT~2_RTM0247_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_RTM0247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_OTERM245feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_OTERM245feeder .extended_lut = "off";
defparam \ss2|OUT~2_OTERM245feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~2_OTERM245feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N26
dffeas \ss2|OUT~2_NEW_REG244 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_OTERM245feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM245 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG244 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG244 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N0
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG244_RTM0246 (
// Equation(s):
// \ss2|OUT~2_NEW_REG244_RTM0246_combout  = ( !\ss2|OUT~2_OTERM245  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_OTERM245 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG244_RTM0246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG244_RTM0246 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG244_RTM0246 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~2_NEW_REG244_RTM0246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( regval2_AL[10] & ( regval2_AL[9] & ( regval2_AL[8] ) ) ) # ( !regval2_AL[10] & ( regval2_AL[9] & ( (regval2_AL[11] & !regval2_AL[8]) ) ) ) # ( regval2_AL[10] & ( !regval2_AL[9] & ( (!regval2_AL[11] & !regval2_AL[8]) ) ) ) # ( 
// !regval2_AL[10] & ( !regval2_AL[9] & ( (!regval2_AL[11] & regval2_AL[8]) ) ) )

	.dataa(!regval2_AL[11]),
	.datab(gnd),
	.datac(!regval2_AL[8]),
	.datad(gnd),
	.datae(!regval2_AL[10]),
	.dataf(!regval2_AL[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h0A0AA0A050500F0F;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N1
dffeas \ss2|OUT~3_NEW_REG248 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM249 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG248 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( regval2_AL[8] & ( regval2_AL[11] & ( (!regval2_AL[9] & !regval2_AL[10]) ) ) ) # ( regval2_AL[8] & ( !regval2_AL[11] ) ) # ( !regval2_AL[8] & ( !regval2_AL[11] & ( (!regval2_AL[9] & regval2_AL[10]) ) ) )

	.dataa(!regval2_AL[9]),
	.datab(gnd),
	.datac(!regval2_AL[10]),
	.datad(gnd),
	.datae(!regval2_AL[8]),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0A0AFFFF0000A0A0;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N0
cyclonev_lcell_comb \ss2|OUT~4_OTERM251feeder (
// Equation(s):
// \ss2|OUT~4_OTERM251feeder_combout  = ( \ss2|OUT~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_OTERM251feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4_OTERM251feeder .extended_lut = "off";
defparam \ss2|OUT~4_OTERM251feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~4_OTERM251feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N2
dffeas \ss2|OUT~4_NEW_REG250 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_OTERM251feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM251 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG250 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N57
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( regval2_AL[11] & ( (regval2_AL[10] & (regval2_AL[8] & !regval2_AL[9])) ) ) # ( !regval2_AL[11] & ( (!regval2_AL[10] & ((regval2_AL[9]) # (regval2_AL[8]))) # (regval2_AL[10] & (regval2_AL[8] & regval2_AL[9])) ) )

	.dataa(!regval2_AL[10]),
	.datab(!regval2_AL[8]),
	.datac(gnd),
	.datad(!regval2_AL[9]),
	.datae(gnd),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h22BB22BB11001100;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N58
dffeas \ss2|OUT~5_NEW_REG252 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM253 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG252 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG252 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N30
cyclonev_lcell_comb \ss2|OUT~6_RTM0257 (
// Equation(s):
// \ss2|OUT~6_RTM0257_combout  = ( !regval2_AL[9] & ( regval2_AL[11] & ( (!regval2_AL[8] & regval2_AL[10]) ) ) ) # ( regval2_AL[9] & ( !regval2_AL[11] & ( (regval2_AL[8] & regval2_AL[10]) ) ) ) # ( !regval2_AL[9] & ( !regval2_AL[11] & ( !regval2_AL[10] ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[8]),
	.datac(!regval2_AL[10]),
	.datad(gnd),
	.datae(!regval2_AL[9]),
	.dataf(!regval2_AL[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM0257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM0257 .extended_lut = "off";
defparam \ss2|OUT~6_RTM0257 .lut_mask = 64'hF0F003030C0C0000;
defparam \ss2|OUT~6_RTM0257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N6
cyclonev_lcell_comb \ss2|OUT~6_OTERM255feeder (
// Equation(s):
// \ss2|OUT~6_OTERM255feeder_combout  = ( \ss2|OUT~6_RTM0257_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_RTM0257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_OTERM255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_OTERM255feeder .extended_lut = "off";
defparam \ss2|OUT~6_OTERM255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~6_OTERM255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N8
dffeas \ss2|OUT~6_NEW_REG254 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_OTERM255feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM255 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG254 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N0
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG254_RTM0256 (
// Equation(s):
// \ss2|OUT~6_NEW_REG254_RTM0256_combout  = ( !\ss2|OUT~6_OTERM255  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM255 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG254_RTM0256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG254_RTM0256 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG254_RTM0256 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG254_RTM0256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N51
cyclonev_lcell_comb \ss3|OUT~0_RTM0221 (
// Equation(s):
// \ss3|OUT~0_RTM0221_combout  = ( regval2_AL[12] & ( regval2_AL[14] & ( (!regval2_AL[15]) # (regval2_AL[13]) ) ) ) # ( !regval2_AL[12] & ( regval2_AL[14] & ( (regval2_AL[13]) # (regval2_AL[15]) ) ) ) # ( regval2_AL[12] & ( !regval2_AL[14] & ( 
// !regval2_AL[15] $ (!regval2_AL[13]) ) ) ) # ( !regval2_AL[12] & ( !regval2_AL[14] ) )

	.dataa(!regval2_AL[15]),
	.datab(gnd),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(!regval2_AL[12]),
	.dataf(!regval2_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM0221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM0221 .extended_lut = "off";
defparam \ss3|OUT~0_RTM0221 .lut_mask = 64'hFFFF5A5A5F5FAFAF;
defparam \ss3|OUT~0_RTM0221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N53
dffeas \ss3|OUT~0_NEW_REG218 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_RTM0221_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM219 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG218 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N30
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG218_RTM0220 (
// Equation(s):
// \ss3|OUT~0_NEW_REG218_RTM0220_combout  = ( !\ss3|OUT~0_OTERM219  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM219 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG218_RTM0220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG218_RTM0220 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG218_RTM0220 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG218_RTM0220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N42
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( regval2_AL[13] & ( (!regval2_AL[12] & ((regval2_AL[14]))) # (regval2_AL[12] & (regval2_AL[15])) ) ) # ( !regval2_AL[13] & ( (regval2_AL[14] & (!regval2_AL[15] $ (!regval2_AL[12]))) ) )

	.dataa(!regval2_AL[15]),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[12]),
	.datad(gnd),
	.datae(!regval2_AL[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h1212353512123535;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N43
dffeas \ss3|OUT~1_NEW_REG222 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM223 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG222 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N45
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( regval2_AL[12] & ( regval2_AL[14] & ( (regval2_AL[15] & regval2_AL[13]) ) ) ) # ( !regval2_AL[12] & ( regval2_AL[14] & ( regval2_AL[15] ) ) ) # ( !regval2_AL[12] & ( !regval2_AL[14] & ( (!regval2_AL[15] & regval2_AL[13]) ) ) )

	.dataa(!regval2_AL[15]),
	.datab(gnd),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(!regval2_AL[12]),
	.dataf(!regval2_AL[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0A0A000055550505;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N47
dffeas \ss3|OUT~2_NEW_REG224 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM225 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG224 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG224 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N24
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( regval2_AL[13] & ( (!regval2_AL[14] & (regval2_AL[15] & !regval2_AL[12])) # (regval2_AL[14] & ((regval2_AL[12]))) ) ) # ( !regval2_AL[13] & ( (!regval2_AL[15] & (!regval2_AL[14] $ (!regval2_AL[12]))) ) )

	.dataa(!regval2_AL[15]),
	.datab(!regval2_AL[14]),
	.datac(!regval2_AL[12]),
	.datad(gnd),
	.datae(!regval2_AL[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h2828434328284343;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N25
dffeas \ss3|OUT~3_NEW_REG226 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM227 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG226 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG226 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N42
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( regval2_AL[13] & ( (regval2_AL[12] & !regval2_AL[15]) ) ) # ( !regval2_AL[13] & ( (!regval2_AL[14] & (regval2_AL[12])) # (regval2_AL[14] & ((!regval2_AL[15]))) ) )

	.dataa(gnd),
	.datab(!regval2_AL[12]),
	.datac(!regval2_AL[14]),
	.datad(!regval2_AL[15]),
	.datae(!regval2_AL[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h3F3033003F303300;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N43
dffeas \ss3|OUT~4_NEW_REG228 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM229 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG228 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N15
cyclonev_lcell_comb \ss3|OUT~5_RTM0233 (
// Equation(s):
// \ss3|OUT~5_RTM0233_combout  = ( regval2_AL[14] & ( regval2_AL[12] & ( !regval2_AL[15] $ (regval2_AL[13]) ) ) ) # ( !regval2_AL[14] & ( regval2_AL[12] & ( regval2_AL[15] ) ) ) # ( regval2_AL[14] & ( !regval2_AL[12] ) ) # ( !regval2_AL[14] & ( 
// !regval2_AL[12] & ( (!regval2_AL[13]) # (regval2_AL[15]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[15]),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(!regval2_AL[14]),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM0233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM0233 .extended_lut = "off";
defparam \ss3|OUT~5_RTM0233 .lut_mask = 64'hF3F3FFFF3333C3C3;
defparam \ss3|OUT~5_RTM0233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N17
dffeas \ss3|OUT~5_NEW_REG230 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_RTM0233_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM231 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG230 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N6
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG230_RTM0232 (
// Equation(s):
// \ss3|OUT~5_NEW_REG230_RTM0232_combout  = ( !\ss3|OUT~5_OTERM231  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM231 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG230_RTM0232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG230_RTM0232 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG230_RTM0232 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG230_RTM0232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N51
cyclonev_lcell_comb \ss3|OUT~6_RTM0237 (
// Equation(s):
// \ss3|OUT~6_RTM0237_combout  = ( regval2_AL[14] & ( regval2_AL[12] & ( (!regval2_AL[15] & regval2_AL[13]) ) ) ) # ( !regval2_AL[14] & ( regval2_AL[12] & ( (!regval2_AL[15] & !regval2_AL[13]) ) ) ) # ( regval2_AL[14] & ( !regval2_AL[12] & ( (regval2_AL[15] 
// & !regval2_AL[13]) ) ) ) # ( !regval2_AL[14] & ( !regval2_AL[12] & ( (!regval2_AL[15] & !regval2_AL[13]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[15]),
	.datac(!regval2_AL[13]),
	.datad(gnd),
	.datae(!regval2_AL[14]),
	.dataf(!regval2_AL[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM0237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM0237 .extended_lut = "off";
defparam \ss3|OUT~6_RTM0237 .lut_mask = 64'hC0C03030C0C00C0C;
defparam \ss3|OUT~6_RTM0237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N53
dffeas \ss3|OUT~6_NEW_REG234 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_RTM0237_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM235 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG234 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N30
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG234_RTM0236 (
// Equation(s):
// \ss3|OUT~6_NEW_REG234_RTM0236_combout  = ( !\ss3|OUT~6_OTERM235  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_OTERM235 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG234_RTM0236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG234_RTM0236 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG234_RTM0236 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~6_NEW_REG234_RTM0236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N36
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( regval2_AL[19] & ( regval2_AL[17] & ( (regval2_AL[16] & !regval2_AL[18]) ) ) ) # ( regval2_AL[19] & ( !regval2_AL[17] & ( (regval2_AL[16] & regval2_AL[18]) ) ) ) # ( !regval2_AL[19] & ( !regval2_AL[17] & ( !regval2_AL[16] $ 
// (!regval2_AL[18]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[16]),
	.datac(!regval2_AL[18]),
	.datad(gnd),
	.datae(!regval2_AL[19]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h3C3C030300003030;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N37
dffeas \ss4|OUT~0_NEW_REG198 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM199 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG198 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \ss4|OUT~1_RTM0203 (
// Equation(s):
// \ss4|OUT~1_RTM0203_combout  = ( regval2_AL[19] & ( regval2_AL[17] & ( (!regval2_AL[16] & !regval2_AL[18]) ) ) ) # ( !regval2_AL[19] & ( regval2_AL[17] & ( (!regval2_AL[18]) # (regval2_AL[16]) ) ) ) # ( regval2_AL[19] & ( !regval2_AL[17] & ( 
// (!regval2_AL[18]) # (regval2_AL[16]) ) ) ) # ( !regval2_AL[19] & ( !regval2_AL[17] & ( (!regval2_AL[16]) # (!regval2_AL[18]) ) ) )

	.dataa(!regval2_AL[16]),
	.datab(gnd),
	.datac(!regval2_AL[18]),
	.datad(gnd),
	.datae(!regval2_AL[19]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM0203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM0203 .extended_lut = "off";
defparam \ss4|OUT~1_RTM0203 .lut_mask = 64'hFAFAF5F5F5F5A0A0;
defparam \ss4|OUT~1_RTM0203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N6
cyclonev_lcell_comb \ss4|OUT~1_OTERM201feeder (
// Equation(s):
// \ss4|OUT~1_OTERM201feeder_combout  = ( \ss4|OUT~1_RTM0203_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_RTM0203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_OTERM201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_OTERM201feeder .extended_lut = "off";
defparam \ss4|OUT~1_OTERM201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~1_OTERM201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \ss4|OUT~1_NEW_REG200 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_OTERM201feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM201 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG200 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N30
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG200_RTM0202 (
// Equation(s):
// \ss4|OUT~1_NEW_REG200_RTM0202_combout  = ( !\ss4|OUT~1_OTERM201  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG200_RTM0202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG200_RTM0202 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG200_RTM0202 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG200_RTM0202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \ss4|OUT~2_RTM0207 (
// Equation(s):
// \ss4|OUT~2_RTM0207_combout  = (!regval2_AL[18] & (((!regval2_AL[17]) # (regval2_AL[19])) # (regval2_AL[16]))) # (regval2_AL[18] & ((!regval2_AL[19]) # ((regval2_AL[16] & !regval2_AL[17]))))

	.dataa(!regval2_AL[16]),
	.datab(!regval2_AL[18]),
	.datac(!regval2_AL[17]),
	.datad(!regval2_AL[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM0207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM0207 .extended_lut = "off";
defparam \ss4|OUT~2_RTM0207 .lut_mask = 64'hF7DCF7DCF7DCF7DC;
defparam \ss4|OUT~2_RTM0207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N53
dffeas \ss4|OUT~2_NEW_REG204 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_RTM0207_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG204 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG204_RTM0206 (
// Equation(s):
// \ss4|OUT~2_NEW_REG204_RTM0206_combout  = ( !\ss4|OUT~2_OTERM205  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_OTERM205 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG204_RTM0206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG204_RTM0206 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG204_RTM0206 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~2_NEW_REG204_RTM0206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y1_N24
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( regval2_AL[19] & ( regval2_AL[17] & ( !regval2_AL[16] $ (regval2_AL[18]) ) ) ) # ( !regval2_AL[19] & ( regval2_AL[17] & ( (regval2_AL[16] & regval2_AL[18]) ) ) ) # ( !regval2_AL[19] & ( !regval2_AL[17] & ( !regval2_AL[16] $ 
// (!regval2_AL[18]) ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[16]),
	.datac(!regval2_AL[18]),
	.datad(gnd),
	.datae(!regval2_AL[19]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h3C3C00000303C3C3;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N25
dffeas \ss4|OUT~3_NEW_REG208 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM209 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG208 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( regval2_AL[18] & ( (!regval2_AL[19] & ((!regval2_AL[17]) # (regval2_AL[16]))) ) ) # ( !regval2_AL[18] & ( (regval2_AL[16] & ((!regval2_AL[19]) # (!regval2_AL[17]))) ) )

	.dataa(!regval2_AL[16]),
	.datab(gnd),
	.datac(!regval2_AL[19]),
	.datad(!regval2_AL[17]),
	.datae(gnd),
	.dataf(!regval2_AL[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h55505550F050F050;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N25
dffeas \ss4|OUT~4_NEW_REG210 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM211 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG210 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N45
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( regval2_AL[16] & ( regval2_AL[17] & ( !regval2_AL[19] ) ) ) # ( !regval2_AL[16] & ( regval2_AL[17] & ( (!regval2_AL[18] & !regval2_AL[19]) ) ) ) # ( regval2_AL[16] & ( !regval2_AL[17] & ( !regval2_AL[18] $ (regval2_AL[19]) ) ) )

	.dataa(!regval2_AL[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_AL[19]),
	.datae(!regval2_AL[16]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h0000AA55AA00FF00;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N46
dffeas \ss4|OUT~5_NEW_REG212 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM213 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG212 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \ss4|OUT~6_RTM0217 (
// Equation(s):
// \ss4|OUT~6_RTM0217_combout  = ( !regval2_AL[19] & ( regval2_AL[17] & ( (regval2_AL[18] & regval2_AL[16]) ) ) ) # ( regval2_AL[19] & ( !regval2_AL[17] & ( (regval2_AL[18] & !regval2_AL[16]) ) ) ) # ( !regval2_AL[19] & ( !regval2_AL[17] & ( !regval2_AL[18] 
// ) ) )

	.dataa(gnd),
	.datab(!regval2_AL[18]),
	.datac(gnd),
	.datad(!regval2_AL[16]),
	.datae(!regval2_AL[19]),
	.dataf(!regval2_AL[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM0217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM0217 .extended_lut = "off";
defparam \ss4|OUT~6_RTM0217 .lut_mask = 64'hCCCC330000330000;
defparam \ss4|OUT~6_RTM0217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N44
dffeas \ss4|OUT~6_NEW_REG214 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~6_RTM0217_combout ),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM215 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG214 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG214_RTM0216 (
// Equation(s):
// \ss4|OUT~6_NEW_REG214_RTM0216_combout  = ( !\ss4|OUT~6_OTERM215  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM215 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG214_RTM0216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG214_RTM0216 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG214_RTM0216 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG214_RTM0216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( regval2_AL[23] & ( regval2_AL[20] & ( !regval2_AL[21] $ (!regval2_AL[22]) ) ) ) # ( !regval2_AL[23] & ( regval2_AL[20] & ( (!regval2_AL[21] & !regval2_AL[22]) ) ) ) # ( !regval2_AL[23] & ( !regval2_AL[20] & ( (!regval2_AL[21] & 
// regval2_AL[22]) ) ) )

	.dataa(!regval2_AL[21]),
	.datab(gnd),
	.datac(!regval2_AL[22]),
	.datad(gnd),
	.datae(!regval2_AL[23]),
	.dataf(!regval2_AL[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h0A0A0000A0A05A5A;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N13
dffeas \ss5|OUT~0_NEW_REG176 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM177 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG176 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N15
cyclonev_lcell_comb \ss5|OUT~1_RTM0181 (
// Equation(s):
// \ss5|OUT~1_RTM0181_combout  = ( regval2_AL[22] & ( regval2_AL[21] & ( (regval2_AL[20] & !regval2_AL[23]) ) ) ) # ( !regval2_AL[22] & ( regval2_AL[21] & ( (!regval2_AL[20]) # (!regval2_AL[23]) ) ) ) # ( regval2_AL[22] & ( !regval2_AL[21] & ( 
// !regval2_AL[20] $ (regval2_AL[23]) ) ) ) # ( !regval2_AL[22] & ( !regval2_AL[21] ) )

	.dataa(!regval2_AL[20]),
	.datab(gnd),
	.datac(!regval2_AL[23]),
	.datad(gnd),
	.datae(!regval2_AL[22]),
	.dataf(!regval2_AL[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM0181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM0181 .extended_lut = "off";
defparam \ss5|OUT~1_RTM0181 .lut_mask = 64'hFFFFA5A5FAFA5050;
defparam \ss5|OUT~1_RTM0181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N17
dffeas \ss5|OUT~1_NEW_REG178 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_RTM0181_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM179 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG178 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N42
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG178_RTM0180 (
// Equation(s):
// \ss5|OUT~1_NEW_REG178_RTM0180_combout  = ( !\ss5|OUT~1_OTERM179  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG178_RTM0180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG178_RTM0180 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG178_RTM0180 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG178_RTM0180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N30
cyclonev_lcell_comb \ss5|OUT~2_RTM0185 (
// Equation(s):
// \ss5|OUT~2_RTM0185_combout  = ( regval2_AL[22] & ( regval2_AL[23] & ( (!regval2_AL[21] & regval2_AL[20]) ) ) ) # ( !regval2_AL[22] & ( regval2_AL[23] ) ) # ( regval2_AL[22] & ( !regval2_AL[23] ) ) # ( !regval2_AL[22] & ( !regval2_AL[23] & ( 
// (!regval2_AL[21]) # (regval2_AL[20]) ) ) )

	.dataa(!regval2_AL[21]),
	.datab(gnd),
	.datac(!regval2_AL[20]),
	.datad(gnd),
	.datae(!regval2_AL[22]),
	.dataf(!regval2_AL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM0185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM0185 .extended_lut = "off";
defparam \ss5|OUT~2_RTM0185 .lut_mask = 64'hAFAFFFFFFFFF0A0A;
defparam \ss5|OUT~2_RTM0185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \ss5|OUT~2_OTERM183feeder (
// Equation(s):
// \ss5|OUT~2_OTERM183feeder_combout  = ( \ss5|OUT~2_RTM0185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_RTM0185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_OTERM183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_OTERM183feeder .extended_lut = "off";
defparam \ss5|OUT~2_OTERM183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~2_OTERM183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N20
dffeas \ss5|OUT~2_NEW_REG182 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_OTERM183feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM183 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG182 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG182_RTM0184 (
// Equation(s):
// \ss5|OUT~2_NEW_REG182_RTM0184_combout  = ( !\ss5|OUT~2_OTERM183  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG182_RTM0184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG182_RTM0184 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG182_RTM0184 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG182_RTM0184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \ss5|OUT~3_RTM0189 (
// Equation(s):
// \ss5|OUT~3_RTM0189_combout  = ( regval2_AL[23] & ( regval2_AL[22] & ( (!regval2_AL[21]) # (!regval2_AL[20]) ) ) ) # ( !regval2_AL[23] & ( regval2_AL[22] & ( !regval2_AL[21] $ (!regval2_AL[20]) ) ) ) # ( regval2_AL[23] & ( !regval2_AL[22] & ( 
// (!regval2_AL[21]) # (regval2_AL[20]) ) ) ) # ( !regval2_AL[23] & ( !regval2_AL[22] & ( (!regval2_AL[20]) # (regval2_AL[21]) ) ) )

	.dataa(!regval2_AL[21]),
	.datab(!regval2_AL[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_AL[23]),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM0189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM0189 .extended_lut = "off";
defparam \ss5|OUT~3_RTM0189 .lut_mask = 64'hDDDDBBBB6666EEEE;
defparam \ss5|OUT~3_RTM0189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N20
dffeas \ss5|OUT~3_NEW_REG186 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~3_RTM0189_combout ),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG186 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N6
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG186_RTM0188 (
// Equation(s):
// \ss5|OUT~3_NEW_REG186_RTM0188_combout  = ( !\ss5|OUT~3_OTERM187  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG186_RTM0188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG186_RTM0188 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG186_RTM0188 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG186_RTM0188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N45
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( regval2_AL[21] & ( regval2_AL[22] & ( (regval2_AL[20] & !regval2_AL[23]) ) ) ) # ( !regval2_AL[21] & ( regval2_AL[22] & ( !regval2_AL[23] ) ) ) # ( regval2_AL[21] & ( !regval2_AL[22] & ( (regval2_AL[20] & !regval2_AL[23]) ) ) ) # ( 
// !regval2_AL[21] & ( !regval2_AL[22] & ( regval2_AL[20] ) ) )

	.dataa(!regval2_AL[20]),
	.datab(gnd),
	.datac(!regval2_AL[23]),
	.datad(gnd),
	.datae(!regval2_AL[21]),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h55555050F0F05050;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N47
dffeas \ss5|OUT~4_NEW_REG190 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM191 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG190 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG190 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y21_N48
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( regval2_AL[23] & ( regval2_AL[22] & ( (regval2_AL[20] & !regval2_AL[21]) ) ) ) # ( !regval2_AL[23] & ( regval2_AL[22] & ( (regval2_AL[20] & regval2_AL[21]) ) ) ) # ( !regval2_AL[23] & ( !regval2_AL[22] & ( (regval2_AL[21]) # 
// (regval2_AL[20]) ) ) )

	.dataa(!regval2_AL[20]),
	.datab(gnd),
	.datac(!regval2_AL[21]),
	.datad(gnd),
	.datae(!regval2_AL[23]),
	.dataf(!regval2_AL[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h5F5F000005055050;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N50
dffeas \ss5|OUT~5_NEW_REG192 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM193 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG192 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N36
cyclonev_lcell_comb \ss5|OUT~6_RTM0197 (
// Equation(s):
// \ss5|OUT~6_RTM0197_combout  = ( regval2_AL[22] & ( regval2_AL[23] & ( (!regval2_AL[21] & !regval2_AL[20]) ) ) ) # ( regval2_AL[22] & ( !regval2_AL[23] & ( (regval2_AL[21] & regval2_AL[20]) ) ) ) # ( !regval2_AL[22] & ( !regval2_AL[23] & ( !regval2_AL[21] 
// ) ) )

	.dataa(!regval2_AL[21]),
	.datab(gnd),
	.datac(!regval2_AL[20]),
	.datad(gnd),
	.datae(!regval2_AL[22]),
	.dataf(!regval2_AL[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM0197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM0197 .extended_lut = "off";
defparam \ss5|OUT~6_RTM0197 .lut_mask = 64'hAAAA05050000A0A0;
defparam \ss5|OUT~6_RTM0197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N8
dffeas \ss5|OUT~6_NEW_REG194 (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss5|OUT~6_RTM0197_combout ),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM195 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG194 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N0
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG194_RTM0196 (
// Equation(s):
// \ss5|OUT~6_NEW_REG194_RTM0196_combout  = ( !\ss5|OUT~6_OTERM195  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_OTERM195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG194_RTM0196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG194_RTM0196 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG194_RTM0196 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~6_NEW_REG194_RTM0196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N50
dffeas \LedrOut[0]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[0]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y16_N14
dffeas \LedrOut[1]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[1]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N14
dffeas \LedrOut[4]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[4]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N32
dffeas \LedrOut[5]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[5]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y16_N43
dffeas \LedrOut[8]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[8]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y16_N10
dffeas \LedrOut[9]~DUPLICATE (
	.clk(\myPll|pll100_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LedrOut[9]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll100_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LedrOut[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LedrOut[9]~DUPLICATE .is_wysiwyg = "true";
defparam \LedrOut[9]~DUPLICATE .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
