Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar 23 20:16:35 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.710        0.000                      0                  321        0.046        0.000                      0                  321        3.750        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.710        0.000                      0                  321        0.046        0.000                      0                  321        3.750        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.135ns (37.475%)  route 3.562ns (62.525%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542    10.771    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433    14.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X38Y21         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.481    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.135ns (38.827%)  route 3.364ns (61.173%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.344    10.573    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.434    14.775    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y20         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.482    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.135ns (38.827%)  route 3.364ns (61.173%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.553     5.074    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=51, routed)          0.635     6.128    BUTTON_DEBOUNCER/state_reg[1]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.299     6.427 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.427    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.959 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.959    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     8.228    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     8.531 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     9.357    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.481 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624    10.106    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.230 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.344    10.573    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.434    14.775    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y20         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.482    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  3.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=18, routed)          0.228     1.806    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/ADDRD0
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.820     1.947    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X38Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.759    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.267     1.844    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/A1
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.821     1.948    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.760    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  UART_UNIT/FIFO_TX_UNIT/current_write_addr_reg[1]/Q
                         net (fo=17, routed)          0.267     1.844    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/A1
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.821     1.948    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.760    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y19   BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y19   BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y19   BUTTON_DEBOUNCER/q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y21   BUTTON_DEBOUNCER/q_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y21   BUTTON_DEBOUNCER/q_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y22   BUTTON_DEBOUNCER/q_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y22   BUTTON_DEBOUNCER/q_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y22   BUTTON_DEBOUNCER/q_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y22   BUTTON_DEBOUNCER/q_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y21   UART_UNIT/FIFO_RX_UNIT/memory_reg_r1_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 4.394ns (44.664%)  route 5.444ns (55.336%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.119     1.637    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.761 f  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.236     2.997    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     3.121 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.663     3.784    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.908 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.426     6.334    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.839 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.839    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.426ns (45.365%)  route 5.330ns (54.635%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.119     1.637    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.761 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.121     2.882    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.006 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.955     3.962    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.134     6.220    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.755 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.755    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.224ns (46.621%)  route 4.836ns (53.379%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          1.475     1.931    UART_UNIT/FIFO_RX_UNIT/seg[0][0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     2.055 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.793     2.848    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.972 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.568     5.540    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.060 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.060    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.425ns (49.562%)  route 4.503ns (50.438%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.119     1.637    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.761 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.822     2.583    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.707 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.280     2.987    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.111 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.282     5.393    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.928 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.928    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.401ns (51.242%)  route 4.187ns (48.758%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          1.119     1.637    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.761 r  display_driver/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           0.442     2.204    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.328 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.488     2.816    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.940 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.138     5.077    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.588 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.588    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 4.111ns (52.081%)  route 3.783ns (47.919%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          1.199     1.655    UART_UNIT/FIFO_RX_UNIT/seg[0][0]
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.124     1.779 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.584     4.363    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.894 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.894    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.341ns (58.132%)  route 3.126ns (41.868%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.725     1.243    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.118     1.361 r  display_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.401     3.762    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.467 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.467    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.344ns (58.526%)  route 3.078ns (41.474%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.729     1.247    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.119     1.366 r  display_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.349     3.715    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707     7.423 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.423    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.171ns (56.728%)  route 3.182ns (43.272%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.917     1.435    UART_UNIT/FIFO_RX_UNIT/seg[0][1]
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.264     3.824    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.353 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.353    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.165ns (57.630%)  route 3.062ns (42.370%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.725     1.243    display_driver/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.367 r  display_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.337     3.704    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.227 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.227    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/select_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.212ns (44.370%)  route 0.266ns (55.630%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.131     0.295    display_driver/Q[1]
    SLICE_X47Y22         LUT2 (Prop_lut2_I1_O)        0.048     0.343 r  display_driver/select_digit[1]_i_1/O
                         net (fo=2, routed)           0.135     0.478    display_driver/D[0]
    SLICE_X46Y22         FDRE                                         r  display_driver/select_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/select_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.184ns (28.717%)  route 0.457ns (71.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.332     0.473    display_driver/Q[0]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.043     0.516 r  display_driver/select_digit[0]_i_1/O
                         net (fo=1, routed)           0.125     0.641    display_driver/select_digit[0]_i_1_n_0
    SLICE_X48Y23         FDRE                                         r  display_driver/select_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.416ns (64.100%)  route 0.793ns (35.900%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.166     0.307    UART_UNIT/FIFO_RX_UNIT/seg[0][0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.352 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.627     0.979    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.209 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.209    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.410ns (61.199%)  route 0.894ns (38.801%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.220     0.361    display_driver/Q[0]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  display_driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.674     1.080    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.304 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.304    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.451ns (61.792%)  route 0.897ns (38.208%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.209     0.350    display_driver/Q[0]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  display_driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.688     1.081    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     2.349 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.349    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.449ns (60.799%)  route 0.934ns (39.201%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.220     0.361    display_driver/Q[0]
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.042     0.403 r  display_driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.714     1.117    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.383 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.383    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.441ns (56.030%)  route 1.131ns (43.970%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.323     0.487    UART_UNIT/FIFO_RX_UNIT/seg[0][1]
    SLICE_X47Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.532 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.808     1.340    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.572 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.572    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.467ns (55.507%)  route 1.176ns (44.493%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[0]/C
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/select_digit_reg[0]/Q
                         net (fo=14, routed)          0.209     0.350    display_driver/Q[0]
    SLICE_X48Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  display_driver/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.338     0.733    UART_UNIT/FIFO_RX_UNIT/seg[4]_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.778 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.628     1.407    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.643 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.643    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.525ns (56.396%)  route 1.179ns (43.604%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.131     0.295    display_driver/Q[1]
    SLICE_X47Y22         LUT2 (Prop_lut2_I1_O)        0.048     0.343 f  display_driver/select_digit[1]_i_1/O
                         net (fo=2, routed)           0.304     0.647    UART_UNIT/FIFO_RX_UNIT/seg[1][0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I1_O)        0.107     0.754 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.744     1.498    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.703 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.703    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.530ns (56.056%)  route 1.199ns (43.944%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  display_driver/select_digit_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/select_digit_reg[1]/Q
                         net (fo=12, routed)          0.277     0.441    display_driver/Q[1]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.043     0.484 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.347     0.830    UART_UNIT/FIFO_RX_UNIT/seg[3]
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.111     0.941 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.576     1.517    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.729 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.729    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.858ns  (logic 5.040ns (39.197%)  route 7.818ns (60.803%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.549     5.070    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/Q
                         net (fo=5, routed)           0.879     6.427    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.301     6.728 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           1.027     7.755    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.879 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          1.216     9.094    UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]_0
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.152     9.246 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.460    10.707    display_driver/seg_OBUF[4]_inst_i_1
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.326    11.033 r  display_driver/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.954    11.987    UART_UNIT/FIFO_RX_UNIT/seg[4]_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.111 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.282    14.394    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.929 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.929    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.480ns  (logic 5.271ns (42.234%)  route 7.209ns (57.766%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/Q
                         net (fo=5, routed)           0.844     6.396    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[2]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.329     6.725 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.970     7.695    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.326     8.021 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_1/O
                         net (fo=13, routed)          1.237     9.258    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.382 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.823    10.205    display_driver/seg_OBUF[6]_inst_i_1_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.150    10.355 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.200    11.555    UART_UNIT/FIFO_RX_UNIT/seg[3]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.328    11.883 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.134    14.017    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.553 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.553    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.350ns  (logic 4.806ns (38.919%)  route 7.543ns (61.081%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.549     5.070    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/Q
                         net (fo=5, routed)           0.879     6.427    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.301     6.728 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           1.027     7.755    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.879 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          1.231     9.109    UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.233 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_9/O
                         net (fo=13, routed)          1.006    10.239    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.363 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.817    11.180    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.304 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.584    13.889    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.420 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.420    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.288ns  (logic 5.255ns (42.765%)  route 7.033ns (57.235%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/Q
                         net (fo=5, routed)           0.844     6.396    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[2]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.329     6.725 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.970     7.695    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.326     8.021 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_1/O
                         net (fo=13, routed)          1.237     9.258    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.382 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.823    10.205    display_driver/seg_OBUF[6]_inst_i_1_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.150    10.355 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.590    10.945    UART_UNIT/FIFO_RX_UNIT/seg[3]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.328    11.273 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.568    13.841    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.361 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.361    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.228ns  (logic 4.804ns (39.287%)  route 7.424ns (60.713%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.549     5.070    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/Q
                         net (fo=5, routed)           0.879     6.427    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.301     6.728 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           1.027     7.755    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.879 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          1.231     9.109    UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.233 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_9/O
                         net (fo=13, routed)          1.007    10.240    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.364 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.017    11.381    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I3_O)        0.124    11.505 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.264    13.770    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.299 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.299    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.116ns  (logic 5.009ns (41.346%)  route 7.107ns (58.654%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/Q
                         net (fo=5, routed)           0.844     6.396    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[2]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.329     6.725 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.970     7.695    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.326     8.021 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_1/O
                         net (fo=13, routed)          1.237     9.258    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.382 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.823    10.205    display_driver/seg_OBUF[6]_inst_i_1_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.329 f  display_driver/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.806    11.135    UART_UNIT/FIFO_RX_UNIT/seg[1]_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.259 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.426    13.685    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.189 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.189    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.095ns  (logic 5.246ns (43.371%)  route 6.849ns (56.629%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/Q
                         net (fo=5, routed)           0.844     6.396    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[2]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.329     6.725 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.970     7.695    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.326     8.021 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_1/O
                         net (fo=13, routed)          1.237     9.258    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[4]_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.382 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_15/O
                         net (fo=3, routed)           0.823    10.205    display_driver/seg_OBUF[6]_inst_i_1_0
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.150    10.355 r  display_driver/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.837    11.192    UART_UNIT/FIFO_RX_UNIT/seg[3]
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.328    11.520 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.138    13.657    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.168 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.168    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 4.639ns (46.942%)  route 5.244ns (53.058%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.552     5.073    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[2]/Q
                         net (fo=5, routed)           0.844     6.396    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[2]
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.329     6.725 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.970     7.695    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.326     8.021 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[6]_inst_i_1/O
                         net (fo=13, routed)          3.429    11.450    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.956 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.956    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 4.404ns (46.225%)  route 5.123ns (53.775%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.549     5.070    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[2]/Q
                         net (fo=5, routed)           0.879     6.427    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.301     6.728 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4/O
                         net (fo=3, routed)           0.975     7.703    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.827 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[7]_inst_i_1/O
                         net (fo=13, routed)          3.269    11.096    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.597 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.597    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 4.514ns (48.314%)  route 4.830ns (51.686%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.549     5.070    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[5]/Q
                         net (fo=5, routed)           1.012     6.601    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[5]
    SLICE_X44Y22         LUT2 (Prop_lut2_I1_O)        0.150     6.751 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.439     7.189    UART_UNIT/FIFO_RX_UNIT/LED_OBUF[5]_inst_i_3_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.332     7.521 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[5]_inst_i_2/O
                         net (fo=13, routed)          3.379    10.900    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.414 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.414    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.419ns (58.830%)  route 0.993ns (41.170%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/Q
                         net (fo=7, routed)           0.084     1.685    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[3]
    SLICE_X43Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[4]_inst_i_2/O
                         net (fo=13, routed)          0.908     2.638    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.848 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.848    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.419ns (57.729%)  route 1.039ns (42.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[3]/Q
                         net (fo=7, routed)           0.089     1.689    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[3]
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.734 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[3]_inst_i_1/O
                         net (fo=14, routed)          0.951     2.684    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.894 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.894    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.411ns (56.284%)  route 1.096ns (43.716%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/Q
                         net (fo=5, routed)           0.116     1.716    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.980     2.741    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.943 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.943    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.505ns (55.358%)  route 1.213ns (44.642%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/Q
                         net (fo=5, routed)           0.116     1.716    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.213     1.974    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.019 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.140     2.159    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.204 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.948    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.154 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.154    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.520ns (54.994%)  route 1.244ns (45.006%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/Q
                         net (fo=5, routed)           0.116     1.716    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.247     2.008    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_1
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.045     2.053 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.135    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.180 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.799     2.979    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.200 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.200    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.511ns (54.354%)  route 1.269ns (45.646%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/Q
                         net (fo=5, routed)           0.116     1.716    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.194     1.955    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.383     2.383    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.428 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.576     3.004    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.216 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.216    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.425ns (50.934%)  route 1.372ns (49.066%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[3]/Q
                         net (fo=7, routed)           0.200     1.800    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[3]
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[5]_inst_i_2/O
                         net (fo=13, routed)          1.173     3.017    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.233 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.233    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.535ns (54.723%)  route 1.270ns (45.277%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_1_reg[1]/Q
                         net (fo=5, routed)           0.116     1.716    UART_UNIT/FIFO_RX_UNIT/ultimate_output_1[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.297     2.058    UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]_1
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.103 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.291     2.394    UART_UNIT/FIFO_RX_UNIT/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.439 r  UART_UNIT/FIFO_RX_UNIT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.566     3.006    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.242 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.242    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.511ns (53.247%)  route 1.327ns (46.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[0]/Q
                         net (fo=7, routed)           0.232     1.816    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[0]
    SLICE_X43Y21         LUT2 (Prop_lut2_I0_O)        0.095     1.911 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.094     3.006    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     4.274 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.274    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.505ns (52.656%)  route 1.353ns (47.344%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.553     1.436    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  UART_UNIT/FIFO_RX_UNIT/last_reg_0_reg[1]/Q
                         net (fo=5, routed)           0.221     1.821    UART_UNIT/FIFO_RX_UNIT/ultimate_output_0[1]
    SLICE_X43Y23         LUT4 (Prop_lut4_I0_O)        0.048     1.869 r  UART_UNIT/FIFO_RX_UNIT/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.132     3.001    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     4.294 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.294    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.073ns  (logic 2.992ns (32.981%)  route 6.080ns (67.019%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.542     9.073    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.433     4.774    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X38Y21         RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.874ns  (logic 2.992ns (33.718%)  route 5.882ns (66.282%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.344     8.874    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.434     4.775    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/DP/CLK

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.874ns  (logic 2.992ns (33.718%)  route 5.882ns (66.282%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF_inst/O
                         net (fo=51, routed)          3.153     4.604    BUTTON_DEBOUNCER/btn_IBUF
    SLICE_X41Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.728 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.728    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.260 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.260    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.594 f  BUTTON_DEBOUNCER/q_next1_carry__0/O[1]
                         net (fo=1, routed)           0.935     6.529    BUTTON_DEBOUNCER/q_next0[5]
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.303     6.832 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=1, routed)           0.826     7.659    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.783 r  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=15, routed)          0.624     8.407    BUTTON_DEBOUNCER/q_zero__20
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.531 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=12, routed)          0.344     8.874    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.434     4.775    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X38Y20         RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/UART_RX_UNIT/tick_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.219ns (20.733%)  route 0.838ns (79.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.838     1.058    UART_UNIT/UART_RX_UNIT/AR[0]
    SLICE_X37Y16         FDCE                                         f  UART_UNIT/UART_RX_UNIT/tick_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X37Y16         FDCE                                         r  UART_UNIT/UART_RX_UNIT/tick_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/UART_RX_UNIT/tick_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.219ns (20.648%)  route 0.843ns (79.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.843     1.062    UART_UNIT/UART_RX_UNIT/AR[0]
    SLICE_X36Y16         FDCE                                         f  UART_UNIT/UART_RX_UNIT/tick_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  UART_UNIT/UART_RX_UNIT/tick_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/UART_RX_UNIT/tick_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.219ns (20.648%)  route 0.843ns (79.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.843     1.062    UART_UNIT/UART_RX_UNIT/AR[0]
    SLICE_X36Y16         FDCE                                         f  UART_UNIT/UART_RX_UNIT/tick_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  UART_UNIT/UART_RX_UNIT/tick_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.219ns (20.648%)  route 0.843ns (79.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.843     1.062    UART_UNIT/UART_RX_UNIT/AR[0]
    SLICE_X36Y16         FDCE                                         f  UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.825     1.952    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X36Y16         FDCE                                         r  UART_UNIT/UART_RX_UNIT/tick_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.219ns (19.157%)  route 0.925ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.925     1.145    UART_UNIT/BAUD_RATE_GEN/AR[0]
    SLICE_X34Y21         FDCE                                         f  UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.946    UART_UNIT/BAUD_RATE_GEN/clk_100MHz_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  UART_UNIT/BAUD_RATE_GEN/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.219ns (19.157%)  route 0.925ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.925     1.145    UART_UNIT/BAUD_RATE_GEN/AR[0]
    SLICE_X34Y21         FDCE                                         f  UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.946    UART_UNIT/BAUD_RATE_GEN/clk_100MHz_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  UART_UNIT/BAUD_RATE_GEN/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.219ns (19.157%)  route 0.925ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.925     1.145    UART_UNIT/BAUD_RATE_GEN/AR[0]
    SLICE_X34Y21         FDCE                                         f  UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.946    UART_UNIT/BAUD_RATE_GEN/clk_100MHz_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  UART_UNIT/BAUD_RATE_GEN/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.219ns (19.157%)  route 0.925ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.925     1.145    UART_UNIT/BAUD_RATE_GEN/AR[0]
    SLICE_X34Y21         FDCE                                         f  UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.946    UART_UNIT/BAUD_RATE_GEN/clk_100MHz_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  UART_UNIT/BAUD_RATE_GEN/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.219ns (19.157%)  route 0.925ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.925     1.145    UART_UNIT/BAUD_RATE_GEN/AR[0]
    SLICE_X34Y21         FDCE                                         f  UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.946    UART_UNIT/BAUD_RATE_GEN/clk_100MHz_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  UART_UNIT/BAUD_RATE_GEN/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_UNIT/UART_TX_UNIT/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.219ns (19.099%)  route 0.929ns (80.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=82, routed)          0.929     1.148    UART_UNIT/UART_TX_UNIT/AR[0]
    SLICE_X37Y17         FDCE                                         f  UART_UNIT/UART_TX_UNIT/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.824     1.951    UART_UNIT/UART_TX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X37Y17         FDCE                                         r  UART_UNIT/UART_TX_UNIT/FSM_sequential_state_reg[0]/C





