Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 13:57:13 2024
| Host         : Gina running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_design_wrapper_timing_summary_routed.rpt -pb FIR_design_wrapper_timing_summary_routed.pb -rpx FIR_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.885        0.000                      0                 1759        0.025        0.000                      0                 1759        4.020        0.000                       0                   799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.885        0.000                      0                 1652        0.025        0.000                      0                 1652        4.020        0.000                       0                   799  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.807        0.000                      0                  107        0.433        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 2.718ns (45.309%)  route 3.281ns (54.691%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.987 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.987    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1_n_6
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[17]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[17]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 2.623ns (44.429%)  route 3.281ns (55.571%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.892 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.892    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1_n_5
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[18]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[18]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.607ns (44.278%)  route 3.281ns (55.722%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.653 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.653    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.876 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.876    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]_i_1_n_7
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y46         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[16]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.604ns (44.250%)  route 3.281ns (55.750%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.873 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.873    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_6
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[13]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.583ns (44.050%)  route 3.281ns (55.950%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.852 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.852    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_4
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[15]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 2.509ns (43.335%)  route 3.281ns (56.665%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.778 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.778    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_5
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[14]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 2.493ns (43.178%)  route 3.281ns (56.822%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.539 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.539    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.762 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.762    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]_i_1_n_7
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y45         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.344ns (41.673%)  route 3.281ns (58.327%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.613 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.613    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_4
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[11]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[11]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 2.356ns (41.953%)  route 3.260ns (58.047%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.936 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/O[3]
                         net (fo=2, routed)           0.626     7.562    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_4
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.307     7.869 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_6/O
                         net (fo=1, routed)           0.000     7.869    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_6_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.270 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.270    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[4]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.604 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.604    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_6
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[9]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.285ns (41.055%)  route 3.281ns (58.945%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.680     2.988    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X11Y41         FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/do_reg[3]/Q
                         net (fo=8, routed)           1.411     4.855    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__1_i_6_0[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.979 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13/O
                         net (fo=2, routed)           0.412     5.392    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_13_n_0
    SLICE_X15Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.516 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/rom/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.811     6.326    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[4]_i_9_0[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.846 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.065 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1/O[0]
                         net (fo=2, routed)           0.647     7.712    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/multOp__0_carry__1_n_7
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     8.007 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9/O
                         net (fo=1, routed)           0.000     8.007    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum[8]_i_9_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.554 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.554    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[8]_i_1_n_5
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.507    12.699    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/S_AXI_ACLK
    SLICE_X13Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[10]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.872    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/macc/sum_reg[10]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.582     0.923    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219     1.282    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.325 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.325    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.852     1.222    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.971%)  route 0.209ns (50.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.567     0.908    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y49         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.209     1.281    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]
    SLICE_X10Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.326 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.326    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2_n_0
    SLICE_X10Y50         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.834     1.204    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y50         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.121     1.296    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.676%)  route 0.249ns (54.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.565     0.906    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y50         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=5, routed)           0.249     1.318    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.363    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0_n_0
    SLICE_X10Y49         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.835     1.205    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y49         FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.582     0.923    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.191     1.262    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.893     1.263    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    FIR_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.725%)  route 0.229ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.582     0.923    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.229     1.316    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.893     1.263    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    FIR_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.583     0.924    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.120     1.171    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y39          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.849     1.219    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.957    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.086    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.642%)  route 0.168ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X7Y44          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.168     1.215    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y42          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.339%)  route 0.243ns (59.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.582     0.923    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.243     1.329    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.893     1.263    FIR_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FIR_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    FIR_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.446%)  route 0.274ns (59.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.582     0.923    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.274     1.337    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.382 r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.382    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.852     1.222    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.585     0.926    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X2Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.157     1.223    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X4Y44          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.853     1.223    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/calculate_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/flag_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X15Y44    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/mac_init_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/ram_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/ram_addr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y43    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/ram_addr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y52     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y52     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y52     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42     FIR_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.478ns (19.931%)  route 1.920ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.920     5.387    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/rst
    SLICE_X14Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/S_AXI_ACLK
    SLICE_X14Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.478ns (19.931%)  route 1.920ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.920     5.387    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/rst
    SLICE_X14Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/S_AXI_ACLK
    SLICE_X14Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/q_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay3/q_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.478ns (19.931%)  route 1.920ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.920     5.387    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/rst
    SLICE_X14Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/S_AXI_ACLK
    SLICE_X14Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/q_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff1/delay4/q_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.478ns (19.931%)  route 1.920ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.920     5.387    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/rst
    SLICE_X14Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/S_AXI_ACLK
    SLICE_X14Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/q_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/mac_init_reg/q_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.478ns (19.967%)  route 1.916ns (80.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.916     5.383    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/rst
    SLICE_X15Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/S_AXI_ACLK
    SLICE_X15Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[1]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.478ns (19.967%)  route 1.916ns (80.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.916     5.383    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/rst
    SLICE_X15Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/S_AXI_ACLK
    SLICE_X15Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[2]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_temp_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.478ns (19.967%)  route 1.916ns (80.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.916     5.383    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/rst
    SLICE_X15Y44         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/S_AXI_ACLK
    SLICE_X15Y44         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_temp_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y44         FDCE (Recov_fdce_C_CLR)     -0.576    12.194    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_temp_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/mac_init_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.478ns (19.967%)  route 1.916ns (80.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.916     5.383    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/rst
    SLICE_X15Y44         FDPE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/mac_init_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.501    12.693    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/S_AXI_ACLK
    SLICE_X15Y44         FDPE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/mac_init_reg/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y44         FDPE (Recov_fdpe_C_PRE)     -0.530    12.240    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/mac_init_reg
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.478ns (20.610%)  route 1.841ns (79.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.841     5.308    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X18Y43         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.500    12.692    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X18Y43         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[6][5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.576    12.193    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[6][5]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[7][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.478ns (20.610%)  route 1.841ns (79.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.681     2.989    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     3.467 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         1.841     5.308    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X18Y43         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         1.500    12.692    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X18Y43         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[7][5]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.576    12.193    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[7][5]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.090%)  route 0.180ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.180     1.235    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/rst
    SLICE_X6Y40          FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/S_AXI_ACLK
    SLICE_X6Y40          FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/q_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.120     0.802    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.090%)  route 0.180ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.180     1.235    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/rst
    SLICE_X6Y40          FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/S_AXI_ACLK
    SLICE_X6Y40          FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/q_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.120     0.802    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/control/valid_out_deff4/delay4/q_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.090%)  route 0.180ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.180     1.235    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/rst
    SLICE_X6Y40          FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/S_AXI_ACLK
    SLICE_X6Y40          FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/q_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.120     0.802    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay3/q_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.090%)  route 0.180ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.180     1.235    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/rst
    SLICE_X6Y40          FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/S_AXI_ACLK
    SLICE_X6Y40          FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/q_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.120     0.802    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/valid_out_reg/delay4/q_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][2]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][2]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[2][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[2][3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[3][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.148ns (33.536%)  route 0.293ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.566     0.907    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/S_AXI_ACLK
    SLICE_X6Y46          FDRE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/slv_reg0_reg[9]/Q
                         net (fo=112, routed)         0.293     1.348    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/rst
    SLICE_X12Y40         FDCE                                         f  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FIR_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FIR_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  FIR_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=799, routed)         0.833     1.203    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/S_AXI_ACLK
    SLICE_X12Y40         FDCE                                         r  FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[3][3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    FIR_design_i/FIR_IP_v1_0_S00_AXI_0/U0/FIR_bb/ram/RAM_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.527    





