<html><body><samp><pre>
<!@TC:1698745404>
# Tue Oct 31 10:43:23 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: F130-05

Implementation : synthesis
<a name=mapperReport187></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1698745404> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1698745404> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1698745404> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.64ns		  20 /        27
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1698745404> | Promoting Net clk_c on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1698745404> | Promoting Net rst_c on CLKINT  I_2  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 175MB)

Writing Analyst data base C:\00digitalesysteme\01-projekt\projekt1\synthesis\synwork\blink_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1698745404> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1698745404> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1698745404> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 176MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1698745404> | Found inferred clock blink|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport188></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Oct 31 10:43:24 2023
#


Top view:               blink
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\00digitalesysteme\01-projekt\projekt1\designer\blink\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1698745404> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1698745404> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary189></a>Performance Summary</a>
*******************


Worst slack in design: 6.784

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
blink|clk          100.0 MHz     310.9 MHz     10.000        3.216         6.784     inferred     (multiple)
============================================================================================================





<a name=clockRelationships190></a>Clock Relationships</a>
*******************

Clocks                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
blink|clk  blink|clk  |  10.000      6.784  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo191></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport192></a>Detailed Report for Clock: blink|clk</a>
====================================



<a name=startingSlack193></a>Starting Points with Worst Slack</a>
********************************

             Starting                                   Arrival          
Instance     Reference     Type     Pin     Net         Time        Slack
             Clock                                                       
-------------------------------------------------------------------------
reg[13]      blink|clk     SLE      Q       reg[13]     0.108       6.784
reg[5]       blink|clk     SLE      Q       reg[5]      0.108       6.793
reg[0]       blink|clk     SLE      Q       reg[0]      0.108       6.831
reg[15]      blink|clk     SLE      Q       reg[15]     0.087       6.859
reg[20]      blink|clk     SLE      Q       reg[20]     0.087       6.859
reg[10]      blink|clk     SLE      Q       reg[10]     0.108       6.887
reg[17]      blink|clk     SLE      Q       reg[17]     0.087       6.898
reg[3]       blink|clk     SLE      Q       reg[3]      0.108       6.926
reg[1]       blink|clk     SLE      Q       reg[1]      0.087       6.928
reg[21]      blink|clk     SLE      Q       reg[21]     0.087       6.928
=========================================================================


<a name=endingSlack194></a>Ending Points with Worst Slack</a>
******************************

             Starting                                      Required          
Instance     Reference     Type     Pin     Net            Time         Slack
             Clock                                                           
-----------------------------------------------------------------------------
dff          blink|clk     SLE      D       dff_0          9.745        6.784
reg[1]       blink|clk     SLE      D       reg_10[1]      9.745        6.791
reg[6]       blink|clk     SLE      D       reg_10[6]      9.745        6.791
reg[0]       blink|clk     SLE      D       reg_10[0]      9.745        6.793
reg[4]       blink|clk     SLE      D       reg_10[4]      9.745        6.793
reg[11]      blink|clk     SLE      D       reg_10[11]     9.745        6.793
reg[12]      blink|clk     SLE      D       reg_10[12]     9.745        6.793
reg[15]      blink|clk     SLE      D       reg_10[15]     9.745        6.793
reg[17]      blink|clk     SLE      D       reg_10[17]     9.745        6.793
reg[19]      blink|clk     SLE      D       reg_10[19]     9.745        6.793
=============================================================================



<a name=worstPaths195></a>Worst Path Information</a>
<a href="C:\00digitalesysteme\01-projekt\projekt1\synthesis\synlog\blink_fpga_mapper.srr:srsfC:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.srs:fp:11356:12304:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.961
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.784

    Number of logic level(s):                3
    Starting point:                          reg[13] / Q
    Ending point:                            dff / D
    The start point is clocked by            blink|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            blink|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
reg[13]            SLE      Q        Out     0.108     0.108 f     -         
reg[13]            Net      -        -       0.497     -           2         
p1\.un2_reg_15     CFG4     D        In      -         0.605 f     -         
p1\.un2_reg_15     CFG4     Y        Out     0.288     0.893 f     -         
p1\.un2_reg_15     Net      -        -       0.248     -           1         
p1\.un2_reg_23     CFG4     D        In      -         1.141 f     -         
p1\.un2_reg_23     CFG4     Y        Out     0.288     1.429 f     -         
p1\.un2_reg_23     Net      -        -       1.058     -           10        
dff_0              CFG3     C        In      -         2.487 f     -         
dff_0              CFG3     Y        Out     0.226     2.713 r     -         
dff_0              Net      -        -       0.248     -           1         
dff                SLE      D        In      -         2.961 r     -         
=============================================================================
Total path delay (propagation time + setup) of 3.216 is 1.165(36.2%) logic and 2.052(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 177MB)

---------------------------------------
<a name=resourceUsage196></a>Resource Usage Report for blink </a>

Mapping to part: m2s005vf400std
Cell usage:
CLKINT          2 uses
CFG2           1 use
CFG3           8 uses
CFG4           10 uses


Sequential Cells: 
SLE            27 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 3
I/O primitives: 3
INBUF          2 uses
OUTBUF         1 use


Global Clock Buffers: 2

Total LUTs:    19

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  27 + 0 + 0 + 0 = 27;
Total number of LUTs after P&R:  19 + 0 + 0 + 0 = 19;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 177MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Oct 31 10:43:24 2023

###########################################################]

</pre></samp></body></html>
