#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  1 20:05:16 2024
# Process ID: 3336
# Current directory: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12540 C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.xpr
# Log file: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/vivado.log
# Journal file: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2\vivado.jou
# Running On: AUDITORIA, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17009 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.223 ; gain = 371.285
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_fsm_example1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.371 ; gain = 430.406
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'LED5', assumed default net type 'wire' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
WARNING: [Synth 8-7129] Port LED[5] in module top_fsm_example1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.859 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.859 ; gain = 537.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.859 ; gain = 537.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2474.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2496.215 ; gain = 633.250
13 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.215 ; gain = 978.434
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2516.930 ; gain = 0.000
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.930 ; gain = 0.000
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_fsm_example1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2516.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2516.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2516.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2516.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.266 ; gain = 93.336
9 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.266 ; gain = 93.336
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2634.387 ; gain = 24.121
add_force {/top_fsm_example1/sw} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {0 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {10 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '10': Object size 1 does not match size of given value 10.
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {0 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.699 ; gain = 10.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2747.219 ; gain = 111.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2747.219 ; gain = 111.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2747.219 ; gain = 111.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2747.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2747.219 ; gain = 111.273
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.785 ; gain = 1.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2765.426 ; gain = 18.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2788.316 ; gain = 41.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2788.316 ; gain = 41.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2966.543 ; gain = 219.324
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3041.574 ; gain = 65.176
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '}' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:24]
ERROR: [Synth 8-36] 'S4' is not declared [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:56]
INFO: [Synth 8-10285] module 'fsm_example1' is ignored due to previous errors [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:76]
INFO: [Synth 8-9084] Verilog file 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv' ignored due to errors
ERROR: [Synth 8-439] module 'top_fsm_example1' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 91.449
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.848 ; gain = 91.738
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '}' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:24]
INFO: [Synth 8-10285] module 'fsm_example1' is ignored due to previous errors [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:76]
INFO: [Synth 8-9084] Verilog file 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv' ignored due to errors
ERROR: [Synth 8-439] module 'top_fsm_example1' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.848 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/utils_1/imports/synth_1/top_fsm_example1.dcp with file C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1/top_fsm_example1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May  1 20:34:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1/runme.log
[Wed May  1 20:34:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO est  desactivado.
ECHO est  desactivado.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 1ns}
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
run all
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7071] port 'salida' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 12 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.848 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'salida', assumed default net type 'wire' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:69]
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 11 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.848 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_fsm_example1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_fsm_example1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_fsm_example1_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clck_psc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_example1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm_example1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_fsm_example1_behav xil_defaultlib.top_fsm_example1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 6 into 'LED' is out of bounds [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clck_psc
Compiling module xil_defaultlib.fsm_example1
Compiling module xil_defaultlib.top_fsm_example1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fsm_example1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_fsm_example1_behav -key {Behavioral:sim_1:Functional:top_fsm_example1} -tclbatch {top_fsm_example1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_fsm_example1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_fsm_example1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/top_fsm_example1/sw[1]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[2]} -radix hex {0 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {O 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value 'O': Character 'O' is not a legal hexadecimal literal for the object's type.
add_force {/top_fsm_example1/sw[1]} -radix hex {1 0ns}
add_force {/top_fsm_example1/sw[0]} -radix hex {0 0ns}
add_force {/top_fsm_example1/CLK100MHZ} -radix hex {1 0ns}
add_force {/top_fsm_example1/internal_psc_clock} -radix hex {1 0ns}
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/utils_1/imports/synth_1/top_fsm_example1.dcp with file C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1/top_fsm_example1.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
launch_runs synth_1 -jobs 6
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\top_fsm_example1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sources_1\new\clck_psc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\PC\Documents\UNIVERSIDAD\GIANLUIGI\2024\enprendimineto\SEGUNDO PARCIA\segundo_parcial\BUENO\parcial_2\parcial_2.srcs\sim_1\new\simulacion_TB.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'salida', assumed default net type 'wire' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:70]
INFO: [Synth 8-6157] synthesizing module 'top_fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clck_psc' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clck_psc' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/clck_psc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_example1' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/fsm_example1.sv:3]
WARNING: [Synth 8-7071] port 'reset' of module 'fsm_example1' is unconnected for instance 'example' [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-7023] instance 'example' of module 'fsm_example1' has 11 connections declared, but only 10 given [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:13]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_fsm_example1' (0#1) [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/sources_1/new/top_fsm_example1.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.848 ; gain = 0.000
launch_runs synth_1 -jobs 6
[Wed May  1 23:12:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed May  1 23:13:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4064.957 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4064.957 ; gain = 0.000
[Wed May  1 23:18:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4064.957 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4064.957 ; gain = 0.000
[Wed May  1 23:18:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/impl_1/runme.log
close_design
reset_run impl_1
launch_runs impl_1 -jobs 6
[Wed May  1 23:19:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 6
[Wed May  1 23:19:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4064.957 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4064.957 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4064.957 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4064.957 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4064.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4064.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4064.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/Documents/UNIVERSIDAD/GIANLUIGI/2024/enprendimineto/SEGUNDO PARCIA/segundo_parcial/BUENO/parcial_2/parcial_2.srcs/constrs_1/new/basys3_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4064.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 23:28:29 2024...
