

<!DOCTYPE html>
<html lang="en">


<!-- Mirrored from www.ufrgs.br/isvlsi2023/program.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:13:55 GMT -->
<!-- Added by HTTrack -->
<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2023_Website/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:37:48 GMT -->
<meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title> ISVLSI 2023</title>
  <!-- Bootstrap -->
  <link href="css/bootstrap.css" rel='stylesheet' type='text/css' />
  <!-- Font Awesome  -->
  <link href="css/font-awesome.min.css" rel="stylesheet">
  <!-- Web Font  -->
  <link href='http://fonts.googleapis.com/css?family=Lato:300,400,700,900' rel='stylesheet' type='text/css'>
  <!-- Custom CSS -->
  <link href="css/style.css" rel="stylesheet" type="text/css" media="all" />
  <script src="js/jquery.min.js"></script>
</head>

<body>
   
  <nav class="navbar navbar-default "  style="background-color:#80b250; margin-bottom: 0px; border:0px; border-radius: 0px; border-bottom: 1px white solid;">
    <div class="container">
      <div class="navbar-header">
        <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse"> <span class="icon-bar"></span>
          <span class="icon-bar"></span> <span class="icon-bar"></span> </button>
          <a class="titulo" href="index-2.html" style="color: #FFFFFF; font-size: 2.3em;">ISVLSI 2023</a>
      </div>
      <div class="navbar-collapse collapse">
        <ul class="nav navbar-nav navbar-right"><li><a href="program.html" style="color:white;">Program</a></li><li><a href="keynotes.html" style="color:white;">Keynotes</a></li><li><a href="registration.html" style="color:white;">Registration</a></li><li><a href="proceedings.html" style="color:white;">Proceedings</a></li><li><a href="photos.html" style="color:white;">Galery</a></li><li><a href="call-for-posters.html" style="color:white;">CFP</a></li><li><a href="paper.html" style="color:white;">Paper submission</a></li><li><a href="social-event.html" style="color:white;">Social Event</a></li>
          <li class="dropdown">
          <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="false" style="color:white;">Event <span class="caret"></span></a>
          <ul class="dropdown-menu"><li><a href="committees.html" style="color:black;">Committees</a></li><li><a href="visa.html" style="color:black;">Visa</a></li><li><a href="travel.html" style="color:black;">Travel</a></li><li><a href="venue.html" style="color:black;">Venue</a></li> </ul></li>
              </ul>
      </div>
      <div class="navbar-collapse collapse">
        <ul class="nav navbar-nav navbar-left">
    <li class="dropdown">
      <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;">Past Conferences</a>
      <ul class="dropdown-menu">
        <li><a href="../ISVLSI_2022_Website/index.html" target="_blank" style="color:black;">ISVLSI 2022</a></li>
        <li><a href="../ISVLSI_2021_Website/index.html" target="_blank" style="color:black;">ISVLSI 2021</a></li>
        <li><a href="../ISVLSI_2020_Website/index.html" target="_blank" style="color:black;">ISVLSI 2020</a></li>
        <li><a href="../ISVLSI_2019_Website/index.html" target="_blank" style="color:black;">ISLVSI 2019</a></li>
        <li><a href="../ISVLSI_2018_Website/index.html" target="_blank" style="color:black;">ISVLSI 2018</a></li>
        <li><a href="../ISVLSI_2017_Website/index.html" target="_blank" style="color:black;">ISVLSI 2017</a></li>
        <li><a href="../ISVLSI_2016_Website/index.html" target="_blank" style="color:black;">ISVLSI 2016</a></li>
        <li><a href="../ISVLSI_2015_Website/index.html" target="_blank" style="color:black;">ISVLSI 2015</a></li>
        <li><a href="../ISVLSI_2014_Website/index.html" target="_blank" style="color:black;">ISVLSI 2014</a></li>
        <li><a href="../ISVLSI_2013_Website/index.html" target="_blank" style="color:black;">ISVLSI 2013</a></li>
        <li><a href="../ISVLSI_2012_Website/index.html" target="_blank" style="color:black;">ISVLSI 2012</a></li>
        
      </ul>
    </li>
        </ul>
      </div>
    </div>
  </nav>
  <!-- Slider -->
  <div id="section_header2" style="background-color:#80b250; margin-top: 0px">
    <div class="container">
      <!-- <h1 style="font-size: 42px; color:#ffeeaa; line-height: 50px; text-align: left;">
        <b>“Trends on Computing Systems” Day</b>
      </h1> -->
      <h2 align="left" style="color:#fff">Preliminary Program at a Glance</h2>
      <!-- <p align="left" style="color:#fff">Time is in CEST (UTC +2)</p> -->
    </div>
  </div>
  </div>
  <!-- Welcome Section
  <div id="section_header">
  <h2><span>Welcome</span> to our website!</h2>
</div>
<div id="section_header">
<div class="container">
<h2>Program </h2>
</div>
</div>
-->
  <div id="welcome">
    <div class="container">
      <br>
      <div class="col-md-12">
        <div class="container">
          <table class="table ">
            <thead>
              <tr>
                <th colspan="3" class="text-center">Tuesday June 20, Room Vivace 1</th>
              </tr>
              <tr>
                <!-- <th colspan="2" class="text-center">Main Amphitheater of the Instituto de Informática, UFRGS
            </th>-->
              </tr>
            </thead>
            <tbody>
              <tr style='background-color: ;'><tr><td>Start time</td><td>Title</td><td>Speaker</td></tr></td></tr><tr style='background-color: #e6dfec;'><td>14:00</td><td >ISVLSI2023 introduction</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>14:10</td><td><a href='#andre'>Embedded Tutorial - Using Virtual Boards to Teach Digital Circuit Design</a></td><td><a href='#andre'>Andre Reis (UFRGS, Brazil) <br/> <i>More details: click here! </i></a></td></td></tr><tr style='background-color: #e6dfec;'><td>15:10</td><td >Coffee Break</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>15:30</td><td >Industrial Panel: Microelectronics Challenges in Latin America</td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>17:00</td><td >Session 1: VLSI for Applied and Future Computing - part I</td><td >Chair: André Reis (UFRGS, Brazil)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:00</td><td>A Digital SRAM Computing-in-Memory Design Utilizing Activation Unstructured Sparsity for High-Efficient DNN Inference</td><td>Baiqing Zhong, Mingyu Wang, Chuanghao Zhang, Yangzhan Mai, Xiaojie Li and Zhiyi Yu</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:20</td><td>Evaluation of Digital Circuit Design by Combining Two- and Multi-Level Approximate Logic Synthesis</td><td>Gabriel Ammes, Paulo Butzen, Andre Reis and Renato Ribas</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:40</td><td>tubGEMM: Energy-Efficient and Sparsity-Effective Temporal-Unary-Binary Based Matrix Multiply Unit</td><td>Prabhu Vellaisamy, Harideep Nair, Joseph Finn, Manav Trivedi, Albert Chen, Anna Li, Tsung-Han Lin, Perry Wang, Shawn Blanton and John Paul Shen</td></td></tr><tr style='background-color: #ebf2de;'><td>18:10</td><td >Opening Session</td><td ></td></td></tr><tr style='background-color: #e6dfec;'><td>20:00</td><td >Welcome Reception
Music with 3Nós Acústico @3nos.acustico  (20h - 22h)
</td><td ></td></td></tr>            </tbody>
          </table>

        </div>
        <div class="container">
          <table class="table ">
            <thead>
              <tr>
                <th colspan="3" class="text-center">Wednesday June 21, , Room Vivace 1</th>
              </tr>
              <tr>
                <!-- <th colspan="2" class="text-center">Main Amphitheater of the Instituto de Informática, UFRGS
            </th>-->
              </tr>
            </thead>
            <tbody>
              <tr style='background-color: ;'><tr><td>Start time</td><td>Title</td><td>Speaker</td></tr></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td >Session 2: Emerging and Post-CMOS Technologies</td><td >Chair:  Mounir Boukadoum (Univ. Quebec  at Montreal, Canada)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td>Signal Distribution Networks for Scalable Placement and Routing of Field-coupled Nanocomputing Technologies</td><td>Marcel Walter, Benjamin Hien and Robert Wille Versatile </td></td></tr><tr style='background-color: #fcf3ec;'><td>08:50</td><td>Photonic Convolution Engine based on Phase-Change Materials and Stochastic Computing</td><td>Raphael Cardoso, Clément Zrounba, Mohab Abdalla, Paul Jimenez, Mauricio Gomes de Queiroz, Benoit Charbonnier, Fabio Pavanello, Ian O'Connor and Sebastien Le Beux</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:10</td><td>Robustness and Power Efficiency in Spin-Orbit Torque-Based Probabilistic Logic Circuits</td><td>Kamal Danouchi, Guillaume Prenat, Philippe Talatchian, Louis Hutin and Lorena Anghel</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:20</td><td>A Compact Ferroelectric 2T-(n+1)C Cell to Implement AND-OR Logic in Memory</td><td>Yi Xiao, Yixin Xu, Shan Deng, Zijian Zhao, Sumitha George, Kai Ni and Vijaykrishnan Narayanan</td></td></tr><tr style='background-color: #ebf2de;'><td>09:40</td><td >Coffee-break</td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>10:10</td><td >Session 3: VLSI for Applied and Future Computing - part II</td><td >Chair: Raafat Lababidi (Ensta, Bretagne, France)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>10:30</td><td>Federated Learning with Spiking Neural Networks in Heterogeneous Systems</td><td>Sadia Anjum Tumpa, Sonali Singh, Md Fahim Faysal Khan, Mahmut Taylan Kandemir, Vijaykrishnan Narayanan and Chita R. Das</td></td></tr><tr style='background-color: #fcf3ec;'><td>10:50</td><td>Fe-GCN: A 3D FeFET Memory Based PIM Accelerator for Graph Convolutional Networks</td><td>Hongtao Zhong, Yu Zhu, Longfei Luo, Taixin Li, Chen Wang, Yixin Xu, Tianyi Wang, Yao Yu, Vijaykrishnan Narayanan, Yongpan Liu, Liang Shi, Huazhong Yang and Xueqing Li</td></td></tr><tr style='background-color: #fcf3ec;'><td>11:10</td><td>Design Exploration of Dynamic Multi-Level Ternary Content-Addressable Memory Using Nanoelectromechanical Relays</td><td>Taixin Li, Hongtao Zhong, Sumitha George, Vijaykrishnan Narayanan, Liang Shi, Huazhong Yang and Xueqing Li</td></td></tr><tr style='background-color: #ebf2de;'><td>11:30</td><td>65 Years of Integrated Circuit Innovations – From a Single Transistor to Trillions of Transistors on Chip</td><td>Keynote: Sung-Mo Steve Kang  (University of California at  Santa Cruz, USA)</td></td></tr><tr style='background-color: #e6dfec;'><td>12:30</td><td >Lunch</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>14:00</td><td>Unconventional Computing with Unconventional Nanotechnologies</td><td>Keynote Omar Paranaiba (Federal University of Minas Gerais, Brazil)</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td >Special Session 1: Secure and Dependable Cyber-Physical Systems 
</td><td >Chair: Achim Rettberg (Carl von Ossietzky Universität Oldenburg, Germany)</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td>iTPM: Exploring PUF-based Keyless TPM for Security-by-Design of Smart Electronics</td><td>Venkata Karthik Vishnu Vardhan Bathalapalli, Saraju Mohanty, Elias Kougianos, Vasanth Iyer and Bibhudutta Rout</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:20</td><td>2.0: Machine Learning based Monitoring and Authentication of PUF-Integrated Secure Edge Data Center</td><td>Seema Aarella, Saraju Mohanty, Elias Kougianos and Deepak Puthal	Fortified-Edge </td></td></tr><tr style='background-color: #ebf2de;'><td>15:40</td><td >Coffee break</td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>16:10</td><td>Revolutionizing Cyber Security: Exploring the Synergy of Machine Learning and Logical Reasoning for Cyber Threats and Mitigation</td><td>Deepak Puthal, Saraju Mohanty, Amit Kumar Mishra, Chan Yeob Yeun and Ernesto Damiani</td></td></tr><tr style='background-color: #fcf3ec;'><td>16:30</td><td>IoMT Synthetic Cardiac Arrest Dataset for eHealth with AI-based Validation</td><td>Joy Dutta and Deepak Puthal	</td></td></tr><tr style='background-color: #ebf2de;'><td>16:50</td><td>UNIC-CAS Program and IEEE CASS opportunities</td><td>Manuel Delgado-Restituto (US-CSIC, Sevilha, Spain)</td></td></tr><tr style='background-color: #fcf3ec;'><td>18:00</td><td >Social Event at the Landmark of the Three Borders 
Buses depart from the lobby at the hotel at 18:00h. At Landmark of the Three Borders there will be dinner and drinks, music and folklore dance show. 
Buses will return from Landmark of the Three Borders at 22:30h, we will arrive at hotel around 23:10h.
</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><tr><td></td><td></td><td></td></tr></td></tr>            </tbody>
          </table>

        </div>
        <div class="container">
          <table class="table ">
            <thead>
              <tr>
                <th colspan="3" class="text-center">Thursday June 22, , Room Vivace 1</th>
              </tr>
              <tr>
                <!-- <th colspan="2" class="text-center">Main Amphitheater of the Instituto de Informática, UFRGS
            </th>-->
              </tr>
            </thead>
            <tbody>
              <tr style='background-color: ;'><tr><td>Start time</td><td>Title</td><td>Speaker</td></tr></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td >Session 4: Circuits, Reliability, and Fault-Tolerance  </td><td >Chair: Victor Grimblatt (Synopsys, Chile)</td></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td>Formal Temporal Characterization of Register Vulnerability in Digital Blocks</td><td>Damiano Zuccala, Katell Morin-Allory, Jean-Marc Daveau and Philippe Roche</td></td></tr><tr style='background-color: #fcf3ec;'><td>08:50</td><td>Harnessing the Effects of Process Variability to Mitigate Aging in Cloud Servers</td><td>Arthur Lorenzon, Guilherme Korol, Marcelo Brandalero and Antonio Carlos Schneider Beck Filho</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:10</td><td>Evaluating an XOR-based Hybrid Fault Tolerance Technique to Detect Faults in GPU Pipelines</td><td>Giani Augusto Braga, Jose Rodrigo Azambuja and Marcio M. Goncalves</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:30</td><td>Modeling and Analysis of Switched-Capacitor Converters as a Multi-port Network for Covert Communication</td><td>Yerzhan Mustafa and Selcuk Kose</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:50</td><td>Using Lyapunov Exponents and Entropy to Estimate Sensitivity to Process Variability </td><td>Elias de Almeida Ramos and Ricardo Reis</td></td></tr><tr style='background-color: #e6dfec;'><td>10:10</td><td >Coffee Break</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>10:30</td><td>A fresh perspective on Moore’s Law</td><td>Keynote: Patrick Groeneveld (Cerebras Systems, USA)<br/><i>Moderator: Juergen Becker (KIT, Germany)
</i></td></td></tr><tr style='background-color: #e6dfec;'><td>12:30</td><td >Lunch</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>14:00</td><td>Smart Scalable & Embedded Automotive Supercomputing</td><td>Keynote: Jürgen Becker (Karlsruhe Institute of Technology – KIT, Germany)<br/><i>Moderator: Jose Rodrigo Azambuja (UFRGS, Brazil)</i></td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td >Session 5: Digital Circuits and FPGA based Designs - part I</td><td >Chair: Jose Rodrigo Azambuja (UFRGS, Brazil)</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td>Dynamic Offloading Decisions for Improved Performance and Energy Efficiency in Heterogeneous IoT-Edge-Cloud Continuum</td><td>Julio Costella Vicenzi, Guilherme Korol, Michael Guilherme Jordan, Wagner Ourique de Morais, Hazem Ali, Edison Pignaton de Freitas, Mateus Beck Rutzig and Antonio Carlos Schneider Beck Filho</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:20</td><td>Resource Provisioning for CPU-FPGA Environments with Adaptive HLS-Versioning and DVFS</td><td>Michael Jordan, Guilherme Korol, Tiago Knorst, Mateus Rutzig and Antonio Carlos Schneider Beck Filho</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:40</td><td>Design Space Exploration for CNN Offloading to FPGAs at the Edge</td><td>Guilherme Korol, Michael Jordan, Mateus Rutzig, Jeronimo Castrillon and Antonio Carlos Schneider Beck Filho</td></td></tr><tr style='background-color: #fcf3ec;'><td>16:00</td><td>Machine Learning and Polynomial Chaos models for Accurate Prediction of SET Pulse Current</td><td>Vishu Saxena, Yash Jain and Sparsh Mittal</td></td></tr><tr style='background-color: #ebf2de;'><td>16:20</td><td >Poster Session and coffee-break </td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>17:00</td><td >Session 6: Digital Circuits and FPGA based Designs - part II
</td><td >Chair: Antonio Carlos Beck Filho (UFRGS, Brazil)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:00</td><td>A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks</td><td>Alessandro Nadalini, Georg Rutishauser, Alessio Burrello, Nazareno Bruschi, Angelo Garofalo, Luca Benini, Francesco Conti and Davide Rossi</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:20</td><td>CWAHA: Cluster-Wise Approximation for Hardware implementation of Arithmetic functions</td><td>Omkar Ratnaparkhi and Madhav Rao</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:40</td><td>Column-Weighted Probabilistic GDBF Decoder for Irregular LDPC Codes</td><td>Changfu He, Keyue Deng, Suwen Song and Zhongfeng Wang</td></td></tr><tr style='background-color: #fcf3ec;'><td>18:00</td><td>Reverse Engineering of RTL Controllers from Look-Up Table Netlists</td><td>Sundarakumar Muthukumaran, Aparajithan Nathamuni Venkatesan, Kishore Pula, Ram Venkat Narayanan, Ranga Vemuri and John Emmert</td></td></tr><tr style='background-color: #fcf3ec;'><td>18:20</td><td>Performance Optimized Clock Tree Embedding for Auto-Generated FPGAs</td><td>Grant Brown, Ganesh Gore and Pierre-Emmanuel Gaillardon</td></td></tr><tr style='background-color: #fcf3ec;'><td>18:40</td><td>An FPGA-Based Reconfigurable CNN Training Accelerator Based on Decomposable Winograd</td><td>Hui Wang, Jinming Lu, Jun Lin and Zhongfeng Wang</td></td></tr><tr style='background-color: #fcebda;'><td>20:30</td><td >Gala Dinner at Bardana Grill in the Hotel Recanto Cataratas
Services of food and drinks from 20:30h to 22:30h
Music Renato Costa @fumeguitar (20:30-23:30h)
</td><td ></td></td></tr>            </tbody>
          </table>

        </div>
        <div class="container">
          <table class="table ">
            <thead>
              <tr>
                <th colspan="3" class="text-center">Friday June 23, , Room Vivace 1</th>
              </tr>
              <tr>
                <!-- <th colspan="2" class="text-center">Main Amphitheater of the Instituto de Informática, UFRGS
            </th>-->
              </tr>
            </thead>
            <tbody>
              <tr style='background-color: ;'><tr><td>Start time</td><td>Title</td><td>Speaker</td></tr></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td >Session 7: System Design and Security - Part I</td><td >Chair: Paulo F. Butzen (UFRGS, Brazil)</td></td></tr><tr style='background-color: #fcf3ec;'><td>08:30</td><td>DREAM: Distributed Reinforcement Learning Enabled Adaptive Mixed-Critical NoC</td><td>Nidhi Anantharajaiah, Yunhe Xu, Fabian Lesniak, Tanja Harbaum and Juergen Becker</td></td></tr><tr style='background-color: #fcf3ec;'><td>08:50</td><td>Power, Performance and Reliability Evaluation of Multi-thread Machine Learning Inference Models Executing in Multicore Edge Devices</td><td>Geancarlo Abich, Anderson Ignacio da Silva, José Eduardo Thums, Rafael da Silva, Altamiro Amadeu Susin, Ricardo Reis and Luciano Ost	Power, </td></td></tr><tr style='background-color: #fcf3ec;'><td>09:10</td><td>A Secure Design Methodology to Prevent Targeted Trojan Insertion during Fabrication</td><td>Arjun Suresh, Siva Nishok Dhanuskodi and Daniel Holcomb</td></td></tr><tr style='background-color: #fcf3ec;'><td>09:30</td><td>Application Profiling Using Register-Instruction Hardware Performance Counters</td><td>Anand Menon, Amisha Srivastava, Shamik Kundu and Kanad Basu</td></td></tr><tr style='background-color: #ebf2de;'><td>09:50</td><td >Coffee Break</td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>10:20</td><td >Session 8: System Design and Security - part II</td><td >Chair: José Augusto Nacif (UFV, Brazil)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>10:20</td><td>Benchmarking of SoC-level Hardware Vulnerabilities: A Complete Walkthrough</td><td>Shams Tarek, Hasan Al Shaikh, Sree Ranjani Rajendran and Farimah Farahmandi</td></td></tr><tr style='background-color: #fcf3ec;'><td>10:40</td><td>Revisiting Trojan Insertion Techniques for Post-Silicon Trojan Detection Evaluation</td><td>Vedika Saravanan, Mohammad Walid Charrwi and Samah Mohamed Saeed</td></td></tr><tr style='background-color: #fcf3ec;'><td>11:00</td><td>Design and Evaluation of M-Term Non-Homogeneous Hybrid Karatsuba Polynomial Multiplier</td><td>Sanampudi Gopala Krishna Reddy, Gogireddy Ravi Kiran Reddy, Vasanthi D R and Madhav Rao</td></td></tr><tr style='background-color: #fcf3ec;'><td>11:20</td><td>LAT-UP: Exposing Layout-Level Analog Hardware Trojans Using Contactless Optical Probing</td><td>Sajjad Parvin, Mehran Goli, Thilo Krachenfels, Shahin Tajik, Jean-Pierre Seifert, Frank Sill Torres and Rolf Drechsler</td></td></tr><tr style='background-color: #ebf2de;'><td>11:40</td><td>Fault Tolerance Assurance for Safety-Critical Automotive and Space Application
</td><td>Keynote: Melanie Berg (Space R3 LLC, USA)<br/><i>Moderator: Fernanda Lima Kastensmit (UFRGS, Brazil)
</i></td></td></tr><tr style='background-color: #fcebda;'><td>12:40</td><td >Lunch</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>14:00</td><td>Chiplets for AI – AI for chiplets</td><td>Keynote: Paul Franzon (North Carolina State University, USA)<br/><i>Moderator: Fernanda Lima Kastensmit (UFRGS, Brazil)
</i></td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td >Session 9: Computer-Aided Design and Verification </td><td >Chair: Geancarlo Abich (Brazil)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:00</td><td>Machine Learning Techniques for Pre-CTS Identification of Timing Critical Flip-Flops</td><td>Chunkai Fu, Ben Trombley, Hua Xiang, Gi-Joon Nam and Jiang Hu</td></td></tr><tr style='background-color: #fcf3ec;'><td>15:20</td><td>LEX - A Cell Switching Arcs Extractor: A Simple SPICE-Input Interface for Electrical Characterization</td><td>Rodrigo Wuerdig, Vitor Maciel, Ricardo Reis and Sergio Bampi        </td></td></tr><tr style='background-color: #fcf3ec;'><td>15:40</td><td>3D-TTP: Efficient Transient Temperature-Aware Power Budgeting for 3D-Stacked Processor-Memory Systems</td><td>Sobhan Niknam, Yixian Shen, Anuj Pathania and Andy Pimentel</td></td></tr><tr style='background-color: #fcf3ec;'><td>16:00</td><td>Compact Model Parameter Extraction using Bayesian Machine Learning</td><td>Sachin Bhat, Sourabh Kulkarni and Csaba Andras Moritz</td></td></tr><tr style='background-color: #ebf2de;'><td>16:20</td><td >Coffee Break</td><td ></td></td></tr><tr style='background-color: #fcf3ec;'><td>16:20</td><td >Special Session 2: Automotive</td><td >Chair: Juergen Becker (KIT, Germany)
</td></td></tr><tr style='background-color: #fcf3ec;'><td>16:40</td><td>Requirements and Applications of  Cloud-based Services within the Automotive Edge</td><td>Achim Rettberg</td></td></tr><tr style='background-color: #fcf3ec;'><td>17:10</td><td>Optimized Deployment and AI Accelerator Architectures for Autonomous Driving </td><td>Oliver Bringmann  </td></td></tr><tr style='background-color: #e6dfec;'><td>17:40</td><td >Awards Ceremony and Closing Session</td><td ></td></td></tr><tr style='background-color: #fcebda;'><td>18:10</td><td >Itaipu Tour
Buses depart from the lobby of the hotel at 18:10h and we arrive back to the hotel at 21:30h
</td><td ></td></td></tr><tr style='background-color: #ebf2de;'><td>21:30</td><td >Farewell Party at Hotel Cataratas</td><td ></td></td></tr>            </tbody>
          </table>

        </div>
        <br>
        <br>
        <div class="container">
          <table class="table ">
            <thead>
              <tr>
                <th colspan="3" class="text-center">Posters</th>
              </tr>
              <tr>
                <!-- <th colspan="2" class="text-center">Main Amphitheater of the Instituto de Informática, UFRGS
            </th>-->
              </tr>
            </thead>
            <tbody>
              <tr style='background-color: ;'><tr><td>Speaker</td><td>Title</td></tr></td></tr><tr style='background-color: ;'><td>Raghava S N, Prashanth H C, Bindu G Gowda, Pratyush Nandi and Madhav Rao </td><td>Design-Space Exploration of Multiplier Approximation in CNNs</td></td></tr><tr style='background-color: ;'><td>Leonardo H. Brendler, Hervé Lapuyade, Yann Deval, Ricardo Reis and François Rivet </td><td>A MCU-robust Interleaved Data/Detection SRAM for Space Environments</td></td></tr><tr style='background-color: ;'><td>Harshita Gupta, Asmita Zjigyasu, Mayank Kabra and Madhav Rao </td><td>FastNTT: Design and Evaluation of Modular-Reduction based Fast NTT Design on FPGA</td></td></tr><tr style='background-color: ;'><td>Marcello Munoz, Denis Maass, Murilo Perleberg, Luciano Agostini and Marcelo Porto </td><td>Efficient Hardware Design for the VVC Affine Motion Compensation Exploiting Multiple Constant Multiplication</td></td></tr><tr style='background-color: ;'><td>Tiago Almeida and Lucas Wanner </td><td>Efficient Accelerator Design in High-Level Synthesis Using Approximate Logic Components</td></td></tr><tr style='background-color: ;'><td>Ivan Silva and Francisco Junior </td><td>X4-RARE: Revisiting the BLIND Coarse-Grained Reconfigurable Architecture Model</td></td></tr><tr style='background-color: ;'><td>Prashanth H C, Prashanth Jonna and Madhav Rao </td><td>CellFlow: Automated Standard Cell Design Flow</td></td></tr><tr style='background-color: ;'><td>Ruan Formigoni, Ricardo Ferreira, Omar Paranaiba and José Augusto </td><td>L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic
</td></td></tr><tr style='background-color: ;'><td>Priyanka Panigrahi and Chandan Karfa </td><td>An Investigation into the Security of Register Allocation with Spilling and Splitting</td></td></tr><tr style='background-color: ;'><td>Indranee Kashyap, Dipika Deb and Nityananda Sarma </td><td>Grep: Performance Enhancement in MultiCore Processors using an Adaptive Graph Prefetcher</td></td></tr><tr style='background-color: ;'><td>Trishna Rajkumar </td><td>Exploiting Routing Asymmetry for APUF Implementation in FPGA: A Proof of Concept</td></td></tr>            </tbody>
          </table>

        </div>
      </div>
      <br>
    </div>
    <br>
    <div class="container">
      <h2 class="text-center">More details</h2>
      <br>
      <div class="col-md-10">
        <p id="andre"><b>Andre Reis (UFRGS, Brazil)</b> - 20/7 - 14:10<br><br>
          <b>Title:</b> Embedded Tutorial - Using Virtual Boards to Teach Digital Circuit Design<br><br>
          <b>Resume:</b> The current state of the art in teaching digital design is to use an FPGA board to enable practical experiments. An alternative is to use virtual boards, that provide the FPGA board user experience based on circuit emulation. In this talk, we will demonstrate a series of experiments that are part of an introductory course starting from very simple circuits and leading to the
          implementation of a small microprocessor. The talk will be based on the Pitanga virtual board from inPlace Design Automation (https://en.inplace-da.com/).<br><br>
          <b>Short Bio:</b> André Reis is a Professor at the Institute of Informatics, UFRGS, Brazil, since 2000. He is a senior member of IEEE and ACM, and published more than 200 academic papers and he has also more than 10 granted USA patents. He received best paper awards from IFIP VLSI 1997, SBCCI 2013 and IWLS 2015. Andre Reis was an advisor for Nangate Inc from 2005 to 2018, and coordinated cooperation directly between UFRGS and Nangate, as well as among Nangate,UFRGS and other six european partners (Nangate, UFRGS, IMEC, Thales, ST Microelectronics, UPC, Polimi and Leading Edge) during the european FP7project Synaptic. Andre Reis is a co-founder of inPlace Design Automation, the startup offering the Pitanga platform.
        </p>
      </div>
      <div class="col-md-2">
        <img src="images/fotos/andre.jpg" alt="" class="img-responsive" style="max-height: 350px;">
      </div>
    </div>
    <div class="container">
      <h2 class="text-center">Fringe Meetings: Room VIP</h2>
      <br>
      <div class="col-md-12">
        <p>Tuesday 14:00: Meeting of IEEE CASS R9 Chapter Chairs<br>
          Wednesday 15:00: UNIC-CASS Committee Meeting<br>
          Thursday 15:00: ISVLSI Steering Committee Meeting
        </p>
        <img src="images/map.png" alt="" class="img-responsive" style="max-height: 350px;">
      </div>
    </div>
    <br>
    <br>
    <div class="container">
      <h2 class="text-center">Social Event</h2>
      <br>
      <div class="col-md-12">
        <p>ISVLSI Conference will provide you with an excellent experience of Brazilian fine dining, drinking and attractions.</p>
        <p>Welcome Reception on Tuesday night by the pool of the Hotel Recanto das Cataratas</p>

        <div class="row">
          <div class="col-md-6" align="right">
            <img src="images/dinner/welcomereception1.jpg" alt="" class="img-responsive" style="max-height: 350px;">
          </div>
          <div class="col-md-6" align="left">
            <img src="images/dinner/welcomereception2.jpg" alt="" class="img-responsive" style="max-height: 350px;">
          </div>
        </div>
        <br>
        <p>Show and Dining by the Icone Spot of the Three Frontiers where you can see the frontiers of Brazil, Argentina and Paraguay in a lovely place with restaurant, show and a beautiful view of the river Iguaçu and bridge on Wednesday evening. </p>
        <div class="row">
          <div class="col-md-6" align="right">
            <img src="images/dinner/marco3fronteiras1.jpg" alt="" class="img-responsive" style="max-height: 350px;">
          </div>
          <div class="col-md-6">
            <img src="images/dinner/marco3fronteiras2.jpg" alt="" class="img-responsive" style="max-height: 350px;">
          </div>
        </div>
        <br>
        <p>Gala Dinner at the Hotel Recanto das Cataratas in a beautiful location with live music, fine dining and drinks on Thursday night. </p>
        <div class="row">
          <div class="col-md-6" align="right">
            <img src="images/dinner/galadinner.jpg" alt="" class="img-responsive" style="max-height: 350px;">
          </div>
        </div>
        <br>
        <p>Itaipu visit and lights, an amazing experience in the Itaipu Dam, the largest hydroelectric plant in production in the world on Friday evening. </p>
        <div class="row">
          <div class="col-md-6" align="right">
            <img src="images/dinner/itaipu1.html" alt="" class="img-responsive" style="max-height: 300px;">
          </div>
          <div class="col-md-6">
            <img src="images/dinner/itaipu2.jpg" alt="" class="img-responsive" style="max-height: 300px;">
          </div>
        </div>
      </div>
    </div>

      <!-- What we do Section -->
  <div id="section_header">
    <div id="main-services">
      <div class="container">
        <div class="row">
          <div class="col-lg-4 centered">
            <h3>Organization</h3>
            <center>
              <table>
                <tbody>
                  <tr>
                    <td><b>General Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>Fernanda Kastensmidt, UFRGS, Brazil<br>
                      Ricardo Reis, UFRGS, Brazil<br><br></td>
                  </tr>
                  <tr>
                    <td><b>Program Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Hai (Helen) Li, Duke University, USA <br>
                      Aida Todri-Sanial, CNRS-LIRMM, France<br><br></td>
                  </tr>
                  <tr>
                    <td><b>Special Session Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Juergen Becker, KIT, Germany<br>
                      Saraju Mohanty, University of North Texas, USA<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Industry Liaison Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Victor Grimblatt, Synopsys, Chile <br>Linnyer Aylon, UEM, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Publication Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>Carolina Metzler, Cadence, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Student Research Forum Chairs</b> </td>
                  </tr>
                  <tr>
                    <td>Guilherme Flach, Synopsys, USA<br><br></td>
                  </tr>
                  <tr>
                    <td><b>Publicity Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Theocharis Theocharides, Univ. Cyprus<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b> Finance Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>Paulo Butzen, UFRGS, Brazil <br>Calebe Conceição, IFSul, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Registration Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>José Azambuja, UFRGS, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Submission System Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>Geancarlo Abich, UFRGS, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b> Web Chair:</b> </td>
                  </tr>
                  <tr>
                    <td>Gabriel Ribeiro, IFSul, Brazil<br><br>
                    </td>
                  </tr>


                </tbody>
              </table>
            </center>
          </div>
          <div class="col-lg-4 centered"></i>
            <h3>&nbsp;</h3>
            <center>
              <table>
                <tbody>
                  <tr>
                    <td><b>Steering Committee:</b> </td>
                  </tr>
                  <tr>
                    <td>Jürgen Becker (chair)<br>
                      Saraju Mohanty (vice-chair)<br>
                      Hai (Helen)Li<br>
                      Lionel Torres<br>
                      Michael Hübner<br>
                      Nikolaos Voros<br>
                      Ricardo Reis<br>
                      Sandip Kundu<br>
                      Sandukta Bhanja<br>
                      Susmita Sur-Kolay<br>
                      Theocharis Theocharides<br>
                      Vijay Narayanan<br><br>
                    </td>
                  </tr>
                </tbody>
              </table>
            </center>
          </div>
          <div class="col-lg-4 centered"> </i>
            <h3>Contact</h3>
            <!-- <p>Salvador Mir - <a href="to:salvador.mir@univ-grenoble-alpes.fr">salvador.mir@univ-grenoble-alpes.fr</a> </p> -->
          </div>
        </div>
      </div>
      <!-- Footer -->
      <div id="footerwrap">
        <div class="container">
          <div class="row">
            <div class="col-md-12">
              <span class="copyright">Copyright &copy; 2023 ISVLSI.</span>
            </div>
          </div>
        </div>
      </div>
    <!-- Bootstrap core JavaScript -->
    <script type="text/javascript" src="js/bootstrap.min.js"></script>
    <!-- Scrolling Nav JavaScript -->
    <script src="js/jquery.easing.min.js"></script>
    <script src="js/scrolling-nav.js"></script>
</body>


<!-- Mirrored from www.ufrgs.br/isvlsi2023/program.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:14:00 GMT -->

<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2023_Website/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:37:51 GMT -->
</html>