INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.srcs/sources_1/new/BCDtoDecimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDtoDecimal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_2/lab_2_2/lab_2_2.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
