{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579419507699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 32-bit " "Running Quartus II 32-bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579419507699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 15:38:27 2020 " "Processing started: Sun Jan 19 15:38:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579419507699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579419507699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet --convert_bdf_to_verilog=C:/Users/wxn/Desktop/desktop-tutorial/code-FPGA/img_coder/code/img_coder.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet --convert_bdf_to_verilog=C:/Users/wxn/Desktop/desktop-tutorial/code-FPGA/img_coder/code/img_coder.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579419507699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/img_coder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code/img_coder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 img_coder " "Found entity 1: img_coder" {  } { { "code/img_coder.bdf" "" { Schematic "C:/Users/wxn/Desktop/desktop-tutorial/code-FPGA/img_coder/code/img_coder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579419508180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579419508180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579419508204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Verilog File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579419508235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 15:38:28 2020 " "Processing ended: Sun Jan 19 15:38:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579419508235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579419508235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579419508235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579419508235 ""}
