// Seed: 3305570091
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13
);
  wire id_15;
  wire id_16;
  initial assume ({1, 1});
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9
    , id_12,
    output supply0 id_10
);
  assign id_10 = 1 ? 1 : 1'b0;
  module_0(
      id_5, id_4, id_6, id_5, id_1, id_5, id_5, id_9, id_1, id_0, id_0, id_1, id_5, id_0
  );
endmodule
