<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu Jul 20 16:24:44 PDT 2017</date>
  <user>jignasap</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2017WW29</sip_reldate>
  <sip_milestone>0.0</sip_milestone>
  <sip_relver>PICr21</sip_relver>
  <sip_relname>ALL_2017WW29_R1p0_PICr21</sip_relname>
  <sip_owner>jignasap</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
 <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a
            href="https://hsdes.intel.com/appstore/article/#/1406219289/main">1406219289: " uniquify script not uniquifying the new visa_insertion switches in Endpoint "</a>: Updated the liblist file and moved the hdl files from ace to cfg to work around the PUNI uniquification limitation.
         </dd>
         <dd>                   
            2.  <a
            href="https://hsdes.intel.com/appstore/article/#/1209017814/main">1209017814:" FWD ingress_queue_went_empty_then_full assertion causing simulation slowdown "</a>: Addressed the concern for simulation slowdown.       
         </dd>
         <dd>
            3.  <a
            href="https://hsdes.intel.com/appstore/article/#/1405328954/main">1405328954:" TFM: SBE Fishtail Enabling "</a>: New tool Fishtail is enabled on endpoint.
          </dd>
         <dd>
            4.  <a
            href="https://hsdes.intel.com/appstore/article/#/1406276424/main">1406276424: " SBEP repeater outputs to be tied to 0 when not enabled in a specific mode "</a>: Cleaned new repeater modules.                    
         </dd>
         <dd>
            5. <a
             href="https://hsdes.intel.com/appstore/article/#/1405328948/main">1405328948: " FWD (PCR) TFM: Power Artist support "</a>: pacific flow is enabled for p1273 and p1274.                    
         </dd>
                    
      </dl>      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<ul>
         <li>This SBE release is compliant with HDK 1713 tool lock</li>
         <li>This SBE release uses the "IOSF_SVC_2017WW29"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17324&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17324&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0
</a></li>
      </ul>
      <h1>INTEGRATION GUIDE:</h1>
      <ul>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
