-- VHDL for IBM SMS ALD page 16.42.02.1
-- Title: D AND I CYCLE CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 2:02:18 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_42_02_1_D_AND_I_CYCLE_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW:	 in STD_LOGIC;
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW:	 in STD_LOGIC;
		MS_MPLY_DOT_X_DOT_B_DOT_MDL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW:	 in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_MQ_DOT_B_DOT_T:	 in STD_LOGIC;
		MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_BW:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS:	 in STD_LOGIC;
		MS_MPLY_DOT_2_DOT_D:	 in STD_LOGIC;
		PS_SET_D_CYCLE_CTRL_STAR_ARITH:	 out STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH:	 out STD_LOGIC);
end ALD_16_42_02_1_D_AND_I_CYCLE_CONTROLS_ACC;

architecture behavioral of ALD_16_42_02_1_D_AND_I_CYCLE_CONTROLS_ACC is 

	signal OUT_3B_B: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;

begin

	OUT_3B_B <= NOT(MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 AND MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW );
	OUT_3C_P <= NOT(MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL );
	OUT_3D_B <= NOT(MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW AND MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW );
	OUT_3E_D <= NOT(MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW AND MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC AND MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW );
	OUT_3F_E <= NOT(MS_DIV_DOT_MQ_DOT_B_DOT_T AND MS_MPLY_DOT_X_DOT_B_DOT_MDL );
	OUT_2F_A <= NOT MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC;
	OUT_3G_C <= NOT(MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC AND MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC AND MB_A_OR_S_DOT_B_DOT_3_DOT_BW );
	OUT_3H_C <= NOT(MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR AND MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS AND MS_MPLY_DOT_2_DOT_D );
	OUT_DOT_1B <= OUT_3B_B OR OUT_3C_P OR OUT_3D_B;
	OUT_DOT_2F <= OUT_3E_D OR OUT_3F_E OR OUT_2F_A OR OUT_3G_C OR OUT_3H_C;

	PS_SET_D_CYCLE_CTRL_STAR_ARITH <= OUT_DOT_1B;
	PS_LAST_EXECUTE_CYCLE_STAR_ARITH <= OUT_DOT_2F;


end;
