// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.2.0
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filter11x11_strm_HH_
#define _filter11x11_strm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filter11x11_strm_ent.h"
#include "Block_proc.h"
#include "Loop_HConvH_proc6.h"
#include "Loop_VConvH_proc.h"
#include "Loop_Border_proc.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d3_A.h"
#include "start_for_Block_proc_U0.h"
#include "start_for_Loop_Border_proc_U0.h"
#include "start_for_Loop_VConvH_proc_U0.h"

namespace ap_rtl {

struct filter11x11_strm : public sc_module {
    // Port declarations 14
    sc_in< sc_lv<32> > width;
    sc_in< sc_lv<32> > height;
    sc_in< sc_lv<32> > src_V_TDATA;
    sc_out< sc_lv<32> > dst_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > src_V_TVALID;
    sc_out< sc_logic > src_V_TREADY;
    sc_out< sc_logic > dst_V_TVALID;
    sc_in< sc_logic > dst_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    filter11x11_strm(sc_module_name name);
    SC_HAS_PROCESS(filter11x11_strm);

    ~filter11x11_strm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    filter11x11_strm_ent* filter11x11_strm_ent_U0;
    Block_proc* Block_proc_U0;
    Loop_HConvH_proc6* Loop_HConvH_proc6_U0;
    Loop_VConvH_proc* Loop_VConvH_proc_U0;
    Loop_Border_proc* Loop_Border_proc_U0;
    fifo_w32_d2_A* width_c_U;
    fifo_w32_d2_A* width_c60_U;
    fifo_w32_d2_A* height_c_U;
    fifo_w32_d2_A* height_c61_U;
    fifo_w32_d3_A* width_c62_U;
    fifo_w32_d2_A* height_c63_U;
    fifo_w32_d2_A* vconv_xlim_loc_c_U;
    fifo_w32_d2_A* hconv_V_U;
    fifo_w32_d2_A* vconv_V_U;
    fifo_w32_d2_A* height_c64_U;
    fifo_w32_d2_A* vconv_xlim_loc_c65_U;
    start_for_Block_proc_U0* start_for_Block_proc_U0_U;
    start_for_Loop_Border_proc_U0* start_for_Loop_Border_proc_U0_U;
    start_for_Loop_VConvH_proc_U0* start_for_Loop_VConvH_proc_U0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_ap_start;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_ap_done;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_ap_continue;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_ap_idle;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_ap_ready;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_start_out;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_start_write;
    sc_signal< sc_lv<32> > filter11x11_strm_ent_U0_width_out_din;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_width_out_write;
    sc_signal< sc_lv<32> > filter11x11_strm_ent_U0_width_out1_din;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_width_out1_write;
    sc_signal< sc_lv<32> > filter11x11_strm_ent_U0_height_out_din;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_height_out_write;
    sc_signal< sc_lv<32> > filter11x11_strm_ent_U0_height_out2_din;
    sc_signal< sc_logic > filter11x11_strm_ent_U0_height_out2_write;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_start_out;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    sc_signal< sc_logic > Block_proc_U0_width_read;
    sc_signal< sc_logic > Block_proc_U0_height_read;
    sc_signal< sc_lv<32> > Block_proc_U0_width_out_din;
    sc_signal< sc_logic > Block_proc_U0_width_out_write;
    sc_signal< sc_lv<32> > Block_proc_U0_height_out_din;
    sc_signal< sc_logic > Block_proc_U0_height_out_write;
    sc_signal< sc_lv<32> > Block_proc_U0_vconv_xlim_out_out_din;
    sc_signal< sc_logic > Block_proc_U0_vconv_xlim_out_out_write;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_ap_start;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_ap_done;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_ap_continue;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_ap_idle;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_ap_ready;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_start_out;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_start_write;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_height_read;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_width_read;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_src_V_TREADY;
    sc_signal< sc_lv<32> > Loop_HConvH_proc6_U0_hconv_V_din;
    sc_signal< sc_logic > Loop_HConvH_proc6_U0_hconv_V_write;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_ap_ready;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_height_read;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_vconv_xlim_loc_read;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_hconv_V_read;
    sc_signal< sc_lv<32> > Loop_VConvH_proc_U0_vconv_V_din;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_vconv_V_write;
    sc_signal< sc_lv<32> > Loop_VConvH_proc_U0_height_out_din;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_height_out_write;
    sc_signal< sc_lv<32> > Loop_VConvH_proc_U0_vconv_xlim_loc_out_din;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_vconv_xlim_loc_out_write;
    sc_signal< sc_logic > Loop_Border_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_Border_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_Border_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_Border_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_Border_proc_U0_ap_ready;
    sc_signal< sc_logic > Loop_Border_proc_U0_width_read;
    sc_signal< sc_logic > Loop_Border_proc_U0_height_read;
    sc_signal< sc_lv<32> > Loop_Border_proc_U0_dst_V_TDATA;
    sc_signal< sc_logic > Loop_Border_proc_U0_dst_V_TVALID;
    sc_signal< sc_logic > Loop_Border_proc_U0_vconv_xlim_loc_read;
    sc_signal< sc_logic > Loop_Border_proc_U0_vconv_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > width_c_full_n;
    sc_signal< sc_lv<32> > width_c_dout;
    sc_signal< sc_logic > width_c_empty_n;
    sc_signal< sc_logic > width_c60_full_n;
    sc_signal< sc_lv<32> > width_c60_dout;
    sc_signal< sc_logic > width_c60_empty_n;
    sc_signal< sc_logic > height_c_full_n;
    sc_signal< sc_lv<32> > height_c_dout;
    sc_signal< sc_logic > height_c_empty_n;
    sc_signal< sc_logic > height_c61_full_n;
    sc_signal< sc_lv<32> > height_c61_dout;
    sc_signal< sc_logic > height_c61_empty_n;
    sc_signal< sc_logic > width_c62_full_n;
    sc_signal< sc_lv<32> > width_c62_dout;
    sc_signal< sc_logic > width_c62_empty_n;
    sc_signal< sc_logic > height_c63_full_n;
    sc_signal< sc_lv<32> > height_c63_dout;
    sc_signal< sc_logic > height_c63_empty_n;
    sc_signal< sc_logic > vconv_xlim_loc_c_full_n;
    sc_signal< sc_lv<32> > vconv_xlim_loc_c_dout;
    sc_signal< sc_logic > vconv_xlim_loc_c_empty_n;
    sc_signal< sc_logic > hconv_V_full_n;
    sc_signal< sc_lv<32> > hconv_V_dout;
    sc_signal< sc_logic > hconv_V_empty_n;
    sc_signal< sc_logic > vconv_V_full_n;
    sc_signal< sc_lv<32> > vconv_V_dout;
    sc_signal< sc_logic > vconv_V_empty_n;
    sc_signal< sc_logic > height_c64_full_n;
    sc_signal< sc_lv<32> > height_c64_dout;
    sc_signal< sc_logic > height_c64_empty_n;
    sc_signal< sc_logic > vconv_xlim_loc_c65_full_n;
    sc_signal< sc_lv<32> > vconv_xlim_loc_c65_dout;
    sc_signal< sc_logic > vconv_xlim_loc_c65_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_filter11x11_strm_ent_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_filter11x11_strm_ent_U0_ap_ready;
    sc_signal< sc_lv<2> > filter11x11_strm_ent_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Loop_HConvH_proc6_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Loop_HConvH_proc6_U0_ap_ready;
    sc_signal< sc_lv<2> > Loop_HConvH_proc6_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_din;
    sc_signal< sc_logic > start_for_Block_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_dout;
    sc_signal< sc_logic > start_for_Block_proc_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_Border_proc_U0_din;
    sc_signal< sc_logic > start_for_Loop_Border_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_Border_proc_U0_dout;
    sc_signal< sc_logic > start_for_Loop_Border_proc_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_VConvH_proc_U0_din;
    sc_signal< sc_logic > start_for_Loop_VConvH_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_VConvH_proc_U0_dout;
    sc_signal< sc_logic > start_for_Loop_VConvH_proc_U0_empty_n;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_VConvH_proc_U0_start_write;
    sc_signal< sc_logic > Loop_Border_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_Border_proc_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Loop_Border_proc_U0_ap_continue();
    void thread_Loop_Border_proc_U0_ap_start();
    void thread_Loop_Border_proc_U0_start_full_n();
    void thread_Loop_Border_proc_U0_start_write();
    void thread_Loop_HConvH_proc6_U0_ap_continue();
    void thread_Loop_HConvH_proc6_U0_ap_start();
    void thread_Loop_VConvH_proc_U0_ap_continue();
    void thread_Loop_VConvH_proc_U0_ap_start();
    void thread_Loop_VConvH_proc_U0_start_full_n();
    void thread_Loop_VConvH_proc_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_Loop_HConvH_proc6_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_filter11x11_strm_ent_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_dst_V_TDATA();
    void thread_dst_V_TVALID();
    void thread_filter11x11_strm_ent_U0_ap_continue();
    void thread_filter11x11_strm_ent_U0_ap_start();
    void thread_src_V_TREADY();
    void thread_start_for_Block_proc_U0_din();
    void thread_start_for_Loop_Border_proc_U0_din();
    void thread_start_for_Loop_VConvH_proc_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
