
---------- Begin Simulation Statistics ----------
final_tick                               2185125348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703528                       # Number of bytes of host memory used
host_op_rate                                    59591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39645.56                       # Real time elapsed on the host
host_tick_rate                               55116527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354905792                       # Number of instructions simulated
sim_ops                                    2362514705                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.185125                       # Number of seconds simulated
sim_ticks                                2185125348000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.568990                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              301539861                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           348323183                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24604034                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        475401270                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38855760                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40474509                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1618749                       # Number of indirect misses.
system.cpu0.branchPred.lookups              604101447                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963131                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16284126                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555038108                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62448260                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      180065197                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224835908                       # Number of instructions committed
system.cpu0.commit.committedOps            2228643071                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4043043861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551229                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2941283622     72.75%     72.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    679257460     16.80%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145360844      3.60%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146210263      3.62%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40888741      1.01%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15696719      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4877169      0.12%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7020783      0.17%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62448260      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4043043861                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163971                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150939157                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691555027                       # Number of loads committed
system.cpu0.commit.membars                    7608903                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608909      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238791134     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695356886     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264767860     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228643071                       # Class of committed instruction
system.cpu0.commit.refs                     960124770                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224835908                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228643071                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.962085                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.962085                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            665340428                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8341134                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           298562539                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2456543440                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1691067032                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1694018465                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16307345                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13097002                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10167028                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  604101447                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                434392347                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2373906804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10634103                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2514280093                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          397                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49254634                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138387                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1678365511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340395621                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575967                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4076900298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.619925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2297770613     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1303863623     31.98%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               289452467      7.10%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               144529544      3.55%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18322689      0.45%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11472830      0.28%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3869831      0.09%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809545      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3809156      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4076900298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      288416290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16479630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               573478921                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533055                       # Inst execution rate
system.cpu0.iew.exec_refs                  1009094614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274477141                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              538291603                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            756257715                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           8507691                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5275834                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           288239319                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2408649755                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734617473                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13013630                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2326955913                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4343300                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14909228                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16307345                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23182085                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       240680                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34345727                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76212                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25777                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8704482                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64702688                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19669576                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25777                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2441885                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14037745                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951552582                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2306940983                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.892651                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849403926                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528470                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2307102725                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2843792152                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1475693786                       # number of integer regfile writes
system.cpu0.ipc                              0.509662                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509662                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611924      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1293698215     55.29%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18330399      0.78%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802521      0.16%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742605962     31.74%     88.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273920477     11.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2339969544                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               622                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4712717                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002014                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 791600     16.80%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3454541     73.30%     90.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               466574      9.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2337070289                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8761832746                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2306940937                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2588680211                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2383222435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2339969544                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           25427320                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      180006680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           280738                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved      14007800                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    104319589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4076900298                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573958                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2369222594     58.11%     58.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1193383547     29.27%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          426968550     10.47%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68033356      1.67%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11575026      0.28%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5175895      0.13%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1714717      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             531956      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             294657      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4076900298                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536037                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         58978928                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9378394                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           756257715                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          288239319                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4365316588                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4935045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              582375354                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421350607                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16510847                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1711655019                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32469707                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               127707                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2970815045                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2431707999                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1563801070                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1680010398                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35092992                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16307345                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             86322592                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               142450455                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2970815005                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229590                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8944                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 39878215                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8943                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6389266741                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4851322637                       # The number of ROB writes
system.cpu0.timesIdled                       54093040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.240488                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18078156                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20257796                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1788975                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32779972                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919375                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930776                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11401                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35971581                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46901                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801570                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1388059                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517756                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3263133                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15311117                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130069884                       # Number of instructions committed
system.cpu1.commit.committedOps             133871634                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    720055876                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.854598                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    665361812     92.40%     92.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26904805      3.74%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8523116      1.18%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8916671      1.24%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2497174      0.35%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       738604      0.10%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3570123      0.50%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       280438      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3263133      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    720055876                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457205                       # Number of function calls committed.
system.cpu1.commit.int_insts                125275783                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890514                       # Number of loads committed
system.cpu1.commit.membars                    7603264                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603264      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77453269     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692084     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122873      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133871634                       # Class of committed instruction
system.cpu1.commit.refs                      48814969                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130069884                       # Number of Instructions Simulated
system.cpu1.committedOps                    133871634                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.565709                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.565709                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            644224019                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418142                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17326655                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155007027                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17906229                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50629272                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1389464                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1130520                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8773375                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35971581                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19839969                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    700045348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147511                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156721366                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3580760                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049689                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21086630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18997531                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216487                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         722922359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222048                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.658845                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               626694696     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54726124      7.57%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25280626      3.50%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10376244      1.44%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5183631      0.72%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  595086      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65015      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     753      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           722922359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1008793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1512091                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31642874                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199760                       # Inst execution rate
system.cpu1.iew.exec_refs                    52132060                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12360095                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              546632148                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40271705                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802267                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1201226                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12697040                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149167530                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39771965                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1522502                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144612477                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2319369                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6004824                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1389464                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12894619                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1101292                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34019                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1670                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5392                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3381191                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       772585                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1670                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       517427                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        994664                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83067149                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143504661                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855183                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71037626                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.198230                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143548509                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179832755                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96517276                       # number of integer regfile writes
system.cpu1.ipc                              0.179672                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.179672                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603370      5.20%      5.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85967128     58.83%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43952208     30.08%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8612125      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146134979                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4161778                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028479                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 717127     17.23%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3089848     74.24%     91.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               354801      8.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142693373                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1019641872                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143504649                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164464821                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137761751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146134979                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405779                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15295895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           287803                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           387                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6220592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    722922359                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668866                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          634994371     87.84%     87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55537664      7.68%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18641789      2.58%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6074169      0.84%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5379447      0.74%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             862491      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             929153      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             340131      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             163144      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      722922359                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201863                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23688868                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2208396                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40271705                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12697040                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       723931152                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3646309993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              589675215                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89327122                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25948121                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21071100                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5937708                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               139399                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190886463                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152930054                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102729634                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53512474                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23560642                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1389464                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             57240526                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13402512                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190886451                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33580                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52519899                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   865975234                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301240089                       # The number of ROB writes
system.cpu1.timesIdled                          15796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24191533                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             18883867                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45539724                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             601322                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3853732                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26386544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52659584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4167526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       145269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123865557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7924030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247735266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8069299                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21618115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5572851                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20700059                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4764712                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4764704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21618115                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79042402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79042402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2045162880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2045162880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26386673                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26386673    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26386673                       # Request fanout histogram
system.membus.respLayer1.occupancy       135496328976                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         80161943035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    308440812.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   598504584.663783                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1631500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1620718500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2182657821500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2467526500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    368067956                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       368067956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    368067956                       # number of overall hits
system.cpu0.icache.overall_hits::total      368067956                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66324390                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66324390                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66324390                       # number of overall misses
system.cpu0.icache.overall_misses::total     66324390                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 864782594995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 864782594995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 864782594995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 864782594995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    434392346                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    434392346                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    434392346                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    434392346                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152683                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152683                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152683                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152683                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13038.681471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13038.681471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13038.681471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13038.681471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4535                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.344262                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62573934                       # number of writebacks
system.cpu0.icache.writebacks::total         62573934                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3750423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3750423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3750423                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3750423                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62573967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62573967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62573967                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62573967                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 767843140498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 767843140498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 767843140498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 767843140498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144049                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144049                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144049                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144049                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.967901                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.967901                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.967901                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.967901                       # average overall mshr miss latency
system.cpu0.icache.replacements              62573934                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    368067956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      368067956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66324390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66324390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 864782594995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 864782594995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    434392346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    434392346                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13038.681471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13038.681471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3750423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3750423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62573967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62573967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 767843140498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 767843140498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.967901                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.967901                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          430641627                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62573934                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.882125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        931358658                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       931358658                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861422077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861422077                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861422077                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861422077                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93923565                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93923565                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93923565                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93923565                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2529302256538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2529302256538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2529302256538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2529302256538                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955345642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955345642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955345642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955345642                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098314                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098314                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098314                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098314                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26929.368115                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26929.368115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26929.368115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26929.368115                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16154393                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1918013                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           266595                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16462                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.595259                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   116.511542                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57585292                       # number of writebacks
system.cpu0.dcache.writebacks::total         57585292                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37797686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37797686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37797686                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37797686                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56125879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56125879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56125879                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56125879                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1023860158824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1023860158824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1023860158824                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1023860158824                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058749                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18242.211562                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18242.211562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18242.211562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18242.211562                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57585292                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621168451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621168451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69415196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69415196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1588567831000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1588567831000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690583647                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690583647                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22885.015422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22885.015422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23698566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23698566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45716630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45716630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 727343170500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 727343170500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15909.815979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15909.815979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240253626                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240253626                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24508369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24508369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 940734425538                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 940734425538                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264761995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264761995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092568                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092568                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38384.211758                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38384.211758                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14099120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14099120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10409249                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10409249                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 296516988324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 296516988324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039315                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039315                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28485.915586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28485.915586                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1763                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1763                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12406500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12406500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.296402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.296402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7037.152581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7037.152581                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1073000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1073000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002354                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       650000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       650000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023984                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023984                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4609.929078                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4609.929078                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023984                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023984                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3609.929078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3609.929078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127437601500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127437601500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385809                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385809                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86881.612371                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86881.612371                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125970805500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125970805500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385809                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385809                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85881.670922                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85881.670922                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995447                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921359299                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57592446                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.997919                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995447                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1975911150                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1975911150                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62452438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53279884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              779159                       # number of demand (read+write) hits
system.l2.demand_hits::total                116520793                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62452438                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53279884                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9312                       # number of overall hits
system.l2.overall_hits::.cpu1.data             779159                       # number of overall hits
system.l2.overall_hits::total               116520793                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            121525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4301833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2889767                       # number of demand (read+write) misses
system.l2.demand_misses::total                7319774                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           121525                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4301833                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6649                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2889767                       # number of overall misses
system.l2.overall_misses::total               7319774                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10988486993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 474491060671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    644152497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 332028496087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     818152196248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10988486993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 474491060671                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    644152497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 332028496087                       # number of overall miss cycles
system.l2.overall_miss_latency::total    818152196248                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62573963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57581717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3668926                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123840567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62573963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57581717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3668926                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123840567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.416578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.787633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.416578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.787633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90421.616894                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110299.739825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96879.605505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114898.016375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111772.876628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90421.616894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110299.739825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96879.605505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114898.016375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111772.876628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2902615                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     80263                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.163799                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18358240                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5572851                       # number of writebacks
system.l2.writebacks::total                   5572851                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         304195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         125102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              429900                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        304195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        125102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             429900                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       120936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3997638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2764665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6889874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       120936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3997638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2764665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19772830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26662704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9737693993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 408917305783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    577051497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 291641385345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 710873436618                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9737693993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 408917305783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    577051497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 291641385345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1930397353612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2641270790230                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.415701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.753535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055635                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.415701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.753535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80519.398632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102289.728530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86970.836021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105488.869481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103176.551069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80519.398632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102289.728530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86970.836021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105488.869481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97628.784226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99062.375303                       # average overall mshr miss latency
system.l2.replacements                       34041222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15164405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15164405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15164405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15164405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108317962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108317962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108317962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108317962                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19772830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19772830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1930397353612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1930397353612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97628.784226                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97628.784226                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.827586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4958.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3114.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       476500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       476000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.827586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.872727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19854.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19843.750000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       282000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       341500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20088.235294                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9066906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           344012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9410918                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2826798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2139528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4966326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 300267364078                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 232373527651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  532640891729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11893704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2483540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14377244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106221.726518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108609.715625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107250.488939                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       144235                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60943                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           205178                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2682563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2078585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4761148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 260437612056                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 204914592514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 465352204570                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.225545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.836944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.331159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97085.366516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98583.696367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97739.495720                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62452438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62461750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       121525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10988486993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    644152497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11632639490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62573963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62589924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.416578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90421.616894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96879.605505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90756.623730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          589                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           603                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       120936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       127571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9737693993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    577051497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10314745490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.415701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80519.398632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86970.836021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80854.939524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44212978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       435147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44648125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1475035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       750239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2225274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 174223696593                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99654968436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 273878665029                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45688013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46873399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.632907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118114.957674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132830.962448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123076.378472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       159960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        64159                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       224119                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1315075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       686080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2001155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 148479693727                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86726792831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 235206486558                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.578782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112905.875123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 126409.154663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117535.366605                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          349                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          174                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               523                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2741                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3986                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     47741856                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13712867                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     61454723                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3090                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4509                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.887055                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.877378                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.884010                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17417.678220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11014.351004                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15417.642499                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          565                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          741                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1069                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         3245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     43993869                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     22019400                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     66013269                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.704207                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.753347                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.719672                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20217.770680                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20598.129093                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20343.072111                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999959                       # Cycle average of tags in use
system.l2.tags.total_refs                   266315381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34042485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.823030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.944899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.501423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.364755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.963907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.219825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2012662693                       # Number of tag accesses
system.l2.tags.data_accesses               2012662693                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7739968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     256092608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        424640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     177044928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1247198272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1688500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7739968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       424640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    356662464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       356662464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         120937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4001447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2766327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19487473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26382819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5572851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5572851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3542116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        117198132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           194332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81022779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    570767381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             772724740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3542116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       194332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3736448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163222885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163222885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163222885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3542116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       117198132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          194332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81022779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    570767381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            935947625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5465208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    120936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3871739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2687842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19465391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016879242250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334805                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334805                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42766395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5148627                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26382819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5572851                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26382819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5572851                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 230276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                107643                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1391288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1389094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1727788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3214136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1606199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1739921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1576914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1596634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1714452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1524672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1506246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1420519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1516935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1425357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1374311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1428077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            344314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            340408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            393692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            410294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            388719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            394417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            366020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           339857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1248168731477                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               130762715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1738528912727                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47726.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66476.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21153419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2914010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26382819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5572851                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3650993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3704921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2677060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2006121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1491681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1423747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1354866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1263089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1126850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  970220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1086344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2299840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 960744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 556960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 497831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 449974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 382345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 222685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 307953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 319235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 325803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 342461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 356912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 345970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 343480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 333675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 321811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 321315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  20844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  23161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  22088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7550292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.006961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.982372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.321194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2909415     38.53%     38.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2193687     29.05%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       524225      6.94%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       354999      4.70%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       449797      5.96%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       291883      3.87%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       185890      2.46%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        90293      1.20%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       550103      7.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7550292                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.112704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1119.832496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       334804    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.897662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288017     86.03%     86.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7231      2.16%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26303      7.86%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8162      2.44%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2976      0.89%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1194      0.36%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              549      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              241      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334805                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1673762752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14737664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349772288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1688500416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            356662464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    772.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2185125239000                       # Total gap between requests
system.mem_ctrls.avgGap                      68379.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7739904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    247791296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       424640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172021888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1245785024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349772288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3542086.959489154164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113399122.035172134638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 194332.101079997170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78724036.658788502216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 570120622.663702607155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160069667.545680761337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       120937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4001447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2766327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19487473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5572851                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4715141390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 243816330579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    297162336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 177186190483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1312514087939                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52526078226797                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38988.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60932.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44787.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64051.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67351.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9425351.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25756743180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13690007100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         85041462660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13619073960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172491340320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     485323513200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     430394649120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1226316789540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.211187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1113008963651                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72965880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 999150504349                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28152441660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14963351040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101687694360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14909228280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172491340320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     688790664750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     259053889920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1280048610330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.800998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 665185760621                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72965880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1446973707379                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21195774261.627907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101492437973.914841                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 786225447500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   362288761500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1822836586500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19822874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19822874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19822874                       # number of overall hits
system.cpu1.icache.overall_hits::total       19822874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17095                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17095                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17095                       # number of overall misses
system.cpu1.icache.overall_misses::total        17095                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    819075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    819075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    819075500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    819075500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19839969                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19839969                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19839969                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19839969                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000862                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000862                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47913.161743                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47913.161743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47913.161743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47913.161743                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15929                       # number of writebacks
system.cpu1.icache.writebacks::total            15929                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1134                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1134                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15961                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15961                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    771678500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    771678500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    771678500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    771678500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48347.753900                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48347.753900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48347.753900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48347.753900                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15929                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19822874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19822874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17095                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17095                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    819075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    819075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19839969                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19839969                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47913.161743                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47913.161743                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    771678500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    771678500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48347.753900                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48347.753900                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995248                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19705808                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15929                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1237.102643                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323330500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995248                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39695899                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39695899                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37711647                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37711647                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37711647                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37711647                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8834763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8834763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8834763                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8834763                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 974831005430                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 974831005430                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 974831005430                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 974831005430                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46546410                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46546410                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46546410                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46546410                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189805                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189805                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189805                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189805                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 110340.368545                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110340.368545                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 110340.368545                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110340.368545                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4757870                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1247151                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9879                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.723800                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.242636                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3669893                       # number of writebacks
system.cpu1.dcache.writebacks::total          3669893                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6503840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6503840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6503840                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6503840                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2330923                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2330923                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2330923                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2330923                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 229843940316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 229843940316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 229843940316                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 229843940316                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050077                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98606.406267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98606.406267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98606.406267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98606.406267                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3669893                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33263091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33263091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5160886                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5160886                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 521485967000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 521485967000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38423977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38423977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101045.821783                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101045.821783                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3975264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3975264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1185622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1185622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 107234159500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 107234159500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90445.487263                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90445.487263                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4448556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4448556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3673877                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3673877                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 453345038430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 453345038430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123396.901538                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123396.901538                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2528576                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2528576                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145301                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145301                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 122609780816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 122609780816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107054.635258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107054.635258                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316239                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316239                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49081.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49081.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4133000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4133000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102564                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 86104.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86104.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7369.747899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7369.747899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       758000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       758000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6369.747899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6369.747899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454882                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454882                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346688                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119933669500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119933669500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89058.244746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89058.244746                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346688                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118586981500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118586981500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88058.244746                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88058.244746                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.394830                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43842587                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3677501                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.921842                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323342000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.394830                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104375323                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104375323                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2185125348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109464098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20737256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108680636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28468371                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33914639                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14391325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14391325                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62589928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46874171                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4509                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187721863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172762956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11018058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371550728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8009465344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7370688384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2040960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469684288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15851878976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67971253                       # Total snoops (count)
system.tol2bus.snoopTraffic                 357613440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        191831376                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064655                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              179588832     93.62%     93.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12087104      6.30%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 150597      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4843      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          191831376                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247727070464                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86393033512                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93937442207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5516573843                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23950482                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3289683720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705120                       # Number of bytes of host memory used
host_op_rate                                   142995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21743.52                       # Real time elapsed on the host
host_tick_rate                               50799428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101614298                       # Number of instructions simulated
sim_ops                                    3109224616                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.104558                       # Number of seconds simulated
sim_ticks                                1104558372000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.002390                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168100616                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171527058                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7082515                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186625346                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7974                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11982                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4008                       # Number of indirect misses.
system.cpu0.branchPred.lookups              190249120                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1514                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           761                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7080569                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122735211                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31145555                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2830                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      168627437                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542213963                       # Number of instructions committed
system.cpu0.commit.committedOps             542214591                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2172879717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.249537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.215444                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2041117902     93.94%     93.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     29317614      1.35%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40442477      1.86%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5189482      0.24%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1941681      0.09%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2960858      0.14%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       640913      0.03%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20123235      0.93%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31145555      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2172879717                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10414                       # Number of function calls committed.
system.cpu0.commit.int_insts                539065767                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166793845                       # Number of loads committed
system.cpu0.commit.membars                        994                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1045      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372375464     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166794550     30.76%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3042176      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542214591                       # Class of committed instruction
system.cpu0.commit.refs                     169836820                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542213963                       # Number of Instructions Simulated
system.cpu0.committedOps                    542214591                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.059200                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.059200                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1803155262                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1994                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147775916                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             755215314                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91411669                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                262462527                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7081103                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3798                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35446374                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  190249120                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171082998                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2018305629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2129594                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     849292251                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14166098                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086439                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174168044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168108590                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.385874                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2199556935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.386120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.710183                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1576002920     71.65%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               433500327     19.71%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               173416599      7.88%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6611027      0.30%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5504373      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   23889      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4496008      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1341      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2199556935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1397970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7381314                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141215298                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.419948                       # Inst execution rate
system.cpu0.iew.exec_refs                   486045708                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3083396                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              176567586                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218547626                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1993                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5350573                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3857579                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          706214568                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            482962312                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6320196                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924285823                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1752446                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1102933203                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7081103                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1105277451                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30434554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1979                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          511                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51753781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       814604                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           511                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1547914                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5833400                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                534812665                       # num instructions consuming a value
system.cpu0.iew.wb_count                    628126939                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739853                       # average fanout of values written-back
system.cpu0.iew.wb_producers                395682746                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.285388                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629636579                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1135386009                       # number of integer regfile reads
system.cpu0.int_regfile_writes              485344552                       # number of integer regfile writes
system.cpu0.ipc                              0.246354                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.246354                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1304      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            440424763     47.33%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1013      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  262      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           486988283     52.33%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3190072      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             59      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930606018                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   59709319                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064162                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4308019      7.21%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55400271     92.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1029      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             990313712                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4126805058                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    628126620                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        870214498                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 706211486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930606018                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3082                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      163999980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6327409                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           252                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    104410252                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2199556935                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.423088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.131090                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1802173755     81.93%     81.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          181088691      8.23%     90.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76712454      3.49%     93.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35659202      1.62%     95.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56437007      2.57%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30803320      1.40%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9892204      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4325455      0.20%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2464847      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2199556935                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.422819                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4305349                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1288568                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218547626                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3857579                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    582                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2200954905                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8161839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1299093578                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416442362                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              46542657                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               111262201                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             488545714                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               470115                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            978179074                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             729636201                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          562768551                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                272281883                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3375538                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7081103                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            509748745                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               146326197                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       978178762                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         89425                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1268                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                208302149                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1263                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2852573122                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1448383036                       # The number of ROB writes
system.cpu0.timesIdled                          16953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  259                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.171362                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70207449                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74552866                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9195809                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        107175283                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6984                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40969                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33985                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111403909                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          281                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           457                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9195314                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46655411                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11147157                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2576                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      184707514                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204494543                       # Number of instructions committed
system.cpu1.commit.committedOps             204495320                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    729658834                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.280262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.183164                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    661258079     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29468431      4.04%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15798466      2.17%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4425366      0.61%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2026783      0.28%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2777957      0.38%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       316479      0.04%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2440116      0.33%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11147157      1.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    729658834                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201347981                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53931893                       # Number of loads committed
system.cpu1.commit.membars                       1131                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1131      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146853431     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53932350     26.37%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3708168      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204495320                       # Class of committed instruction
system.cpu1.commit.refs                      57640518                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204494543                       # Number of Instructions Simulated
system.cpu1.committedOps                    204495320                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.725418                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.725418                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            462234838                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  531                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59791312                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             438326522                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66209501                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                214881451                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9208832                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1511                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9003363                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111403909                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77669310                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    672034786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2924290                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     510934446                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18418654                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146232                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80293872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70214433                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.670669                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         761537985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.670927                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.018173                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               435502861     57.19%     57.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               206460169     27.11%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90360144     11.87%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9349978      1.23%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11697178      1.54%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   89706      0.01%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8077393      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      73      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     483      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           761537985                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         289681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9737525                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66524429                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.425990                       # Inst execution rate
system.cpu1.iew.exec_refs                   102621316                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4196130                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              176604224                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102303595                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1602                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12432569                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7274917                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          387302647                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98425186                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7770817                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            324530889                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1066327                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            175759092                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9208832                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            177311655                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3038018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          578678                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3080                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13382                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48371702                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3566292                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13382                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4099925                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5637600                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242571524                       # num instructions consuming a value
system.cpu1.iew.wb_count                    296678601                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735032                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178297937                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.389430                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297944982                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               419734471                       # number of integer regfile reads
system.cpu1.int_regfile_writes              227228182                       # number of integer regfile writes
system.cpu1.ipc                              0.268426                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268426                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1319      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            226035615     68.02%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3818      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101688199     30.60%     98.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4572595      1.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             332301706                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4560041                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013723                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 807482     17.71%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3752176     82.28%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  383      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             336860428                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1432295355                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    296678601                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        570123337                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 387299809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                332301706                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2838                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      182807327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1593917                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           262                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123220984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    761537985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.436356                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.974074                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          576217463     75.66%     75.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          106448757     13.98%     89.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42764626      5.62%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16706234      2.19%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12189578      1.60%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3802144      0.50%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1994451      0.26%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             848599      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             566133      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      761537985                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.436190                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15160785                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2342133                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102303595                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7274917                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    188                       # number of misc regfile reads
system.cpu1.numCycles                       761827666                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1447189800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              372577401                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154133570                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9353373                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76571266                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              81893189                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               574129                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            563606678                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             418911674                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          320234344                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                210171394                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3348662                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9208832                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             92976681                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               166100774                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       563606678                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32411                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1265                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36958735                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1259                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1107714147                       # The number of ROB reads
system.cpu1.rob.rob_writes                  810327088                       # The number of ROB writes
system.cpu1.timesIdled                           2780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         62132695                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14298047                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            79570738                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                680                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3522824                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     94539650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     188932615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       984759                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       143824                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48066563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39987923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96126020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       40131747                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           94485162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1180871                       # Transaction distribution
system.membus.trans_dist::CleanEvict         93212385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1254                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            443                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52498                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      94485164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    283470266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              283470266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6125985408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6125985408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1223                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          94539359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                94539359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            94539359                       # Request fanout histogram
system.membus.respLayer1.occupancy       489316144801                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        218184304219                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 44                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    185496840.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   114305381.624900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1288000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    264692000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1100477441500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4080930500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171065757                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171065757                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171065757                       # number of overall hits
system.cpu0.icache.overall_hits::total      171065757                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17235                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17235                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17235                       # number of overall misses
system.cpu0.icache.overall_misses::total        17235                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1148117997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1148117997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1148117997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1148117997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171082992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171082992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171082992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171082992                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000101                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000101                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66615.491558                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66615.491558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66615.491558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66615.491558                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2585                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.463768                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15509                       # number of writebacks
system.cpu0.icache.writebacks::total            15509                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1725                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1725                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1047785997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1047785997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1047785997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1047785997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67555.512379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67555.512379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67555.512379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67555.512379                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15509                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171065757                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171065757                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17235                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17235                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1148117997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1148117997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171082992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171082992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66615.491558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66615.491558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1047785997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1047785997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67555.512379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67555.512379                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171081561                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15541                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11008.401068                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        342181493                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       342181493                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129932614                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129932614                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129932614                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129932614                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69213124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69213124                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69213124                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69213124                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5603629447975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5603629447975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5603629447975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5603629447975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    199145738                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    199145738                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    199145738                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    199145738                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.347550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.347550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.347550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.347550                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80961.949470                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80961.949470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80961.949470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80961.949470                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1465058300                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       221739                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         30981246                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4305                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.288553                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.507317                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39829891                       # number of writebacks
system.cpu0.dcache.writebacks::total         39829891                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29381624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29381624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29381624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29381624                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39831500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39831500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39831500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39831500                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3619358335859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3619358335859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3619358335859                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3619358335859                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200012                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200012                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90866.734516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90866.734516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90866.734516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90866.734516                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39829891                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127857273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127857273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68247016                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68247016                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5532791914000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5532791914000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196104289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196104289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.348014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.348014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81070.092706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81070.092706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28521104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28521104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39725912                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39725912                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3612608876000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3612608876000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90938.349660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90938.349660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2075341                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2075341                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       966108                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       966108                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  70837533975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  70837533975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.317647                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317647                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73322.582957                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73322.582957                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       860520                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       860520                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6749459859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6749459859                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63922.603506                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63922.603506                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6651000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.182898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.182898                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43188.311688                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43188.311688                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          149                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        49900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1022000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1022000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          764                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          764                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.306283                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.306283                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4367.521368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4367.521368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       788000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       788000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.306283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.306283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3367.521368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3367.521368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       444000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.128778                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.128778                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4530.612245                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4530.612245                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       342500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       342500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.127464                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.127464                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3530.927835                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3530.927835                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169768651                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39830567                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.262271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999604                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        438126745                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       438126745                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6088776                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1425019                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7518574                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4259                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6088776                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                520                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1425019                       # number of overall hits
system.l2.overall_hits::total                 7518574                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33740346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6749389                       # number of demand (read+write) misses
system.l2.demand_misses::total               40503285                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11251                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33740346                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2299                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6749389                       # number of overall misses
system.l2.overall_misses::total              40503285                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    977421998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3471110851684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    214252999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 798249322043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4270551848724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    977421998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3471110851684                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    214252999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 798249322043                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4270551848724                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39829122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8174408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48021859                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39829122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8174408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48021859                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.725403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.847128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.815537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843434                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.725403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.847128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.815537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843434                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86874.233224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102877.156378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93193.996955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118269.864434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105437.172534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86874.233224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102877.156378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93193.996955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118269.864434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105437.172534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4971807                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    239598                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.750620                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54872683                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1180871                       # number of writebacks
system.l2.writebacks::total                   1180871                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2340013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         173050                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2513134                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2340013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        173050                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2513134                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31400333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6576339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37990151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31400333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6576339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     56995363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         94985514                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    861786498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3010835145792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    190372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 719971665353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3731858969643                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    861786498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3010835145792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    190372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 719971665353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4933911216370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8665770186013                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.721921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.788376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.809507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.804503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.721921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.788376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.809507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.804503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.977964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76965.838885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95885.452737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83423.312883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109479.098531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98232.275245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76965.838885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95885.452737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83423.312883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109479.098531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86566.888194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91232.545060                       # average overall mshr miss latency
system.l2.replacements                      134012155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315148                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45726535                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45726535                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45726535                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45726535                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     56995363                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       56995363                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4933911216370                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4933911216370                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86566.888194                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86566.888194                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           426                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                464                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3144000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       370000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3514000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.759358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.655172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.749596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7380.281690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9736.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7573.275862                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          423                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           459                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8526000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       711500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9237500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.754011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.620690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.741519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20156.028369                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19763.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20125.272331                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       397000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       456500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.821429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            49480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 94966                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          59155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          57142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              116297                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6069179000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5841850499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11911029499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.565314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.535931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102597.903812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102233.917241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102419.060672                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32027                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31878                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            63905                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        25264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3226191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3057757000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6283948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.259248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.236949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 118924.782513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121032.180177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119940.992900                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4779                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    977421998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    214252999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1191674997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.725403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.815537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.739266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86874.233224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93193.996955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87946.494244                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    861786498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    190372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1052158498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.721921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.809507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.735392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76965.838885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83423.312883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78059.091772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6043290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1375539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7418829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33681191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6692247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40373438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3465041672684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 792407471544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4257449144228                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39724481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8067786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47792267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.847870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.829502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102877.646835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118406.787966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105451.736467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2307986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       141172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2449158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     31373205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6551075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     37924280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3007608954292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 716913908353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3724522862645                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.789770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.812004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95865.530930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109434.544461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98209.454804                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   149169312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 134012219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.113102                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.729384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.034199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.931348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.300919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.355147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.219284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.395327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 894529187                       # Number of tag accesses
system.l2.tags.data_accesses                894529187                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        716544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2013116800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     421258880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3615171136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6050409664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       716544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        862848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75575744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75575744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31454950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6582170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     56487049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            94537651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1180871                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1180871                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           648715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1822553566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        381382180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3272956167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5477673084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       648715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           781170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68421684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68421684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68421684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          648715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1822553566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       381382180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3272956167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5546094768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1104803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31380906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6492251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  56443603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.064718770750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           137044291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    94537653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1180871                       # Number of write requests accepted
system.mem_ctrls.readBursts                  94537653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1180871                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 207410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 76068                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4379712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4604972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4255248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4110111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8362119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10124495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8247041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7260943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6484067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6509086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6003024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4440675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5828437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5116879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4236177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4367257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3540492790664                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               471651215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5309184846914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37532.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56282.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 73012868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  801377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              94537653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1180871                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6529484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8965009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10501231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10985754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9982510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 8659068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7140082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5887447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4757085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4273165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4083076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4980337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3390432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1627938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1126859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 756636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 450453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 203217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21620805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.498542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.872250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.990434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2273223     10.51%     10.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10621996     49.13%     59.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3103931     14.36%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1739792      8.05%     82.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1371900      6.35%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       522982      2.42%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       360736      1.67%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       315743      1.46%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1310502      6.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21620805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1389.333952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.354310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  48939.649674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67864     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.44179e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.75251e+06-2.88358e+06           15      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60495     89.10%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1284      1.89%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3472      5.11%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1541      2.27%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              574      0.85%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              251      0.37%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      0.18%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               42      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6037135552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13274240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70707008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6050409792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75575744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5465.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5477.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1104558457500                       # Total gap between requests
system.mem_ctrls.avgGap                      11539.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       716608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2008377984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    415504064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3612390592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70707008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 648773.318065982661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1818263330.314968585968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132454.747262555698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 376172119.584459543228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3270438832.000451087952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64013826.514186248183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31454950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6582170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     56487050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1180871                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    397457162                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1704000530447                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95142055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 446647837580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3158043879670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26807499561066                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35496.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54172.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41619.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67857.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55907.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22701463.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72365156640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38463015690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        306917198280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2864929140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87193445040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     495708202410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6711928320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1010223875520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        914.595282                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13093761263                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36883860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1054580750737                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82007319660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43587939285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        366600736740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2902111200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87193445040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     498132821100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4670144160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1085094517185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        982.378609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7881986609                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36883860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1059792525391                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4494687074.534162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9050967439.516754                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        91000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23685741000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   380913753000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 723644619000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77666312                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77666312                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77666312                       # number of overall hits
system.cpu1.icache.overall_hits::total       77666312                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2998                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2998                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2998                       # number of overall misses
system.cpu1.icache.overall_misses::total         2998                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    238082000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    238082000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    238082000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    238082000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77669310                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77669310                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77669310                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77669310                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79413.609073                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79413.609073                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79413.609073                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79413.609073                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2819                       # number of writebacks
system.cpu1.icache.writebacks::total             2819                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          179                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2819                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2819                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2819                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2819                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    224803500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    224803500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    224803500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    224803500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79745.831855                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79745.831855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79745.831855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79745.831855                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2819                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77666312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77666312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2998                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2998                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    238082000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    238082000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77669310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77669310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79413.609073                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79413.609073                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2819                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2819                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    224803500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    224803500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79745.831855                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79745.831855                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77802158                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2851                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         27289.427569                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155341439                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155341439                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62839712                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62839712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62839712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62839712                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17968520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17968520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17968520                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17968520                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1540788663717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1540788663717                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1540788663717                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1540788663717                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80808232                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80808232                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80808232                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80808232                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222360                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85749.336268                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85749.336268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85749.336268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85749.336268                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    205021504                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46092                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3205726                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            785                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.954781                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.715924                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8174863                       # number of writebacks
system.cpu1.dcache.writebacks::total          8174863                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9792048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9792048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9792048                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9792048                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8176472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8176472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8176472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8176472                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 831309554299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 831309554299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 831309554299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 831309554299                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101184                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101670.935129                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101670.935129                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101670.935129                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101670.935129                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8174863                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60101815                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60101815                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16999049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16999049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1470723638500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1470723638500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77100864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77100864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86517.995124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86517.995124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8929088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8929088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8069961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8069961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 824720523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 824720523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102196.345559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102196.345559                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2737897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2737897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       969471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       969471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70065025217                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70065025217                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3707368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3707368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.261498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.261498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72271.398749                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72271.398749                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       862960                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       862960                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106511                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106511                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6589031299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6589031299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61862.448940                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61862.448940                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          703                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          703                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13010500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13010500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.170991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89727.586207                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89727.586207                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           63                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096698                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096698                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84554.878049                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84554.878049                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          214                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          214                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1473000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6883.177570                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6883.177570                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          214                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          214                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1259000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1259000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5883.177570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5883.177570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          144                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          144                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       702000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       702000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          457                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          457                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.315098                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.315098                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4875                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          144                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          144                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       558000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.315098                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.315098                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3875                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3875                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996575                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71020671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8176392                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.686065                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996575                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169797040                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169797040                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1104558372000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47813776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2496019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46707933                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       132831284                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87582406                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1413                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47795448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119491420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24526275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144072680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1985152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5098176960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       360832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1046353344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6146876288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       221599149                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75791680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        269656286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              228537949     84.75%     84.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40974513     15.20%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 143824      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          269656286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96122114808                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59757802263                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23267991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12270826477                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4230496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
