

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6'
================================================================
* Date:           Mon May  5 03:27:08 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4759|     4759|  23.795 us|  23.795 us|  4759|  4759|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_5_VITIS_LOOP_29_6  |     4757|     4757|        19|          1|          1|  4740|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      158|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      550|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      550|      262|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_146_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln27_fu_158_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln29_fu_242_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln30_1_fu_210_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_2_fu_220_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_3_fu_236_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_fu_226_p2       |         +|   0|  0|  14|           7|           2|
    |icmp_ln27_fu_140_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln29_fu_164_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln27_1_fu_178_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln27_fu_170_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 158|          95|          73|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_60                                |   9|          2|    6|         12|
    |indvar_flatten6_fu_64                  |   9|          2|   13|         26|
    |j_fu_56                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   54|        108|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln30_2_reg_313                 |  13|   0|   13|          0|
    |add_ln30_3_reg_318                 |  13|   0|   13|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ex_addr_reg_323                    |  13|   0|   13|          0|
    |ex_load_reg_364                    |  64|   0|   64|          0|
    |hz_load_1_reg_344                  |  64|   0|   64|          0|
    |hz_load_reg_339                    |  64|   0|   64|          0|
    |i_fu_60                            |   6|   0|    6|          0|
    |indvar_flatten6_fu_64              |  13|   0|   13|          0|
    |j_fu_56                            |   7|   0|    7|          0|
    |mul1_reg_369                       |  64|   0|   64|          0|
    |sub2_reg_359                       |  64|   0|   64|          0|
    |sub3_reg_379                       |  64|   0|   64|          0|
    |ex_addr_reg_323                    |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 550|  32|  499|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_opcode  |  out|    2|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_opcode  |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ex_address0          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_we0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_d0                |  out|   64|   ap_memory|                                                ex|         array|
|ex_address1          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce1               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q1                |   in|   64|   ap_memory|                                                ex|         array|
|hz_address0          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q0                |   in|   64|   ap_memory|                                                hz|         array|
|hz_address1          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce1               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q1                |   in|   64|   ap_memory|                                                hz|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hz, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ex, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i13 %indvar_flatten6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 31 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.64ns)   --->   "%icmp_ln27 = icmp_eq  i13 %indvar_flatten6_load, i13 4740" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 33 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln27_1 = add i13 %indvar_flatten6_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 34 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc66, void %for.inc105.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 35 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 37 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln27 = add i6 %i_load, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 38 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_load, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 39 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln27 = select i1 %icmp_ln29, i7 1, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 40 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.29ns)   --->   "%select_ln27_1 = select i1 %icmp_ln29, i6 %add_ln27, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27]   --->   Operation 41 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln27_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 42 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i12 %tmp_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 43 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln27_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 44 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i10 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 45 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.74ns)   --->   "%add_ln30_1 = add i13 %zext_ln30, i13 %zext_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 46 'add' 'add_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 47 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.75ns)   --->   "%add_ln30_2 = add i13 %add_ln30_1, i13 %zext_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 48 'add' 'add_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %select_ln27, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 49 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i7 %add_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 50 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns)   --->   "%add_ln30_3 = add i13 %add_ln30_1, i13 %zext_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 51 'add' 'add_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %select_ln27, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 52 'add' 'add_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln29 = store i13 %add_ln27_1, i13 %indvar_flatten6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 53 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln29 = store i6 %select_ln27_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 54 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 55 'store' 'store_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i13 %add_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 56 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr i64 %ex, i64 0, i64 %zext_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 57 'getelementptr' 'ex_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr i64 %hz, i64 0, i64 %zext_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 58 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 59 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i13 %add_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 60 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr i64 %hz, i64 0, i64 %zext_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 61 'getelementptr' 'hz_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.98ns)   --->   "%hz_load_1 = load i13 %hz_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 62 'load' 'hz_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 63 [1/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 63 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_3 : Operation 64 [1/2] (2.98ns)   --->   "%hz_load_1 = load i13 %hz_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 64 'load' 'hz_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i64 %hz_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 65 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i64 %hz_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 66 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (2.89ns)   --->   "%sub2 = dsub i64 %bitcast_ln30_1, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 67 'dsub' 'sub2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 68 [4/5] (2.89ns)   --->   "%sub2 = dsub i64 %bitcast_ln30_1, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 68 'dsub' 'sub2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 69 [3/5] (2.89ns)   --->   "%sub2 = dsub i64 %bitcast_ln30_1, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 69 'dsub' 'sub2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 70 [2/5] (2.89ns)   --->   "%sub2 = dsub i64 %bitcast_ln30_1, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 70 'dsub' 'sub2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 71 [1/5] (2.89ns)   --->   "%sub2 = dsub i64 %bitcast_ln30_1, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 71 'dsub' 'sub2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 72 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %sub2, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 72 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 73 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %sub2, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 73 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 74 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %sub2, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 74 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 75 [2/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 75 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_12 : Operation 76 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %sub2, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 76 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 77 [1/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 77 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_13 : Operation 78 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %sub2, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 78 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i64 %ex_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 79 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [5/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 80 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 81 [4/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 81 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 82 [3/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 82 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 83 [2/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 83 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 84 [1/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 84 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_5_VITIS_LOOP_29_6_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4740, i64 4740, i64 4740"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:6]   --->   Operation 88 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i64 %sub3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 89 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (2.98ns)   --->   "%store_ln30 = store i64 %bitcast_ln30_3, i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30]   --->   Operation 90 'store' 'store_ln30' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29]   --->   Operation 91 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ hz]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 01000000000000000000]
i                    (alloca           ) [ 01000000000000000000]
indvar_flatten6      (alloca           ) [ 01000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
store_ln0            (store            ) [ 00000000000000000000]
store_ln0            (store            ) [ 00000000000000000000]
store_ln0            (store            ) [ 00000000000000000000]
br_ln0               (br               ) [ 00000000000000000000]
indvar_flatten6_load (load             ) [ 00000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000]
icmp_ln27            (icmp             ) [ 01111111111111111110]
add_ln27_1           (add              ) [ 00000000000000000000]
br_ln27              (br               ) [ 00000000000000000000]
j_load               (load             ) [ 00000000000000000000]
i_load               (load             ) [ 00000000000000000000]
add_ln27             (add              ) [ 00000000000000000000]
icmp_ln29            (icmp             ) [ 00000000000000000000]
select_ln27          (select           ) [ 00000000000000000000]
select_ln27_1        (select           ) [ 00000000000000000000]
tmp_4                (bitconcatenate   ) [ 00000000000000000000]
zext_ln30            (zext             ) [ 00000000000000000000]
tmp_5                (bitconcatenate   ) [ 00000000000000000000]
zext_ln30_1          (zext             ) [ 00000000000000000000]
add_ln30_1           (add              ) [ 00000000000000000000]
zext_ln30_2          (zext             ) [ 00000000000000000000]
add_ln30_2           (add              ) [ 01100000000000000000]
add_ln30             (add              ) [ 00000000000000000000]
zext_ln30_4          (zext             ) [ 00000000000000000000]
add_ln30_3           (add              ) [ 01100000000000000000]
add_ln29             (add              ) [ 00000000000000000000]
store_ln29           (store            ) [ 00000000000000000000]
store_ln29           (store            ) [ 00000000000000000000]
store_ln29           (store            ) [ 00000000000000000000]
zext_ln30_3          (zext             ) [ 00000000000000000000]
ex_addr              (getelementptr    ) [ 01011111111111111111]
hz_addr              (getelementptr    ) [ 01010000000000000000]
zext_ln30_5          (zext             ) [ 00000000000000000000]
hz_addr_1            (getelementptr    ) [ 01010000000000000000]
hz_load              (load             ) [ 01001000000000000000]
hz_load_1            (load             ) [ 01001000000000000000]
bitcast_ln30_1       (bitcast          ) [ 01000111100000000000]
bitcast_ln30_2       (bitcast          ) [ 01000111100000000000]
sub2                 (dsub             ) [ 01000000011111000000]
ex_load              (load             ) [ 01000000000000100000]
mul1                 (dmul             ) [ 01000000000000111110]
bitcast_ln30         (bitcast          ) [ 01000000000000011110]
sub3                 (dsub             ) [ 01000000000000000001]
specloopname_ln0     (specloopname     ) [ 00000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000]
specloopname_ln6     (specloopname     ) [ 00000000000000000000]
bitcast_ln30_3       (bitcast          ) [ 00000000000000000000]
store_ln30           (store            ) [ 00000000000000000000]
br_ln29              (br               ) [ 00000000000000000000]
ret_ln0              (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hz">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hz"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_5_VITIS_LOOP_29_6_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ex_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="13" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ex_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="hz_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hz_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="1"/>
<pin id="90" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hz_load/2 hz_load_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="hz_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hz_addr_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="17"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="10"/>
<pin id="105" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="108" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ex_load/12 store_ln30/19 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub2/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub3/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="6" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten6_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="13" slack="0"/>
<pin id="139" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln27_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="13" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln27_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln27_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln29_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln27_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln27_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln30_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln30_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln30_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln30_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln30_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln30_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln30_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln30_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln29_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln29_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="0" index="1" bw="13" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln29_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln29_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln30_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln30_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bitcast_ln30_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bitcast_ln30_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30_2/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="bitcast_ln30_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bitcast_ln30_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30_3/19 "/>
</bind>
</comp>

<comp id="288" class="1005" name="j_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten6_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln27_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="17"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="313" class="1005" name="add_ln30_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="1"/>
<pin id="315" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln30_3_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="1"/>
<pin id="320" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_3 "/>
</bind>
</comp>

<comp id="323" class="1005" name="ex_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="10"/>
<pin id="325" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="ex_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="hz_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="1"/>
<pin id="331" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="hz_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="hz_addr_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="1"/>
<pin id="336" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="hz_addr_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="hz_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hz_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="hz_load_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hz_load_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="bitcast_ln30_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="bitcast_ln30_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="sub2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="ex_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ex_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="mul1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="bitcast_ln30_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sub3_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="152" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="152" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="164" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="158" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="155" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="178" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="194" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="170" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="210" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="170" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="210" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="170" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="146" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="178" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="291"><net_src comp="56" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="298"><net_src comp="60" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="305"><net_src comp="64" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="312"><net_src comp="140" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="220" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="321"><net_src comp="236" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="326"><net_src comp="68" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="332"><net_src comp="75" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="337"><net_src comp="92" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="342"><net_src comp="82" pin="7"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="347"><net_src comp="82" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="352"><net_src comp="272" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="357"><net_src comp="276" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="362"><net_src comp="109" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="367"><net_src comp="100" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="372"><net_src comp="117" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="377"><net_src comp="280" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="382"><net_src comp="113" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ex | {19 }
	Port: hz | {}
 - Input state : 
	Port: fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6 : ex | {12 13 }
	Port: fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6 : hz | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln27 : 2
		add_ln27_1 : 2
		br_ln27 : 3
		j_load : 1
		i_load : 1
		add_ln27 : 2
		icmp_ln29 : 2
		select_ln27 : 3
		select_ln27_1 : 3
		tmp_4 : 4
		zext_ln30 : 5
		tmp_5 : 4
		zext_ln30_1 : 5
		add_ln30_1 : 6
		zext_ln30_2 : 4
		add_ln30_2 : 7
		add_ln30 : 4
		zext_ln30_4 : 5
		add_ln30_3 : 7
		add_ln29 : 4
		store_ln29 : 3
		store_ln29 : 4
		store_ln29 : 5
	State 2
		ex_addr : 1
		hz_addr : 1
		hz_load : 2
		hz_addr_1 : 1
		hz_load_1 : 2
	State 3
	State 4
		sub2 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		sub3 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_109      |    3    |   457   |   698   |
|          |      grp_fu_113      |    3    |   457   |   698   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_117      |    8    |   312   |   109   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln27_1_fu_146  |    0    |    0    |    20   |
|          |    add_ln27_fu_158   |    0    |    0    |    13   |
|          |   add_ln30_1_fu_210  |    0    |    0    |    19   |
|    add   |   add_ln30_2_fu_220  |    0    |    0    |    20   |
|          |    add_ln30_fu_226   |    0    |    0    |    14   |
|          |   add_ln30_3_fu_236  |    0    |    0    |    20   |
|          |    add_ln29_fu_242   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln27_fu_140   |    0    |    0    |    12   |
|          |   icmp_ln29_fu_164   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln27_fu_170  |    0    |    0    |    7    |
|          | select_ln27_1_fu_178 |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_4_fu_186     |    0    |    0    |    0    |
|          |     tmp_5_fu_198     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln30_fu_194   |    0    |    0    |    0    |
|          |  zext_ln30_1_fu_206  |    0    |    0    |    0    |
|   zext   |  zext_ln30_2_fu_216  |    0    |    0    |    0    |
|          |  zext_ln30_4_fu_232  |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_263  |    0    |    0    |    0    |
|          |  zext_ln30_5_fu_268  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    14   |   1226  |   1660  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln30_2_reg_313  |   13   |
|   add_ln30_3_reg_318  |   13   |
| bitcast_ln30_1_reg_349|   64   |
| bitcast_ln30_2_reg_354|   64   |
|  bitcast_ln30_reg_374 |   64   |
|    ex_addr_reg_323    |   13   |
|    ex_load_reg_364    |   64   |
|   hz_addr_1_reg_334   |   13   |
|    hz_addr_reg_329    |   13   |
|   hz_load_1_reg_344   |   64   |
|    hz_load_reg_339    |   64   |
|       i_reg_295       |    6   |
|   icmp_ln27_reg_309   |    1   |
|indvar_flatten6_reg_302|   13   |
|       j_reg_288       |    7   |
|      mul1_reg_369     |   64   |
|      sub2_reg_359     |   64   |
|      sub3_reg_379     |   64   |
+-----------------------+--------+
|         Total         |   668  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_109    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_109    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_113    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   410  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  1226  |  1660  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   668  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    1   |  1894  |  1705  |
+-----------+--------+--------+--------+--------+
