__design_bin_path=C:/FPGA_stuff/ChesapeakeArchitecture/riscv_core/build
opt_data_elab=C:/FPGA_stuff/ChesapeakeArchitecture/riscv_core/build/work/@_opt3
