Analysis & Synthesis report for project
Mon Jan 02 22:45:14 2023
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Logic Cells Representing Combinational Loops
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: clock:inst1|pll:inst5|altpll:altpll_component
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 02 22:45:13 2023   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; project                                 ;
; Top-level Entity Name              ; circuit1                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 119                                     ;
;     Total combinational functions  ; 119                                     ;
;     Dedicated logic registers      ; 24                                      ;
; Total registers                    ; 24                                      ;
; Total pins                         ; 43                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F896C6       ;                    ;
; Top-level entity name                                          ; circuit1           ; project            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; circuit1.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Section3_1/project/circuit1.bdf                             ;
; clock.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/Section3_1/project/clock.bdf                                ;
; comparator1b.v                   ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/comparator1b.v                           ;
; comparator4b.v                   ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/comparator4b.v                           ;
; counter.v                        ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/counter.v                                ;
; counter4b.v                      ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/counter4b.v                              ;
; Decoder4to11.v                   ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/Decoder4to11.v                           ;
; dff1.v                           ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/dff1.v                                   ;
; Encoder11to4.v                   ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/Encoder11to4.v                           ;
; LeftSegDriver.v                  ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/LeftSegDriver.v                          ;
; lib.v                            ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/lib.v                                    ;
; mux2to1.v                        ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/mux2to1.v                                ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; D:/Section3_1/project/pll.v                                    ;
; quadMux.v                        ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/quadMux.v                                ;
; reg4b.v                          ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/reg4b.v                                  ;
; RightSegDriver.v                 ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/RightSegDriver.v                         ;
; Valid.v                          ; yes             ; User Verilog HDL File              ; D:/Section3_1/project/Valid.v                                  ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal81.inc                    ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc     ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 119                                      ;
;                                             ;                                          ;
; Total combinational functions               ; 119                                      ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 71                                       ;
;     -- 3 input functions                    ; 18                                       ;
;     -- <=2 input functions                  ; 30                                       ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 97                                       ;
;     -- arithmetic mode                      ; 22                                       ;
;                                             ;                                          ;
; Total registers                             ; 24                                       ;
;     -- Dedicated logic registers            ; 24                                       ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 43                                       ;
; Total PLLs                                  ; 1                                        ;
; Maximum fan-out node                        ; clock:inst1|counter:inst|counter_out[23] ;
; Maximum fan-out                             ; 29                                       ;
; Total fan-out                               ; 467                                      ;
; Average fan-out                             ; 2.50                                     ;
+---------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; |circuit1                          ; 119 (0)           ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |circuit1                                                          ; work         ;
;    |Decoder4to11:inst|             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|Decoder4to11:inst                                        ; work         ;
;    |RightSegDriver:inst31|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|RightSegDriver:inst31                                    ; work         ;
;    |Valid:inst20|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|Valid:inst20                                             ; work         ;
;    |clock:inst1|                   ; 24 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|clock:inst1                                              ; work         ;
;       |counter:inst|               ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|clock:inst1|counter:inst                                 ; work         ;
;       |pll:inst5|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|clock:inst1|pll:inst5                                    ; work         ;
;          |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|clock:inst1|pll:inst5|altpll:altpll_component            ; work         ;
;    |comparator4b:inst11|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|comparator4b:inst11                                      ; work         ;
;       |Andgate2:comb_16|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|comparator4b:inst11|Andgate2:comb_16                     ; work         ;
;       |Orgate4:comb_17|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|comparator4b:inst11|Orgate4:comb_17                      ; work         ;
;    |counter4b:inst38|              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38                                         ; work         ;
;       |dff1:comb_82|               ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_82                            ; work         ;
;          |SR2:comb_7|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_82|SR2:comb_7                 ; work         ;
;             |Andgate2:comb_9|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_82|SR2:comb_7|Andgate2:comb_9 ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_82|SR2:comb_8                 ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_82|SR2:comb_8|Andgate2:comb_9 ; work         ;
;       |dff1:comb_83|               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_83                            ; work         ;
;          |SR2:comb_7|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_83|SR2:comb_7                 ; work         ;
;             |Andgate2:comb_9|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_83|SR2:comb_7|Andgate2:comb_9 ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_83|SR2:comb_8                 ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_83|SR2:comb_8|Andgate2:comb_9 ; work         ;
;       |dff1:comb_84|               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_84                            ; work         ;
;          |SR2:comb_7|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_84|SR2:comb_7                 ; work         ;
;             |Andgate2:comb_9|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_84|SR2:comb_7|Andgate2:comb_9 ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_84|SR2:comb_8                 ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_84|SR2:comb_8|Andgate2:comb_9 ; work         ;
;       |dff1:comb_85|               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_85                            ; work         ;
;          |SR2:comb_7|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_85|SR2:comb_7                 ; work         ;
;             |Andgate2:comb_9|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_85|SR2:comb_7|Andgate2:comb_9 ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_85|SR2:comb_8                 ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|counter4b:inst38|dff1:comb_85|SR2:comb_8|Andgate2:comb_9 ; work         ;
;    |quadMux:inst14|                ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|quadMux:inst14                                           ; work         ;
;       |mux2to1:comb_4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|quadMux:inst14|mux2to1:comb_4                            ; work         ;
;       |mux2to1:comb_5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|quadMux:inst14|mux2to1:comb_5                            ; work         ;
;       |mux2to1:comb_6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|quadMux:inst14|mux2to1:comb_6                            ; work         ;
;       |mux2to1:comb_7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|quadMux:inst14|mux2to1:comb_7                            ; work         ;
;    |reg4b:inst40|                  ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40                                             ; work         ;
;       |dff1:comb_10|               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_10                                ; work         ;
;          |SR2:comb_7|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_10|SR2:comb_7                     ; work         ;
;             |Andgate2:comb_9|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_10|SR2:comb_7|Andgate2:comb_9     ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_10|SR2:comb_8                     ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_10|SR2:comb_8|Andgate2:comb_9     ; work         ;
;       |dff1:comb_11|               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_11                                ; work         ;
;          |SR2:comb_7|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_11|SR2:comb_7                     ; work         ;
;             |Andgate2:comb_9|      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_11|SR2:comb_7|Andgate2:comb_9     ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_11|SR2:comb_8                     ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_11|SR2:comb_8|Andgate2:comb_9     ; work         ;
;       |dff1:comb_8|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_8                                 ; work         ;
;          |SR2:comb_7|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_8|SR2:comb_7                      ; work         ;
;             |Andgate2:comb_9|      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_8|SR2:comb_7|Andgate2:comb_9      ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_8|SR2:comb_8                      ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_8|SR2:comb_8|Andgate2:comb_9      ; work         ;
;       |dff1:comb_9|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_9                                 ; work         ;
;          |SR2:comb_7|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_9|SR2:comb_7                      ; work         ;
;             |Andgate2:comb_9|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_9|SR2:comb_7|Andgate2:comb_9      ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_9|SR2:comb_8                      ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst40|dff1:comb_9|SR2:comb_8|Andgate2:comb_9      ; work         ;
;    |reg4b:inst5|                   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5                                              ; work         ;
;       |dff1:comb_10|               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_10                                 ; work         ;
;          |SR2:comb_7|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_10|SR2:comb_7                      ; work         ;
;             |Andgate2:comb_9|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_10|SR2:comb_7|Andgate2:comb_9      ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_10|SR2:comb_8                      ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_10|SR2:comb_8|Andgate2:comb_9      ; work         ;
;       |dff1:comb_11|               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_11                                 ; work         ;
;          |SR2:comb_7|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_11|SR2:comb_7                      ; work         ;
;             |Andgate2:comb_9|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_11|SR2:comb_7|Andgate2:comb_9      ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_11|SR2:comb_8                      ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_11|SR2:comb_8|Andgate2:comb_9      ; work         ;
;       |dff1:comb_8|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_8                                  ; work         ;
;          |SR2:comb_7|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_8|SR2:comb_7                       ; work         ;
;             |Andgate2:comb_9|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_8|SR2:comb_7|Andgate2:comb_9       ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_8|SR2:comb_8                       ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_8|SR2:comb_8|Andgate2:comb_9       ; work         ;
;       |dff1:comb_9|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_9                                  ; work         ;
;          |SR2:comb_7|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_9|SR2:comb_7                       ; work         ;
;             |Andgate2:comb_9|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_9|SR2:comb_7|Andgate2:comb_9       ; work         ;
;          |SR2:comb_8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_9|SR2:comb_8                       ; work         ;
;             |Andgate2:comb_9|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit1|reg4b:inst5|dff1:comb_9|SR2:comb_8|Andgate2:comb_9       ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                        ;
+----------------------------------------------------------------+----+
; Logic Cell Name                                                ;    ;
+----------------------------------------------------------------+----+
; counter4b:inst38|dff1:comb_85|SR2:comb_8|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_84|SR2:comb_8|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_82|SR2:comb_8|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_83|SR2:comb_8|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_85|SR2:comb_7|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_84|SR2:comb_7|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_82|SR2:comb_7|Andgate2:comb_9|out~1 ;    ;
; counter4b:inst38|dff1:comb_83|SR2:comb_7|Andgate2:comb_9|out~1 ;    ;
; reg4b:inst40|dff1:comb_8|SR2:comb_8|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst5|dff1:comb_8|SR2:comb_8|Andgate2:comb_9|out~1       ;    ;
; reg4b:inst40|dff1:comb_9|SR2:comb_8|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst5|dff1:comb_9|SR2:comb_8|Andgate2:comb_9|out~1       ;    ;
; reg4b:inst40|dff1:comb_10|SR2:comb_8|Andgate2:comb_9|out~1     ;    ;
; reg4b:inst5|dff1:comb_10|SR2:comb_8|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst40|dff1:comb_11|SR2:comb_8|Andgate2:comb_9|out~1     ;    ;
; reg4b:inst5|dff1:comb_11|SR2:comb_8|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst40|dff1:comb_8|SR2:comb_7|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst5|dff1:comb_8|SR2:comb_7|Andgate2:comb_9|out~1       ;    ;
; reg4b:inst40|dff1:comb_9|SR2:comb_7|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst5|dff1:comb_9|SR2:comb_7|Andgate2:comb_9|out~1       ;    ;
; reg4b:inst40|dff1:comb_10|SR2:comb_7|Andgate2:comb_9|out~1     ;    ;
; reg4b:inst5|dff1:comb_10|SR2:comb_7|Andgate2:comb_9|out~1      ;    ;
; reg4b:inst40|dff1:comb_11|SR2:comb_7|Andgate2:comb_9|out~1     ;    ;
; reg4b:inst5|dff1:comb_11|SR2:comb_7|Andgate2:comb_9|out~1      ;    ;
; Number of logic cells representing combinational loops         ; 24 ;
+----------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------+
; Registers Removed During Synthesis                                ;
+----------------------------------------------+--------------------+
; Register name                                ; Reason for Removal ;
+----------------------------------------------+--------------------+
; clock:inst1|counter:inst|counter_out[24..31] ; Lost fanout        ;
; Total Number of Removed Registers = 8        ;                    ;
+----------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:inst1|pll:inst5|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------+
; Parameter Name                ; Value             ; Type                                   ;
+-------------------------------+-------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                ;
; PLL_TYPE                      ; AUTO              ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 35714             ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                ;
; VCO_MIN                       ; 0                 ; Untyped                                ;
; VCO_MAX                       ; 0                 ; Untyped                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                ;
; PFD_MIN                       ; 0                 ; Untyped                                ;
; PFD_MAX                       ; 0                 ; Untyped                                ;
; M_INITIAL                     ; 0                 ; Untyped                                ;
; M                             ; 0                 ; Untyped                                ;
; N                             ; 1                 ; Untyped                                ;
; M2                            ; 1                 ; Untyped                                ;
; N2                            ; 1                 ; Untyped                                ;
; SS                            ; 1                 ; Untyped                                ;
; C0_HIGH                       ; 0                 ; Untyped                                ;
; C1_HIGH                       ; 0                 ; Untyped                                ;
; C2_HIGH                       ; 0                 ; Untyped                                ;
; C3_HIGH                       ; 0                 ; Untyped                                ;
; C4_HIGH                       ; 0                 ; Untyped                                ;
; C5_HIGH                       ; 0                 ; Untyped                                ;
; C6_HIGH                       ; 0                 ; Untyped                                ;
; C7_HIGH                       ; 0                 ; Untyped                                ;
; C8_HIGH                       ; 0                 ; Untyped                                ;
; C9_HIGH                       ; 0                 ; Untyped                                ;
; C0_LOW                        ; 0                 ; Untyped                                ;
; C1_LOW                        ; 0                 ; Untyped                                ;
; C2_LOW                        ; 0                 ; Untyped                                ;
; C3_LOW                        ; 0                 ; Untyped                                ;
; C4_LOW                        ; 0                 ; Untyped                                ;
; C5_LOW                        ; 0                 ; Untyped                                ;
; C6_LOW                        ; 0                 ; Untyped                                ;
; C7_LOW                        ; 0                 ; Untyped                                ;
; C8_LOW                        ; 0                 ; Untyped                                ;
; C9_LOW                        ; 0                 ; Untyped                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                ;
; C0_PH                         ; 0                 ; Untyped                                ;
; C1_PH                         ; 0                 ; Untyped                                ;
; C2_PH                         ; 0                 ; Untyped                                ;
; C3_PH                         ; 0                 ; Untyped                                ;
; C4_PH                         ; 0                 ; Untyped                                ;
; C5_PH                         ; 0                 ; Untyped                                ;
; C6_PH                         ; 0                 ; Untyped                                ;
; C7_PH                         ; 0                 ; Untyped                                ;
; C8_PH                         ; 0                 ; Untyped                                ;
; C9_PH                         ; 0                 ; Untyped                                ;
; L0_HIGH                       ; 1                 ; Untyped                                ;
; L1_HIGH                       ; 1                 ; Untyped                                ;
; G0_HIGH                       ; 1                 ; Untyped                                ;
; G1_HIGH                       ; 1                 ; Untyped                                ;
; G2_HIGH                       ; 1                 ; Untyped                                ;
; G3_HIGH                       ; 1                 ; Untyped                                ;
; E0_HIGH                       ; 1                 ; Untyped                                ;
; E1_HIGH                       ; 1                 ; Untyped                                ;
; E2_HIGH                       ; 1                 ; Untyped                                ;
; E3_HIGH                       ; 1                 ; Untyped                                ;
; L0_LOW                        ; 1                 ; Untyped                                ;
; L1_LOW                        ; 1                 ; Untyped                                ;
; G0_LOW                        ; 1                 ; Untyped                                ;
; G1_LOW                        ; 1                 ; Untyped                                ;
; G2_LOW                        ; 1                 ; Untyped                                ;
; G3_LOW                        ; 1                 ; Untyped                                ;
; E0_LOW                        ; 1                 ; Untyped                                ;
; E1_LOW                        ; 1                 ; Untyped                                ;
; E2_LOW                        ; 1                 ; Untyped                                ;
; E3_LOW                        ; 1                 ; Untyped                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                ;
; L0_PH                         ; 0                 ; Untyped                                ;
; L1_PH                         ; 0                 ; Untyped                                ;
; G0_PH                         ; 0                 ; Untyped                                ;
; G1_PH                         ; 0                 ; Untyped                                ;
; G2_PH                         ; 0                 ; Untyped                                ;
; G3_PH                         ; 0                 ; Untyped                                ;
; E0_PH                         ; 0                 ; Untyped                                ;
; E1_PH                         ; 0                 ; Untyped                                ;
; E2_PH                         ; 0                 ; Untyped                                ;
; E3_PH                         ; 0                 ; Untyped                                ;
; M_PH                          ; 0                 ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                         ;
+-------------------------------+-------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Jan 02 22:45:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info: Found 1 design units, including 1 entities, in source file circuit1.bdf
    Info: Found entity 1: circuit1
Info: Found 1 design units, including 1 entities, in source file clock.bdf
    Info: Found entity 1: clock
Info: Found 1 design units, including 1 entities, in source file comparator1b.v
    Info: Found entity 1: comparator1b
Info: Found 1 design units, including 1 entities, in source file comparator4b.v
    Info: Found entity 1: comparator4b
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file counter4b.v
    Info: Found entity 1: counter4b
Info: Found 1 design units, including 1 entities, in source file Decoder4to11.v
    Info: Found entity 1: Decoder4to11
Info: Found 2 design units, including 2 entities, in source file dff1.v
    Info: Found entity 1: dff1
    Info: Found entity 2: SR2
Info: Found 1 design units, including 1 entities, in source file Encoder11to4.v
    Info: Found entity 1: Encoder11to4
Info: Found 1 design units, including 1 entities, in source file LeftSegDriver.v
    Info: Found entity 1: LeftSegDriver
Info: Found 13 design units, including 13 entities, in source file lib.v
    Info: Found entity 1: Andgate2
    Info: Found entity 2: Andgate3
    Info: Found entity 3: Nandgate3
    Info: Found entity 4: Andgate4
    Info: Found entity 5: Invgate
    Info: Found entity 6: Orgate3
    Info: Found entity 7: Orgate4
    Info: Found entity 8: Orgate2
    Info: Found entity 9: Nandgate
    Info: Found entity 10: Xnorgate
    Info: Found entity 11: Xorgate3
    Info: Found entity 12: Norgate
    Info: Found entity 13: Xorgate
Info: Found 1 design units, including 1 entities, in source file mux1.v
    Info: Found entity 1: mux1
Info: Found 1 design units, including 1 entities, in source file mux2to1.v
    Info: Found entity 1: mux2to1
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file quadMux.v
    Info: Found entity 1: quadMux
Info: Found 1 design units, including 1 entities, in source file reg4b.v
    Info: Found entity 1: reg4b
Info: Found 1 design units, including 1 entities, in source file RightSegDriver.v
    Info: Found entity 1: RightSegDriver
Info: Found 1 design units, including 1 entities, in source file threebitcounter.v
    Info: Found entity 1: threebitcounter
Info: Found 1 design units, including 1 entities, in source file Valid.v
    Info: Found entity 1: Valid
Warning (10236): Verilog HDL Implicit Net warning at counter4b.v(21): created implicit net for "C3not"
Warning (10236): Verilog HDL Implicit Net warning at counter4b.v(22): created implicit net for "C2not"
Warning (10236): Verilog HDL Implicit Net warning at counter4b.v(23): created implicit net for "C1not"
Warning (10236): Verilog HDL Implicit Net warning at counter4b.v(24): created implicit net for "C0not"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(5): created implicit net for "w1"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(6): created implicit net for "w2"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(7): created implicit net for "w3"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for "w4"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(10): created implicit net for "w5"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(19): created implicit net for "notR"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(20): created implicit net for "w1"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(21): created implicit net for "w2"
Warning (10236): Verilog HDL Implicit Net warning at dff1.v(22): created implicit net for "w3"
Warning (10236): Verilog HDL Implicit Net warning at reg4b.v(17): created implicit net for "Qnot"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(5): created implicit net for "D1"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(7): created implicit net for "W1"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(8): created implicit net for "D2"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(10): created implicit net for "C2not"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(11): created implicit net for "C1not"
Warning (10236): Verilog HDL Implicit Net warning at threebitcounter.v(12): created implicit net for "C0not"
Critical Warning (10846): Verilog HDL Instantiation warning at comparator1b.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator1b.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator1b.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator1b.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator1b.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(22): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(25): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(27): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at comparator4b.v(29): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(5): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(6): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(22): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at dff1.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(22): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at counter4b.v(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at quadMux.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at quadMux.v(10): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at quadMux.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at quadMux.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at reg4b.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at threebitcounter.v(5): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at threebitcounter.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at threebitcounter.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at threebitcounter.v(14): instance has no name
Info: Elaborating entity "circuit1" for the top level hierarchy
Info: Elaborating entity "Decoder4to11" for hierarchy "Decoder4to11:inst"
Info: Elaborating entity "counter4b" for hierarchy "counter4b:inst38"
Info: Elaborating entity "mux2to1" for hierarchy "counter4b:inst38|mux2to1:comb_78"
Info: Elaborating entity "dff1" for hierarchy "counter4b:inst38|dff1:comb_82"
Info: Elaborating entity "Invgate" for hierarchy "counter4b:inst38|dff1:comb_82|Invgate:comb_4"
Info: Elaborating entity "SR2" for hierarchy "counter4b:inst38|dff1:comb_82|SR2:comb_7"
Info: Elaborating entity "Nandgate" for hierarchy "counter4b:inst38|dff1:comb_82|SR2:comb_7|Nandgate:comb_5"
Info: Elaborating entity "Andgate2" for hierarchy "counter4b:inst38|dff1:comb_82|SR2:comb_7|Andgate2:comb_9"
Info: Elaborating entity "clock" for hierarchy "clock:inst1"
Info: Elaborating entity "counter" for hierarchy "clock:inst1|counter:inst"
Info: Elaborating entity "pll" for hierarchy "clock:inst1|pll:inst5"
Info: Elaborating entity "altpll" for hierarchy "clock:inst1|pll:inst5|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clock:inst1|pll:inst5|altpll:altpll_component"
Info: Instantiated megafunction "clock:inst1|pll:inst5|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "35714"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "comparator4b" for hierarchy "comparator4b:inst11"
Info: Elaborating entity "comparator1b" for hierarchy "comparator4b:inst11|comparator1b:comb_4"
Info: Elaborating entity "Norgate" for hierarchy "comparator4b:inst11|comparator1b:comb_4|Norgate:comb_8"
Info: Elaborating entity "Orgate4" for hierarchy "comparator4b:inst11|Orgate4:comb_17"
Info: Elaborating entity "quadMux" for hierarchy "quadMux:inst14"
Info: Elaborating entity "reg4b" for hierarchy "reg4b:inst40"
Info: Elaborating entity "Encoder11to4" for hierarchy "Encoder11to4:inst39"
Info: Elaborating entity "Valid" for hierarchy "Valid:inst20"
Info: Elaborating entity "LeftSegDriver" for hierarchy "LeftSegDriver:inst30"
Info: Elaborating entity "RightSegDriver" for hierarchy "RightSegDriver:inst31"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "b1" is stuck at GND
    Warning (13410): Pin "c1" is stuck at GND
    Warning (13410): Pin "g1" is stuck at VCC
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "clock:inst1|counter:inst|counter_out[24]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[25]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[26]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[27]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[28]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[29]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[30]" lost all its fanouts during netlist optimizations.
    Info: Register "clock:inst1|counter:inst|counter_out[31]" lost all its fanouts during netlist optimizations.
Info: Implemented 163 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 25 output pins
    Info: Implemented 119 logic cells
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Mon Jan 02 22:45:14 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


