--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 976 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.139ns.
--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X25Y26.B3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.252 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X24Y23.B1      net (fanout=3)        0.676   countB<1>
    SLICE_X24Y23.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X24Y29.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X25Y26.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X25Y26.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.645ns logic, 1.450ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.252 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X24Y23.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X24Y23.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X24Y29.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X25Y26.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X25Y26.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.665ns logic, 1.351ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.252 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X24Y23.C1      net (fanout=3)        0.611   countB<2>
    SLICE_X24Y23.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X24Y29.AMUX    Tcina                 0.177   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X25Y26.B3      net (fanout=1)        0.677   Result<24>
    SLICE_X25Y26.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.565ns logic, 1.385ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point countB_22 (SLICE_X25Y28.D2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.256 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X24Y23.B1      net (fanout=3)        0.676   countB<1>
    SLICE_X24Y23.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.CMUX    Tcinc                 0.272   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X25Y28.D2      net (fanout=1)        0.621   Result<22>
    SLICE_X25Y28.CLK     Tas                   0.322   countB<22>
                                                       countB_22_rstpot
                                                       countB_22
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.664ns logic, 1.391ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.256 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X24Y23.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X24Y23.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.CMUX    Tcinc                 0.272   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X25Y28.D2      net (fanout=1)        0.621   Result<22>
    SLICE_X25Y28.CLK     Tas                   0.322   countB<22>
                                                       countB_22_rstpot
                                                       countB_22
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.684ns logic, 1.292ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.256 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X24Y23.C1      net (fanout=3)        0.611   countB<2>
    SLICE_X24Y23.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X24Y28.CMUX    Tcinc                 0.272   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X25Y28.D2      net (fanout=1)        0.621   Result<22>
    SLICE_X25Y28.CLK     Tas                   0.322   countB<22>
                                                       countB_22_rstpot
                                                       countB_22
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (1.584ns logic, 1.326ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point countB_18 (SLICE_X25Y27.D2), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.254 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X24Y23.B1      net (fanout=3)        0.676   countB<1>
    SLICE_X24Y23.COUT    Topcyb                0.375   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.CMUX    Tcinc                 0.272   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X25Y27.D2      net (fanout=1)        0.621   Result<18>
    SLICE_X25Y27.CLK     Tas                   0.322   countB<18>
                                                       countB_18_rstpot
                                                       countB_18
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.588ns logic, 1.388ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.254 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X24Y23.A2      net (fanout=3)        0.577   countB<0>
    SLICE_X24Y23.COUT    Topcya                0.395   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.CMUX    Tcinc                 0.272   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X25Y27.D2      net (fanout=1)        0.621   Result<18>
    SLICE_X25Y27.CLK     Tas                   0.322   countB<18>
                                                       countB_18_rstpot
                                                       countB_18
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (1.608ns logic, 1.289ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_2 (FF)
  Destination:          countB_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.254 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_2 to countB_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   countB<3>
                                                       countB_2
    SLICE_X24Y23.C1      net (fanout=3)        0.611   countB<2>
    SLICE_X24Y23.COUT    Topcyc                0.295   Mcount_countB_cy<3>
                                                       countB<2>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   Mcount_countB_cy<3>
    SLICE_X24Y24.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X24Y25.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X24Y26.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   Mcount_countB_cy<15>
    SLICE_X24Y27.CMUX    Tcinc                 0.272   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X25Y27.D2      net (fanout=1)        0.621   Result<18>
    SLICE_X25Y27.CLK     Tas                   0.322   countB<18>
                                                       countB_18_rstpot
                                                       countB_18
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (1.508ns logic, 1.323ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X26Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.AQ      Tcko                  0.234   clk1kHz
                                                       clk1kHz
    SLICE_X26Y26.A6      net (fanout=7)        0.027   clk1kHz
    SLICE_X26Y26.CLK     Tah         (-Th)    -0.197   clk1kHz
                                                       clk1kHz_dpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X26Y26.CE), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_10 (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.092 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_10 to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.CQ      Tcko                  0.198   countB<11>
                                                       countB_10
    SLICE_X26Y26.C6      net (fanout=3)        0.231   countB<10>
    SLICE_X26Y26.C       Tilo                  0.156   clk1kHz
                                                       GND_5_o_GND_5_o_equal_4_o<24>1
    SLICE_X26Y26.CE      net (fanout=14)       0.028   GND_5_o_GND_5_o_equal_4_o<24>
    SLICE_X26Y26.CLK     Tckce       (-Th)     0.092   clk1kHz
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.262ns logic, 0.259ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_7 (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.092 - 0.077)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_7 to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.DQ      Tcko                  0.198   countB<7>
                                                       countB_7
    SLICE_X26Y26.C5      net (fanout=3)        0.290   countB<7>
    SLICE_X26Y26.C       Tilo                  0.156   clk1kHz
                                                       GND_5_o_GND_5_o_equal_4_o<24>1
    SLICE_X26Y26.CE      net (fanout=14)       0.028   GND_5_o_GND_5_o_equal_4_o<24>
    SLICE_X26Y26.CLK     Tckce       (-Th)     0.092   clk1kHz
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.262ns logic, 0.318ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_16 (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.092 - 0.084)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_16 to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.BQ      Tcko                  0.198   countB<18>
                                                       countB_16
    SLICE_X26Y26.C4      net (fanout=3)        0.284   countB<16>
    SLICE_X26Y26.C       Tilo                  0.156   clk1kHz
                                                       GND_5_o_GND_5_o_equal_4_o<24>1
    SLICE_X26Y26.CE      net (fanout=14)       0.028   GND_5_o_GND_5_o_equal_4_o<24>
    SLICE_X26Y26.CLK     Tckce       (-Th)     0.092   clk1kHz
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.262ns logic, 0.312ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X25Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X25Y26.B5      net (fanout=27)       0.115   countB<24>
    SLICE_X25Y26.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.413ns logic, 0.115ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk1kHz/CLK
  Logical resource: clk1kHz/CK
  Location pin: SLICE_X26Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: countB<14>/CLK
  Logical resource: countB_12/CK
  Location pin: SLICE_X26Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.139|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 976 paths, 0 nets, and 244 connections

Design statistics:
   Minimum period:   3.139ns{1}   (Maximum frequency: 318.573MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 18:53:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



