// Seed: 1642867817
`resetall `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2 = id_2 || id_1 || id_1 ? id_1 : id_1;
  assign id_0 = id_2 ? id_1 : 1;
  always @(posedge 1, posedge 1'd0) begin
    if (1) begin
      if (id_2) begin
        SystemTFIdentifier(id_1);
      end else begin
        #1{1, 1'b0} = 1;
        SystemTFIdentifier(id_1);
      end
    end
  end
endmodule
