ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ADC_DelSig_V_Ext_CP_Clk.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 64010000 		.text
  20      02006F00 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.ADC_DelSig_V_Ext_CP_Clk_Start,"ax",%progbits
  24              		.align	2
  25              		.global	ADC_DelSig_V_Ext_CP_Clk_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	ADC_DelSig_V_Ext_CP_Clk_Start, %function
  29              	ADC_DelSig_V_Ext_CP_Clk_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_DelSig_V_Ext_CP_Clk.c"
   1:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * File Name: ADC_DelSig_V_Ext_CP_Clk.c
   3:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Version 1.70
   4:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
   5:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
   8:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  10:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  17:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #include "ADC_DelSig_V_Ext_CP_Clk.h"
  19:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  20:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 2


  23:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  27:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  29:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  30:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_Start
  32:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
  34:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  "Start on Reset" option is enabled in the DWR.
  36:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  37:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
  38:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  39:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  40:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
  41:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  42:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  43:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
  44:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_Start(void) 
  45:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
  32              		.loc 1 45 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  46:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     /* Set the bit to enable the clock. */
  47:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     ADC_DelSig_V_Ext_CP_Clk_CLKEN |= ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
  44              		.loc 1 47 0
  45 0004 44F2A233 		movw	r3, #:lower16:1073759138
  46 0008 C4F20003 		movt	r3, #:upper16:1073759138
  47 000c 44F2A232 		movw	r2, #:lower16:1073759138
  48 0010 C4F20002 		movt	r2, #:upper16:1073759138
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00202 		orr	r2, r2, #2
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  48:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
  54              		.loc 1 48 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
  60              		.size	ADC_DelSig_V_Ext_CP_Clk_Start, .-ADC_DelSig_V_Ext_CP_Clk_Start
  61 0026 00BF     		.section	.text.ADC_DelSig_V_Ext_CP_Clk_Stop,"ax",%progbits
  62              		.align	2
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 3


  63              		.global	ADC_DelSig_V_Ext_CP_Clk_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	ADC_DelSig_V_Ext_CP_Clk_Stop, %function
  67              	ADC_DelSig_V_Ext_CP_Clk_Stop:
  68              	.LFB1:
  49:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  50:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  51:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
  52:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_Stop
  53:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
  54:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
  55:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Stops the clock and returns immediately. This API does not require the
  56:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  source clock to be running but may return before the hardware is actually
  57:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  disabled. If the settings of the clock are changed after calling this
  58:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  glitch, use the StopBlock function.
  60:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  61:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
  62:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  63:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  64:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
  65:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  66:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  67:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
  68:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_Stop(void) 
  69:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
  69              		.loc 1 69 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  70:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     /* Clear the bit to disable the clock. */
  71:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     ADC_DelSig_V_Ext_CP_Clk_CLKEN &= ~ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
  81              		.loc 1 71 0
  82 0004 44F2A233 		movw	r3, #:lower16:1073759138
  83 0008 C4F20003 		movt	r3, #:upper16:1073759138
  84 000c 44F2A232 		movw	r2, #:lower16:1073759138
  85 0010 C4F20002 		movt	r2, #:upper16:1073759138
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FD02 		and	r2, r2, #253
  89 001c 1A70     		strb	r2, [r3, #0]
  72:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
  90              		.loc 1 72 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 4


  96              		.size	ADC_DelSig_V_Ext_CP_Clk_Stop, .-ADC_DelSig_V_Ext_CP_Clk_Stop
  97              		.section	.text.ADC_DelSig_V_Ext_CP_Clk_StandbyPower,"ax",%progbits
  98              		.align	2
  99              		.global	ADC_DelSig_V_Ext_CP_Clk_StandbyPower
 100              		.thumb
 101              		.thumb_func
 102              		.type	ADC_DelSig_V_Ext_CP_Clk_StandbyPower, %function
 103              	ADC_DelSig_V_Ext_CP_Clk_StandbyPower:
 104              	.LFB2:
  73:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  74:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
  75:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_StopBlock
  78:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
  79:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
  80:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Note that the source clock must be running or this API will never return as
  84:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  a stopped clock cannot be disabled.
  85:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  86:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
  87:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  88:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  89:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
  90:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
  91:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
  92:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_StopBlock(void) 
  94:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
  95:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     if (ADC_DelSig_V_Ext_CP_Clk_CLKEN & ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK)
  96:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
  97:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
  98:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         uint16 oldDivider;
  99:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 100:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_LD = 0;
 101:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 102:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Clear all the mask bits except ours. */
 103:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if defined(ADC_DelSig_V_Ext_CP_Clk__CFG3)
 104:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_AMASK = ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 105:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_DMASK = 0x00u;
 106:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #else
 107:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_DMASK = ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 108:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_AMASK = 0x00u;
 109:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 110:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 111:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Clear mask of bus clock. */
 112:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 113:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 114:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         oldDivider = CY_GET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR);
 115:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 116:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 117:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 118:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Wait for clock to be disabled */
 119:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 120:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 5


 121:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 122:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Clear the bit to disable the clock. */
 123:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_CLKEN &= ~ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 124:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 125:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 126:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Clear the disable bit */
 127:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CLK_DIST_LD = 0x00u;
 128:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         CY_SET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR, oldDivider);
 129:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 130:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 131:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 132:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 133:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 134:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 135:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_StandbyPower
 136:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 137:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 138:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Sets whether the clock is active in standby mode.
 139:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 140:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 141:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 143:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 144:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 145:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 146:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 147:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_StandbyPower(uint8 state) 
 148:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 105              		.loc 1 148 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
 120 0006 0346     		mov	r3, r0
 121 0008 FB71     		strb	r3, [r7, #7]
 149:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     if(state == 0)
 122              		.loc 1 149 0
 123 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 124 000c 002B     		cmp	r3, #0
 125 000e 0DD1     		bne	.L6
 150:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 151:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_CLKSTBY &= ~ADC_DelSig_V_Ext_CP_Clk_CLKSTBY_MASK;
 126              		.loc 1 151 0
 127 0010 44F2B233 		movw	r3, #:lower16:1073759154
 128 0014 C4F20003 		movt	r3, #:upper16:1073759154
 129 0018 44F2B232 		movw	r2, #:lower16:1073759154
 130 001c C4F20002 		movt	r2, #:upper16:1073759154
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 6


 131 0020 1278     		ldrb	r2, [r2, #0]
 132 0022 D2B2     		uxtb	r2, r2
 133 0024 02F0FD02 		and	r2, r2, #253
 134 0028 1A70     		strb	r2, [r3, #0]
 135 002a 0DE0     		b	.L8
 136              	.L6:
 152:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 153:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     else
 154:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 155:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_CLKSTBY |= ADC_DelSig_V_Ext_CP_Clk_CLKSTBY_MASK;
 137              		.loc 1 155 0
 138 002c 44F2B233 		movw	r3, #:lower16:1073759154
 139 0030 C4F20003 		movt	r3, #:upper16:1073759154
 140 0034 44F2B232 		movw	r2, #:lower16:1073759154
 141 0038 C4F20002 		movt	r2, #:upper16:1073759154
 142 003c 1278     		ldrb	r2, [r2, #0]
 143 003e D2B2     		uxtb	r2, r2
 144 0040 42F00202 		orr	r2, r2, #2
 145 0044 D2B2     		uxtb	r2, r2
 146 0046 1A70     		strb	r2, [r3, #0]
 147              	.L8:
 156:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 157:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 148              		.loc 1 157 0
 149 0048 07F10C07 		add	r7, r7, #12
 150 004c BD46     		mov	sp, r7
 151 004e 80BC     		pop	{r7}
 152 0050 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE2:
 155              		.size	ADC_DelSig_V_Ext_CP_Clk_StandbyPower, .-ADC_DelSig_V_Ext_CP_Clk_StandbyPower
 156 0052 00BF     		.section	.text.ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister,"ax",%progbits
 157              		.align	2
 158              		.global	ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister
 159              		.thumb
 160              		.thumb_func
 161              		.type	ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister, %function
 162              	ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister:
 163              	.LFB3:
 158:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 159:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 160:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 161:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister
 162:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 163:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 164:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 169:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 170:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   zero, the new divide value will take effect at the end of the current clock
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 7


 176:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   cycle.
 177:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 178:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 179:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 180:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 181:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 182:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 164              		.loc 1 183 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 16
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              	.LCFI7:
 170              		.cfi_def_cfa_offset 8
 171 0002 84B0     		sub	sp, sp, #16
 172              	.LCFI8:
 173              		.cfi_def_cfa_offset 24
 174 0004 00AF     		add	r7, sp, #0
 175              		.cfi_offset 14, -4
 176              		.cfi_offset 7, -8
 177              	.LCFI9:
 178              		.cfi_def_cfa_register 7
 179 0006 0246     		mov	r2, r0
 180 0008 0B46     		mov	r3, r1
 181 000a FA80     		strh	r2, [r7, #6]	@ movhi
 182 000c 7B71     		strb	r3, [r7, #5]
 184:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     uint8 enabled;
 185:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 186:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     uint8 currSrc = ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister();
 183              		.loc 1 186 0
 184 000e FFF7FEFF 		bl	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister
 185 0012 0346     		mov	r3, r0
 186 0014 7B73     		strb	r3, [r7, #13]
 187:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     uint16 oldDivider = ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister();
 187              		.loc 1 187 0
 188 0016 FFF7FEFF 		bl	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister
 189 001a 0346     		mov	r3, r0
 190 001c FB81     		strh	r3, [r7, #14]	@ movhi
 188:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 189:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     if (clkDivider != oldDivider)
 191              		.loc 1 189 0
 192 001e FA88     		ldrh	r2, [r7, #6]
 193 0020 FB89     		ldrh	r3, [r7, #14]
 194 0022 9A42     		cmp	r2, r3
 195 0024 00F0B280 		beq	.L21
 190:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 191:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         enabled = ADC_DelSig_V_Ext_CP_Clk_CLKEN & ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 196              		.loc 1 191 0
 197 0028 44F2A233 		movw	r3, #:lower16:1073759138
 198 002c C4F20003 		movt	r3, #:upper16:1073759138
 199 0030 1B78     		ldrb	r3, [r3, #0]
 200 0032 DBB2     		uxtb	r3, r3
 201 0034 03F00203 		and	r3, r3, #2
 202 0038 3B73     		strb	r3, [r7, #12]
 192:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 193:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 8


 203              		.loc 1 193 0
 204 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 205 003c 002B     		cmp	r3, #0
 206 003e 35D1     		bne	.L11
 207 0040 FB89     		ldrh	r3, [r7, #14]
 208 0042 002B     		cmp	r3, #0
 209 0044 02D0     		beq	.L12
 210 0046 FB88     		ldrh	r3, [r7, #6]
 211 0048 002B     		cmp	r3, #0
 212 004a 2FD1     		bne	.L11
 213              	.L12:
 194:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         {
 195:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             if (oldDivider == 0 && clkDivider != 0)
 214              		.loc 1 196 0
 215 004c FB89     		ldrh	r3, [r7, #14]
 216 004e 002B     		cmp	r3, #0
 217 0050 17D1     		bne	.L13
 218 0052 FB88     		ldrh	r3, [r7, #6]
 219 0054 002B     		cmp	r3, #0
 220 0056 14D0     		beq	.L13
 197:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             {
 198:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* divider is ignored while SSS is set.                                     */
 201:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR, clkDivider);
 221              		.loc 1 201 0
 222 0058 44F28403 		movw	r3, #:lower16:1073758340
 223 005c C4F20003 		movt	r3, #:upper16:1073758340
 224 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 225 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 202:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 ADC_DelSig_V_Ext_CP_Clk_MOD_SRC &= ~CYCLK_SSS;
 226              		.loc 1 202 0
 227 0064 44F28603 		movw	r3, #:lower16:1073758342
 228 0068 C4F20003 		movt	r3, #:upper16:1073758342
 229 006c 44F28602 		movw	r2, #:lower16:1073758342
 230 0070 C4F20002 		movt	r2, #:upper16:1073758342
 231 0074 1278     		ldrb	r2, [r2, #0]
 232 0076 D2B2     		uxtb	r2, r2
 233 0078 02F0BF02 		and	r2, r2, #191
 234 007c 1A70     		strb	r2, [r3, #0]
 235              		.loc 1 196 0
 236 007e 00BF     		nop
 237              		.loc 1 193 0
 238 0080 84E0     		b	.L21
 239              	.L13:
 203:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             }
 204:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             else
 205:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             {
 206:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 207:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* it without bothering with the shadow load.                               */
 208:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 ADC_DelSig_V_Ext_CP_Clk_MOD_SRC |= CYCLK_SSS;
 240              		.loc 1 208 0
 241 0082 44F28603 		movw	r3, #:lower16:1073758342
 242 0086 C4F20003 		movt	r3, #:upper16:1073758342
 243 008a 44F28602 		movw	r2, #:lower16:1073758342
 244 008e C4F20002 		movt	r2, #:upper16:1073758342
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 9


 245 0092 1278     		ldrb	r2, [r2, #0]
 246 0094 D2B2     		uxtb	r2, r2
 247 0096 42F04002 		orr	r2, r2, #64
 248 009a D2B2     		uxtb	r2, r2
 249 009c 1A70     		strb	r2, [r3, #0]
 209:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR, clkDivider);
 250              		.loc 1 209 0
 251 009e 44F28403 		movw	r3, #:lower16:1073758340
 252 00a2 C4F20003 		movt	r3, #:upper16:1073758340
 253 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 254 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 255              		.loc 1 193 0
 256 00aa 6FE0     		b	.L21
 257              	.L11:
 210:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             }
 211:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         }
 212:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         else
 213:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         {
 214:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             if (enabled)
 258              		.loc 1 214 0
 259 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 260 00ae 002B     		cmp	r3, #0
 261 00b0 2ED0     		beq	.L15
 215:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             {
 216:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_LD = 0x00u;
 262              		.loc 1 216 0
 263 00b2 44F20103 		movw	r3, #:lower16:1073758209
 264 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 265 00ba 4FF00002 		mov	r2, #0
 266 00be 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 218:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Clear all the mask bits except ours. */
 219:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if defined(ADC_DelSig_V_Ext_CP_Clk__CFG3)
 220:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_AMASK = ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 221:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_DMASK = 0x00u;
 222:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #else
 223:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_DMASK = ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 267              		.loc 1 223 0
 268 00c0 44F21003 		movw	r3, #:lower16:1073758224
 269 00c4 C4F20003 		movt	r3, #:upper16:1073758224
 270 00c8 4FF00202 		mov	r2, #2
 271 00cc 1A70     		strb	r2, [r3, #0]
 224:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_AMASK = 0x00u;
 272              		.loc 1 224 0
 273 00ce 44F21403 		movw	r3, #:lower16:1073758228
 274 00d2 C4F20003 		movt	r3, #:upper16:1073758228
 275 00d6 4FF00002 		mov	r2, #0
 276 00da 1A70     		strb	r2, [r3, #0]
 225:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 226:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Clear mask of bus clock. */
 227:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 277              		.loc 1 227 0
 278 00dc 44F20803 		movw	r3, #:lower16:1073758216
 279 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 280 00e4 44F20802 		movw	r2, #:lower16:1073758216
 281 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 282 00ec 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 10


 283 00ee D2B2     		uxtb	r2, r2
 284 00f0 02F07F02 		and	r2, r2, #127
 285 00f4 1A70     		strb	r2, [r3, #0]
 228:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 229:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 230:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 231:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 232:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 233:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Wait for clock to be disabled */
 234:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 235:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 236:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 237:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 ADC_DelSig_V_Ext_CP_Clk_CLKEN &= ~ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK;
 286              		.loc 1 237 0
 287 00f6 44F2A233 		movw	r3, #:lower16:1073759138
 288 00fa C4F20003 		movt	r3, #:upper16:1073759138
 289 00fe 44F2A232 		movw	r2, #:lower16:1073759138
 290 0102 C4F20002 		movt	r2, #:upper16:1073759138
 291 0106 1278     		ldrb	r2, [r2, #0]
 292 0108 D2B2     		uxtb	r2, r2
 293 010a 02F0FD02 		and	r2, r2, #253
 294 010e 1A70     		strb	r2, [r3, #0]
 295              	.L15:
 238:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 239:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 240:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* Clear the disable bit */
 241:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_LD = 0x00u;
 242:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** #endif
 243:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             }
 244:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 245:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             /* Load divide value. */
 246:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             if (ADC_DelSig_V_Ext_CP_Clk_CLKEN & ADC_DelSig_V_Ext_CP_Clk_CLKEN_MASK)
 296              		.loc 1 246 0
 297 0110 44F2A233 		movw	r3, #:lower16:1073759138
 298 0114 C4F20003 		movt	r3, #:upper16:1073759138
 299 0118 1B78     		ldrb	r3, [r3, #0]
 300 011a DBB2     		uxtb	r3, r3
 301 011c 03F00203 		and	r3, r3, #2
 302 0120 002B     		cmp	r3, #0
 303 0122 1ED0     		beq	.L16
 247:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             {
 248:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 304              		.loc 1 249 0
 305 0124 44F20203 		movw	r3, #:lower16:1073758210
 306 0128 C4F20003 		movt	r3, #:upper16:1073758210
 307 012c FA88     		ldrh	r2, [r7, #6]	@ movhi
 308 012e 1A80     		strh	r2, [r3, #0]	@ movhi
 250:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 251:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 309              		.loc 1 251 0
 310 0130 44F20103 		movw	r3, #:lower16:1073758209
 311 0134 C4F20003 		movt	r3, #:upper16:1073758209
 312 0138 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 313 013a 002A     		cmp	r2, #0
 314 013c 02D0     		beq	.L17
 315 013e 4FF00302 		mov	r2, #3
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 11


 316 0142 01E0     		b	.L18
 317              	.L17:
 318 0144 4FF00102 		mov	r2, #1
 319              	.L18:
 320 0148 1A70     		strb	r2, [r3, #0]
 321              	.L19:
 252:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 322              		.loc 1 252 0
 323 014a 44F20103 		movw	r3, #:lower16:1073758209
 324 014e C4F20003 		movt	r3, #:upper16:1073758209
 325 0152 1B78     		ldrb	r3, [r3, #0]
 326 0154 DBB2     		uxtb	r3, r3
 327 0156 03F00103 		and	r3, r3, #1
 328 015a DBB2     		uxtb	r3, r3
 329 015c 002B     		cmp	r3, #0
 330 015e F4D1     		bne	.L19
 331 0160 05E0     		b	.L20
 332              	.L16:
 253:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             }
 254:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             else
 255:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             {
 256:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 /* If the clock is disabled, set the divider directly */
 257:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR, clkDivider);
 333              		.loc 1 257 0
 334 0162 44F28403 		movw	r3, #:lower16:1073758340
 335 0166 C4F20003 		movt	r3, #:upper16:1073758340
 336 016a FA88     		ldrh	r2, [r7, #6]	@ movhi
 337 016c 1A80     		strh	r2, [r3, #0]	@ movhi
 338              	.L20:
 258:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             }
 259:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 260:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             ADC_DelSig_V_Ext_CP_Clk_CLKEN |= enabled;
 339              		.loc 1 260 0
 340 016e 44F2A233 		movw	r3, #:lower16:1073759138
 341 0172 C4F20003 		movt	r3, #:upper16:1073759138
 342 0176 44F2A232 		movw	r2, #:lower16:1073759138
 343 017a C4F20002 		movt	r2, #:upper16:1073759138
 344 017e 1278     		ldrb	r2, [r2, #0]
 345 0180 D1B2     		uxtb	r1, r2
 346 0182 3A7B     		ldrb	r2, [r7, #12]
 347 0184 41EA0202 		orr	r2, r1, r2
 348 0188 D2B2     		uxtb	r2, r2
 349 018a 1A70     		strb	r2, [r3, #0]
 350              	.L21:
 261:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         }
 262:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 263:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 351              		.loc 1 263 0
 352 018c 07F11007 		add	r7, r7, #16
 353 0190 BD46     		mov	sp, r7
 354 0192 80BD     		pop	{r7, pc}
 355              		.cfi_endproc
 356              	.LFE3:
 357              		.size	ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister, .-ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister
 358              		.section	.text.ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister,"ax",%progbits
 359              		.align	2
 360              		.global	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 12


 361              		.thumb
 362              		.thumb_func
 363              		.type	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister, %function
 364              	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister:
 365              	.LFB4:
 264:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 265:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 266:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 267:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister
 268:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 269:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 270:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Gets the clock divider register value.
 271:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 272:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 273:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 274:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 275:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 276:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  divide by 2, the return value will be 1.
 278:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 279:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 280:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** uint16 ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister(void) 
 281:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 366              		.loc 1 281 0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 1, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 371 0000 80B4     		push	{r7}
 372              	.LCFI10:
 373              		.cfi_def_cfa_offset 4
 374 0002 00AF     		add	r7, sp, #0
 375              		.cfi_offset 7, -4
 376              	.LCFI11:
 377              		.cfi_def_cfa_register 7
 282:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     return CY_GET_REG16(ADC_DelSig_V_Ext_CP_Clk_DIV_PTR);
 378              		.loc 1 282 0
 379 0004 44F28403 		movw	r3, #:lower16:1073758340
 380 0008 C4F20003 		movt	r3, #:upper16:1073758340
 381 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 382 000e 9BB2     		uxth	r3, r3
 283:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 383              		.loc 1 283 0
 384 0010 1846     		mov	r0, r3
 385 0012 BD46     		mov	sp, r7
 386 0014 80BC     		pop	{r7}
 387 0016 7047     		bx	lr
 388              		.cfi_endproc
 389              	.LFE4:
 390              		.size	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister, .-ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister
 391              		.section	.text.ADC_DelSig_V_Ext_CP_Clk_SetModeRegister,"ax",%progbits
 392              		.align	2
 393              		.global	ADC_DelSig_V_Ext_CP_Clk_SetModeRegister
 394              		.thumb
 395              		.thumb_func
 396              		.type	ADC_DelSig_V_Ext_CP_Clk_SetModeRegister, %function
 397              	ADC_DelSig_V_Ext_CP_Clk_SetModeRegister:
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 13


 398              	.LFB5:
 284:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 285:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 286:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 287:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_SetModeRegister
 288:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 289:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 290:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  disabled before changing the mode.
 294:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 295:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 296:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 occur when the divider count reaches half of the divide
 300:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 value.
 301:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 is asserted for approximately half of its period. When
 303:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 disabled, the output clock is asserted for one period of the
 304:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 source clock.
 305:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 be enabled for all synchronous clocks.
 307:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 310:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 311:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 312:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 313:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 314:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_SetModeRegister(uint8 clkMode) 
 315:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 399              		.loc 1 315 0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 8
 402              		@ frame_needed = 1, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 404 0000 80B4     		push	{r7}
 405              	.LCFI12:
 406              		.cfi_def_cfa_offset 4
 407 0002 83B0     		sub	sp, sp, #12
 408              	.LCFI13:
 409              		.cfi_def_cfa_offset 16
 410 0004 00AF     		add	r7, sp, #0
 411              		.cfi_offset 7, -4
 412              	.LCFI14:
 413              		.cfi_def_cfa_register 7
 414 0006 0346     		mov	r3, r0
 415 0008 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     ADC_DelSig_V_Ext_CP_Clk_MOD_SRC |= clkMode & ADC_DelSig_V_Ext_CP_Clk_MODE_MASK;
 416              		.loc 1 316 0
 417 000a 44F28603 		movw	r3, #:lower16:1073758342
 418 000e C4F20003 		movt	r3, #:upper16:1073758342
 419 0012 44F28602 		movw	r2, #:lower16:1073758342
 420 0016 C4F20002 		movt	r2, #:upper16:1073758342
 421 001a 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 14


 422 001c D1B2     		uxtb	r1, r2
 423 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 424 0020 02F0F802 		and	r2, r2, #248
 425 0024 41EA0202 		orr	r2, r1, r2
 426 0028 D2B2     		uxtb	r2, r2
 427 002a 1A70     		strb	r2, [r3, #0]
 317:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 428              		.loc 1 317 0
 429 002c 07F10C07 		add	r7, r7, #12
 430 0030 BD46     		mov	sp, r7
 431 0032 80BC     		pop	{r7}
 432 0034 7047     		bx	lr
 433              		.cfi_endproc
 434              	.LFE5:
 435              		.size	ADC_DelSig_V_Ext_CP_Clk_SetModeRegister, .-ADC_DelSig_V_Ext_CP_Clk_SetModeRegister
 436 0036 00BF     		.section	.text.ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister,"ax",%progbits
 437              		.align	2
 438              		.global	ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister
 439              		.thumb
 440              		.thumb_func
 441              		.type	ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister, %function
 442              	ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister:
 443              	.LFB6:
 318:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 319:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 320:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister
 322:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 323:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 324:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Clears flags that control the operating mode of the clock. This function
 325:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  disabled before changing the mode.
 328:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 329:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 330:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 331:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 occur when the divider count reaches half of the divide
 334:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 value.
 335:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 is asserted for approximately half of its period. When
 337:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 disabled, the output clock is asserted for one period of the
 338:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 source clock.
 339:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *                 be enabled for all synchronous clocks.
 341:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 344:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 345:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 346:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 347:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 348:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister(uint8 clkMode) 
 349:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 444              		.loc 1 349 0
 445              		.cfi_startproc
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 15


 446              		@ args = 0, pretend = 0, frame = 8
 447              		@ frame_needed = 1, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 449 0000 80B4     		push	{r7}
 450              	.LCFI15:
 451              		.cfi_def_cfa_offset 4
 452 0002 83B0     		sub	sp, sp, #12
 453              	.LCFI16:
 454              		.cfi_def_cfa_offset 16
 455 0004 00AF     		add	r7, sp, #0
 456              		.cfi_offset 7, -4
 457              	.LCFI17:
 458              		.cfi_def_cfa_register 7
 459 0006 0346     		mov	r3, r0
 460 0008 FB71     		strb	r3, [r7, #7]
 350:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     ADC_DelSig_V_Ext_CP_Clk_MOD_SRC &= ~clkMode | ~ADC_DelSig_V_Ext_CP_Clk_MODE_MASK;
 461              		.loc 1 350 0
 462 000a 44F28603 		movw	r3, #:lower16:1073758342
 463 000e C4F20003 		movt	r3, #:upper16:1073758342
 464 0012 44F28602 		movw	r2, #:lower16:1073758342
 465 0016 C4F20002 		movt	r2, #:upper16:1073758342
 466 001a 1278     		ldrb	r2, [r2, #0]
 467 001c D1B2     		uxtb	r1, r2
 468 001e FA79     		ldrb	r2, [r7, #7]
 469 0020 6FEA0202 		mvn	r2, r2
 470 0024 D2B2     		uxtb	r2, r2
 471 0026 42F00702 		orr	r2, r2, #7
 472 002a D2B2     		uxtb	r2, r2
 473 002c 01EA0202 		and	r2, r1, r2
 474 0030 D2B2     		uxtb	r2, r2
 475 0032 1A70     		strb	r2, [r3, #0]
 351:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 476              		.loc 1 351 0
 477 0034 07F10C07 		add	r7, r7, #12
 478 0038 BD46     		mov	sp, r7
 479 003a 80BC     		pop	{r7}
 480 003c 7047     		bx	lr
 481              		.cfi_endproc
 482              	.LFE6:
 483              		.size	ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister, .-ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister
 484 003e 00BF     		.section	.text.ADC_DelSig_V_Ext_CP_Clk_GetModeRegister,"ax",%progbits
 485              		.align	2
 486              		.global	ADC_DelSig_V_Ext_CP_Clk_GetModeRegister
 487              		.thumb
 488              		.thumb_func
 489              		.type	ADC_DelSig_V_Ext_CP_Clk_GetModeRegister, %function
 490              	ADC_DelSig_V_Ext_CP_Clk_GetModeRegister:
 491              	.LFB7:
 352:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 353:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 354:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 355:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_GetModeRegister
 356:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 357:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 358:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Gets the clock mode register value.
 359:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 360:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 16


 361:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 362:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 363:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 367:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 368:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** uint8 ADC_DelSig_V_Ext_CP_Clk_GetModeRegister(void) 
 369:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 492              		.loc 1 369 0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 0000 80B4     		push	{r7}
 498              	.LCFI18:
 499              		.cfi_def_cfa_offset 4
 500 0002 00AF     		add	r7, sp, #0
 501              		.cfi_offset 7, -4
 502              	.LCFI19:
 503              		.cfi_def_cfa_register 7
 370:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     return ADC_DelSig_V_Ext_CP_Clk_MOD_SRC & ADC_DelSig_V_Ext_CP_Clk_MODE_MASK;
 504              		.loc 1 370 0
 505 0004 44F28603 		movw	r3, #:lower16:1073758342
 506 0008 C4F20003 		movt	r3, #:upper16:1073758342
 507 000c 1B78     		ldrb	r3, [r3, #0]
 508 000e DBB2     		uxtb	r3, r3
 509 0010 03F0F803 		and	r3, r3, #248
 371:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 510              		.loc 1 371 0
 511 0014 1846     		mov	r0, r3
 512 0016 BD46     		mov	sp, r7
 513 0018 80BC     		pop	{r7}
 514 001a 7047     		bx	lr
 515              		.cfi_endproc
 516              	.LFE7:
 517              		.size	ADC_DelSig_V_Ext_CP_Clk_GetModeRegister, .-ADC_DelSig_V_Ext_CP_Clk_GetModeRegister
 518              		.section	.text.ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister,"ax",%progbits
 519              		.align	2
 520              		.global	ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister
 521              		.thumb
 522              		.thumb_func
 523              		.type	ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister, %function
 524              	ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister:
 525              	.LFB8:
 372:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 373:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 374:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister
 376:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 377:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  changing the source. The old and new clock sources must be running.
 380:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 381:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 382:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 383:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   following input sources:
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 17


 384:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_IMO
 386:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_XTALM
 387:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_ILO
 388:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_PLL
 389:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_XTALK
 390:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details on clock sources.
 393:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 394:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 395:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 396:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 397:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 398:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** void ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister(uint8 clkSource) 
 399:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 526              		.loc 1 399 0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 16
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530 0000 80B5     		push	{r7, lr}
 531              	.LCFI20:
 532              		.cfi_def_cfa_offset 8
 533 0002 84B0     		sub	sp, sp, #16
 534              	.LCFI21:
 535              		.cfi_def_cfa_offset 24
 536 0004 00AF     		add	r7, sp, #0
 537              		.cfi_offset 14, -4
 538              		.cfi_offset 7, -8
 539              	.LCFI22:
 540              		.cfi_def_cfa_register 7
 541 0006 0346     		mov	r3, r0
 542 0008 FB71     		strb	r3, [r7, #7]
 400:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     uint16 currDiv = ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister();
 543              		.loc 1 400 0
 544 000a FFF7FEFF 		bl	ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister
 545 000e 0346     		mov	r3, r0
 546 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 401:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     uint8 oldSrc = ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister();
 547              		.loc 1 401 0
 548 0012 FFF7FEFF 		bl	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister
 549 0016 0346     		mov	r3, r0
 550 0018 FB73     		strb	r3, [r7, #15]
 402:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 403:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 551              		.loc 1 403 0
 552 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 553 001c 002B     		cmp	r3, #0
 554 001e 25D0     		beq	.L31
 555 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 556 0022 002B     		cmp	r3, #0
 557 0024 22D1     		bne	.L31
 558 0026 BB89     		ldrh	r3, [r7, #12]
 559 0028 002B     		cmp	r3, #0
 560 002a 1FD1     		bne	.L31
 404:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 405:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 18


 406:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* then set the source so we are consistent.                                */
 407:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_MOD_SRC |= CYCLK_SSS;
 561              		.loc 1 407 0
 562 002c 44F28603 		movw	r3, #:lower16:1073758342
 563 0030 C4F20003 		movt	r3, #:upper16:1073758342
 564 0034 44F28602 		movw	r2, #:lower16:1073758342
 565 0038 C4F20002 		movt	r2, #:upper16:1073758342
 566 003c 1278     		ldrb	r2, [r2, #0]
 567 003e D2B2     		uxtb	r2, r2
 568 0040 42F04002 		orr	r2, r2, #64
 569 0044 D2B2     		uxtb	r2, r2
 570 0046 1A70     		strb	r2, [r3, #0]
 408:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_MOD_SRC =
 571              		.loc 1 408 0
 572 0048 44F28603 		movw	r3, #:lower16:1073758342
 573 004c C4F20003 		movt	r3, #:upper16:1073758342
 409:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             (ADC_DelSig_V_Ext_CP_Clk_MOD_SRC & ~ADC_DelSig_V_Ext_CP_Clk_SRC_SEL_MSK) | clkSource;
 574              		.loc 1 409 0
 575 0050 44F28602 		movw	r2, #:lower16:1073758342
 576 0054 C4F20002 		movt	r2, #:upper16:1073758342
 577 0058 1278     		ldrb	r2, [r2, #0]
 578 005a D2B2     		uxtb	r2, r2
 579              		.loc 1 408 0
 580 005c 02F0F802 		and	r2, r2, #248
 581 0060 F979     		ldrb	r1, [r7, #7]
 582 0062 42EA0102 		orr	r2, r2, r1
 583 0066 D2B2     		uxtb	r2, r2
 584 0068 1A70     		strb	r2, [r3, #0]
 585              		.loc 1 403 0
 586 006a 38E0     		b	.L34
 587              	.L31:
 410:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 411:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 588              		.loc 1 411 0
 589 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 590 006e 002B     		cmp	r3, #0
 591 0070 24D1     		bne	.L33
 592 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 593 0074 002B     		cmp	r3, #0
 594 0076 21D0     		beq	.L33
 595 0078 BB89     		ldrh	r3, [r7, #12]
 596 007a 002B     		cmp	r3, #0
 597 007c 1ED1     		bne	.L33
 412:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 413:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         /* lock when we clear SSS.                                                  */
 415:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_MOD_SRC =
 598              		.loc 1 415 0
 599 007e 44F28603 		movw	r3, #:lower16:1073758342
 600 0082 C4F20003 		movt	r3, #:upper16:1073758342
 416:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             (ADC_DelSig_V_Ext_CP_Clk_MOD_SRC & ~ADC_DelSig_V_Ext_CP_Clk_SRC_SEL_MSK) | clkSource;
 601              		.loc 1 416 0
 602 0086 44F28602 		movw	r2, #:lower16:1073758342
 603 008a C4F20002 		movt	r2, #:upper16:1073758342
 604 008e 1278     		ldrb	r2, [r2, #0]
 605 0090 D2B2     		uxtb	r2, r2
 606              		.loc 1 415 0
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 19


 607 0092 02F0F802 		and	r2, r2, #248
 608 0096 F979     		ldrb	r1, [r7, #7]
 609 0098 42EA0102 		orr	r2, r2, r1
 610 009c D2B2     		uxtb	r2, r2
 611 009e 1A70     		strb	r2, [r3, #0]
 417:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_MOD_SRC &= ~CYCLK_SSS;
 612              		.loc 1 417 0
 613 00a0 44F28603 		movw	r3, #:lower16:1073758342
 614 00a4 C4F20003 		movt	r3, #:upper16:1073758342
 615 00a8 44F28602 		movw	r2, #:lower16:1073758342
 616 00ac C4F20002 		movt	r2, #:upper16:1073758342
 617 00b0 1278     		ldrb	r2, [r2, #0]
 618 00b2 D2B2     		uxtb	r2, r2
 619 00b4 02F0BF02 		and	r2, r2, #191
 620 00b8 1A70     		strb	r2, [r3, #0]
 621              		.loc 1 411 0
 622 00ba 10E0     		b	.L34
 623              	.L33:
 418:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 419:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     else
 420:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     {
 421:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****         ADC_DelSig_V_Ext_CP_Clk_MOD_SRC =
 624              		.loc 1 421 0
 625 00bc 44F28603 		movw	r3, #:lower16:1073758342
 626 00c0 C4F20003 		movt	r3, #:upper16:1073758342
 422:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****             (ADC_DelSig_V_Ext_CP_Clk_MOD_SRC & ~ADC_DelSig_V_Ext_CP_Clk_SRC_SEL_MSK) | clkSource;
 627              		.loc 1 422 0
 628 00c4 44F28602 		movw	r2, #:lower16:1073758342
 629 00c8 C4F20002 		movt	r2, #:upper16:1073758342
 630 00cc 1278     		ldrb	r2, [r2, #0]
 631 00ce D2B2     		uxtb	r2, r2
 632              		.loc 1 421 0
 633 00d0 02F0F802 		and	r2, r2, #248
 634 00d4 F979     		ldrb	r1, [r7, #7]
 635 00d6 42EA0102 		orr	r2, r2, r1
 636 00da D2B2     		uxtb	r2, r2
 637 00dc 1A70     		strb	r2, [r3, #0]
 638              	.L34:
 423:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     }
 424:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 639              		.loc 1 424 0
 640 00de 07F11007 		add	r7, r7, #16
 641 00e2 BD46     		mov	sp, r7
 642 00e4 80BD     		pop	{r7, pc}
 643              		.cfi_endproc
 644              	.LFE8:
 645              		.size	ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister, .-ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister
 646 00e6 00BF     		.section	.text.ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister,"ax",%progbits
 647              		.align	2
 648              		.global	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister
 649              		.thumb
 650              		.thumb_func
 651              		.type	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister, %function
 652              	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister:
 653              	.LFB9:
 425:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
 426:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** 
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 20


 427:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** /*******************************************************************************
 428:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Function Name: ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister
 429:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** ********************************************************************************
 430:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Summary:
 431:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  Gets the input source of the clock.
 432:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 433:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Parameters:
 434:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  void
 435:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 436:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** * Returns:
 437:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *  The input source of the clock. See SetSourceRegister for details.
 438:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *
 439:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** *******************************************************************************/
 440:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** uint8 ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister(void) 
 441:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** {
 654              		.loc 1 441 0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 1, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 659 0000 80B4     		push	{r7}
 660              	.LCFI23:
 661              		.cfi_def_cfa_offset 4
 662 0002 00AF     		add	r7, sp, #0
 663              		.cfi_offset 7, -4
 664              	.LCFI24:
 665              		.cfi_def_cfa_register 7
 442:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c ****     return ADC_DelSig_V_Ext_CP_Clk_MOD_SRC & ADC_DelSig_V_Ext_CP_Clk_SRC_SEL_MSK;
 666              		.loc 1 442 0
 667 0004 44F28603 		movw	r3, #:lower16:1073758342
 668 0008 C4F20003 		movt	r3, #:upper16:1073758342
 669 000c 1B78     		ldrb	r3, [r3, #0]
 670 000e DBB2     		uxtb	r3, r3
 671 0010 03F00703 		and	r3, r3, #7
 443:.\Generated_Source\PSoC5/ADC_DelSig_V_Ext_CP_Clk.c **** }
 672              		.loc 1 443 0
 673 0014 1846     		mov	r0, r3
 674 0016 BD46     		mov	sp, r7
 675 0018 80BC     		pop	{r7}
 676 001a 7047     		bx	lr
 677              		.cfi_endproc
 678              	.LFE9:
 679              		.size	ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister, .-ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister
 680              		.text
 681              	.Letext0:
 682              		.section	.debug_loc,"",%progbits
 683              	.Ldebug_loc0:
 684              	.LLST0:
 685 0000 00000000 		.4byte	.LFB0
 686 0004 02000000 		.4byte	.LCFI0
 687 0008 0100     		.2byte	0x1
 688 000a 5D       		.byte	0x5d
 689 000b 02000000 		.4byte	.LCFI0
 690 000f 04000000 		.4byte	.LCFI1
 691 0013 0200     		.2byte	0x2
 692 0015 7D       		.byte	0x7d
 693 0016 04       		.sleb128 4
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 21


 694 0017 04000000 		.4byte	.LCFI1
 695 001b 26000000 		.4byte	.LFE0
 696 001f 0200     		.2byte	0x2
 697 0021 77       		.byte	0x77
 698 0022 04       		.sleb128 4
 699 0023 00000000 		.4byte	0x0
 700 0027 00000000 		.4byte	0x0
 701              	.LLST1:
 702 002b 00000000 		.4byte	.LFB1
 703 002f 02000000 		.4byte	.LCFI2
 704 0033 0100     		.2byte	0x1
 705 0035 5D       		.byte	0x5d
 706 0036 02000000 		.4byte	.LCFI2
 707 003a 04000000 		.4byte	.LCFI3
 708 003e 0200     		.2byte	0x2
 709 0040 7D       		.byte	0x7d
 710 0041 04       		.sleb128 4
 711 0042 04000000 		.4byte	.LCFI3
 712 0046 24000000 		.4byte	.LFE1
 713 004a 0200     		.2byte	0x2
 714 004c 77       		.byte	0x77
 715 004d 04       		.sleb128 4
 716 004e 00000000 		.4byte	0x0
 717 0052 00000000 		.4byte	0x0
 718              	.LLST2:
 719 0056 00000000 		.4byte	.LFB2
 720 005a 02000000 		.4byte	.LCFI4
 721 005e 0100     		.2byte	0x1
 722 0060 5D       		.byte	0x5d
 723 0061 02000000 		.4byte	.LCFI4
 724 0065 04000000 		.4byte	.LCFI5
 725 0069 0200     		.2byte	0x2
 726 006b 7D       		.byte	0x7d
 727 006c 04       		.sleb128 4
 728 006d 04000000 		.4byte	.LCFI5
 729 0071 06000000 		.4byte	.LCFI6
 730 0075 0200     		.2byte	0x2
 731 0077 7D       		.byte	0x7d
 732 0078 10       		.sleb128 16
 733 0079 06000000 		.4byte	.LCFI6
 734 007d 52000000 		.4byte	.LFE2
 735 0081 0200     		.2byte	0x2
 736 0083 77       		.byte	0x77
 737 0084 10       		.sleb128 16
 738 0085 00000000 		.4byte	0x0
 739 0089 00000000 		.4byte	0x0
 740              	.LLST3:
 741 008d 00000000 		.4byte	.LFB3
 742 0091 02000000 		.4byte	.LCFI7
 743 0095 0100     		.2byte	0x1
 744 0097 5D       		.byte	0x5d
 745 0098 02000000 		.4byte	.LCFI7
 746 009c 04000000 		.4byte	.LCFI8
 747 00a0 0200     		.2byte	0x2
 748 00a2 7D       		.byte	0x7d
 749 00a3 08       		.sleb128 8
 750 00a4 04000000 		.4byte	.LCFI8
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 22


 751 00a8 06000000 		.4byte	.LCFI9
 752 00ac 0200     		.2byte	0x2
 753 00ae 7D       		.byte	0x7d
 754 00af 18       		.sleb128 24
 755 00b0 06000000 		.4byte	.LCFI9
 756 00b4 94010000 		.4byte	.LFE3
 757 00b8 0200     		.2byte	0x2
 758 00ba 77       		.byte	0x77
 759 00bb 18       		.sleb128 24
 760 00bc 00000000 		.4byte	0x0
 761 00c0 00000000 		.4byte	0x0
 762              	.LLST4:
 763 00c4 00000000 		.4byte	.LFB4
 764 00c8 02000000 		.4byte	.LCFI10
 765 00cc 0100     		.2byte	0x1
 766 00ce 5D       		.byte	0x5d
 767 00cf 02000000 		.4byte	.LCFI10
 768 00d3 04000000 		.4byte	.LCFI11
 769 00d7 0200     		.2byte	0x2
 770 00d9 7D       		.byte	0x7d
 771 00da 04       		.sleb128 4
 772 00db 04000000 		.4byte	.LCFI11
 773 00df 18000000 		.4byte	.LFE4
 774 00e3 0200     		.2byte	0x2
 775 00e5 77       		.byte	0x77
 776 00e6 04       		.sleb128 4
 777 00e7 00000000 		.4byte	0x0
 778 00eb 00000000 		.4byte	0x0
 779              	.LLST5:
 780 00ef 00000000 		.4byte	.LFB5
 781 00f3 02000000 		.4byte	.LCFI12
 782 00f7 0100     		.2byte	0x1
 783 00f9 5D       		.byte	0x5d
 784 00fa 02000000 		.4byte	.LCFI12
 785 00fe 04000000 		.4byte	.LCFI13
 786 0102 0200     		.2byte	0x2
 787 0104 7D       		.byte	0x7d
 788 0105 04       		.sleb128 4
 789 0106 04000000 		.4byte	.LCFI13
 790 010a 06000000 		.4byte	.LCFI14
 791 010e 0200     		.2byte	0x2
 792 0110 7D       		.byte	0x7d
 793 0111 10       		.sleb128 16
 794 0112 06000000 		.4byte	.LCFI14
 795 0116 36000000 		.4byte	.LFE5
 796 011a 0200     		.2byte	0x2
 797 011c 77       		.byte	0x77
 798 011d 10       		.sleb128 16
 799 011e 00000000 		.4byte	0x0
 800 0122 00000000 		.4byte	0x0
 801              	.LLST6:
 802 0126 00000000 		.4byte	.LFB6
 803 012a 02000000 		.4byte	.LCFI15
 804 012e 0100     		.2byte	0x1
 805 0130 5D       		.byte	0x5d
 806 0131 02000000 		.4byte	.LCFI15
 807 0135 04000000 		.4byte	.LCFI16
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 23


 808 0139 0200     		.2byte	0x2
 809 013b 7D       		.byte	0x7d
 810 013c 04       		.sleb128 4
 811 013d 04000000 		.4byte	.LCFI16
 812 0141 06000000 		.4byte	.LCFI17
 813 0145 0200     		.2byte	0x2
 814 0147 7D       		.byte	0x7d
 815 0148 10       		.sleb128 16
 816 0149 06000000 		.4byte	.LCFI17
 817 014d 3E000000 		.4byte	.LFE6
 818 0151 0200     		.2byte	0x2
 819 0153 77       		.byte	0x77
 820 0154 10       		.sleb128 16
 821 0155 00000000 		.4byte	0x0
 822 0159 00000000 		.4byte	0x0
 823              	.LLST7:
 824 015d 00000000 		.4byte	.LFB7
 825 0161 02000000 		.4byte	.LCFI18
 826 0165 0100     		.2byte	0x1
 827 0167 5D       		.byte	0x5d
 828 0168 02000000 		.4byte	.LCFI18
 829 016c 04000000 		.4byte	.LCFI19
 830 0170 0200     		.2byte	0x2
 831 0172 7D       		.byte	0x7d
 832 0173 04       		.sleb128 4
 833 0174 04000000 		.4byte	.LCFI19
 834 0178 1C000000 		.4byte	.LFE7
 835 017c 0200     		.2byte	0x2
 836 017e 77       		.byte	0x77
 837 017f 04       		.sleb128 4
 838 0180 00000000 		.4byte	0x0
 839 0184 00000000 		.4byte	0x0
 840              	.LLST8:
 841 0188 00000000 		.4byte	.LFB8
 842 018c 02000000 		.4byte	.LCFI20
 843 0190 0100     		.2byte	0x1
 844 0192 5D       		.byte	0x5d
 845 0193 02000000 		.4byte	.LCFI20
 846 0197 04000000 		.4byte	.LCFI21
 847 019b 0200     		.2byte	0x2
 848 019d 7D       		.byte	0x7d
 849 019e 08       		.sleb128 8
 850 019f 04000000 		.4byte	.LCFI21
 851 01a3 06000000 		.4byte	.LCFI22
 852 01a7 0200     		.2byte	0x2
 853 01a9 7D       		.byte	0x7d
 854 01aa 18       		.sleb128 24
 855 01ab 06000000 		.4byte	.LCFI22
 856 01af E6000000 		.4byte	.LFE8
 857 01b3 0200     		.2byte	0x2
 858 01b5 77       		.byte	0x77
 859 01b6 18       		.sleb128 24
 860 01b7 00000000 		.4byte	0x0
 861 01bb 00000000 		.4byte	0x0
 862              	.LLST9:
 863 01bf 00000000 		.4byte	.LFB9
 864 01c3 02000000 		.4byte	.LCFI23
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 24


 865 01c7 0100     		.2byte	0x1
 866 01c9 5D       		.byte	0x5d
 867 01ca 02000000 		.4byte	.LCFI23
 868 01ce 04000000 		.4byte	.LCFI24
 869 01d2 0200     		.2byte	0x2
 870 01d4 7D       		.byte	0x7d
 871 01d5 04       		.sleb128 4
 872 01d6 04000000 		.4byte	.LCFI24
 873 01da 1C000000 		.4byte	.LFE9
 874 01de 0200     		.2byte	0x2
 875 01e0 77       		.byte	0x77
 876 01e1 04       		.sleb128 4
 877 01e2 00000000 		.4byte	0x0
 878 01e6 00000000 		.4byte	0x0
 879              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 880              		.section	.debug_info
 881 0000 33020000 		.4byte	0x233
 882 0004 0200     		.2byte	0x2
 883 0006 00000000 		.4byte	.Ldebug_abbrev0
 884 000a 04       		.byte	0x4
 885 000b 01       		.uleb128 0x1
 886 000c 1A020000 		.4byte	.LASF34
 887 0010 01       		.byte	0x1
 888 0011 4A000000 		.4byte	.LASF35
 889 0015 7F010000 		.4byte	.LASF36
 890 0019 00000000 		.4byte	0x0
 891 001d 00000000 		.4byte	0x0
 892 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 893 0025 00000000 		.4byte	.Ldebug_line0
 894 0029 02       		.uleb128 0x2
 895 002a 01       		.byte	0x1
 896 002b 06       		.byte	0x6
 897 002c CF020000 		.4byte	.LASF0
 898 0030 02       		.uleb128 0x2
 899 0031 01       		.byte	0x1
 900 0032 08       		.byte	0x8
 901 0033 1B010000 		.4byte	.LASF1
 902 0037 02       		.uleb128 0x2
 903 0038 02       		.byte	0x2
 904 0039 05       		.byte	0x5
 905 003a 5D020000 		.4byte	.LASF2
 906 003e 02       		.uleb128 0x2
 907 003f 02       		.byte	0x2
 908 0040 07       		.byte	0x7
 909 0041 43010000 		.4byte	.LASF3
 910 0045 02       		.uleb128 0x2
 911 0046 04       		.byte	0x4
 912 0047 05       		.byte	0x5
 913 0048 BC020000 		.4byte	.LASF4
 914 004c 02       		.uleb128 0x2
 915 004d 04       		.byte	0x4
 916 004e 07       		.byte	0x7
 917 004f 31010000 		.4byte	.LASF5
 918 0053 02       		.uleb128 0x2
 919 0054 08       		.byte	0x8
 920 0055 05       		.byte	0x5
 921 0056 00000000 		.4byte	.LASF6
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 25


 922 005a 02       		.uleb128 0x2
 923 005b 08       		.byte	0x8
 924 005c 07       		.byte	0x7
 925 005d D8010000 		.4byte	.LASF7
 926 0061 03       		.uleb128 0x3
 927 0062 04       		.byte	0x4
 928 0063 05       		.byte	0x5
 929 0064 696E7400 		.ascii	"int\000"
 930 0068 02       		.uleb128 0x2
 931 0069 04       		.byte	0x4
 932 006a 07       		.byte	0x7
 933 006b C3010000 		.4byte	.LASF8
 934 006f 04       		.uleb128 0x4
 935 0070 8C020000 		.4byte	.LASF9
 936 0074 02       		.byte	0x2
 937 0075 4C       		.byte	0x4c
 938 0076 30000000 		.4byte	0x30
 939 007a 04       		.uleb128 0x4
 940 007b 70010000 		.4byte	.LASF10
 941 007f 02       		.byte	0x2
 942 0080 4D       		.byte	0x4d
 943 0081 3E000000 		.4byte	0x3e
 944 0085 02       		.uleb128 0x2
 945 0086 04       		.byte	0x4
 946 0087 04       		.byte	0x4
 947 0088 15010000 		.4byte	.LASF11
 948 008c 02       		.uleb128 0x2
 949 008d 08       		.byte	0x8
 950 008e 04       		.byte	0x4
 951 008f 61010000 		.4byte	.LASF12
 952 0093 02       		.uleb128 0x2
 953 0094 01       		.byte	0x1
 954 0095 08       		.byte	0x8
 955 0096 26020000 		.4byte	.LASF13
 956 009a 05       		.uleb128 0x5
 957 009b 01       		.byte	0x1
 958 009c 7D000000 		.4byte	.LASF14
 959 00a0 01       		.byte	0x1
 960 00a1 2C       		.byte	0x2c
 961 00a2 01       		.byte	0x1
 962 00a3 00000000 		.4byte	.LFB0
 963 00a7 26000000 		.4byte	.LFE0
 964 00ab 00000000 		.4byte	.LLST0
 965 00af 05       		.uleb128 0x5
 966 00b0 01       		.byte	0x1
 967 00b1 DB020000 		.4byte	.LASF15
 968 00b5 01       		.byte	0x1
 969 00b6 44       		.byte	0x44
 970 00b7 01       		.byte	0x1
 971 00b8 00000000 		.4byte	.LFB1
 972 00bc 24000000 		.4byte	.LFE1
 973 00c0 2B000000 		.4byte	.LLST1
 974 00c4 06       		.uleb128 0x6
 975 00c5 01       		.byte	0x1
 976 00c6 67020000 		.4byte	.LASF16
 977 00ca 01       		.byte	0x1
 978 00cb 93       		.byte	0x93
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 26


 979 00cc 01       		.byte	0x1
 980 00cd 00000000 		.4byte	.LFB2
 981 00d1 52000000 		.4byte	.LFE2
 982 00d5 56000000 		.4byte	.LLST2
 983 00d9 EC000000 		.4byte	0xec
 984 00dd 07       		.uleb128 0x7
 985 00de 39000000 		.4byte	.LASF18
 986 00e2 01       		.byte	0x1
 987 00e3 93       		.byte	0x93
 988 00e4 6F000000 		.4byte	0x6f
 989 00e8 02       		.byte	0x2
 990 00e9 91       		.byte	0x91
 991 00ea 77       		.sleb128 -9
 992 00eb 00       		.byte	0x0
 993 00ec 06       		.uleb128 0x6
 994 00ed 01       		.byte	0x1
 995 00ee 0E000000 		.4byte	.LASF17
 996 00f2 01       		.byte	0x1
 997 00f3 B6       		.byte	0xb6
 998 00f4 01       		.byte	0x1
 999 00f5 00000000 		.4byte	.LFB3
 1000 00f9 94010000 		.4byte	.LFE3
 1001 00fd 8D000000 		.4byte	.LLST3
 1002 0101 4C010000 		.4byte	0x14c
 1003 0105 07       		.uleb128 0x7
 1004 0106 56010000 		.4byte	.LASF19
 1005 010a 01       		.byte	0x1
 1006 010b B6       		.byte	0xb6
 1007 010c 7A000000 		.4byte	0x7a
 1008 0110 02       		.byte	0x2
 1009 0111 91       		.byte	0x91
 1010 0112 6E       		.sleb128 -18
 1011 0113 07       		.uleb128 0x7
 1012 0114 68010000 		.4byte	.LASF20
 1013 0118 01       		.byte	0x1
 1014 0119 B6       		.byte	0xb6
 1015 011a 6F000000 		.4byte	0x6f
 1016 011e 02       		.byte	0x2
 1017 011f 91       		.byte	0x91
 1018 0120 6D       		.sleb128 -19
 1019 0121 08       		.uleb128 0x8
 1020 0122 29010000 		.4byte	.LASF21
 1021 0126 01       		.byte	0x1
 1022 0127 B8       		.byte	0xb8
 1023 0128 6F000000 		.4byte	0x6f
 1024 012c 02       		.byte	0x2
 1025 012d 91       		.byte	0x91
 1026 012e 74       		.sleb128 -12
 1027 012f 08       		.uleb128 0x8
 1028 0130 D0010000 		.4byte	.LASF22
 1029 0134 01       		.byte	0x1
 1030 0135 BA       		.byte	0xba
 1031 0136 6F000000 		.4byte	0x6f
 1032 013a 02       		.byte	0x2
 1033 013b 91       		.byte	0x91
 1034 013c 75       		.sleb128 -11
 1035 013d 08       		.uleb128 0x8
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 27


 1036 013e 3F000000 		.4byte	.LASF23
 1037 0142 01       		.byte	0x1
 1038 0143 BB       		.byte	0xbb
 1039 0144 7A000000 		.4byte	0x7a
 1040 0148 02       		.byte	0x2
 1041 0149 91       		.byte	0x91
 1042 014a 76       		.sleb128 -10
 1043 014b 00       		.byte	0x0
 1044 014c 09       		.uleb128 0x9
 1045 014d 01       		.byte	0x1
 1046 014e EF010000 		.4byte	.LASF27
 1047 0152 01       		.byte	0x1
 1048 0153 1801     		.2byte	0x118
 1049 0155 01       		.byte	0x1
 1050 0156 7A000000 		.4byte	0x7a
 1051 015a 00000000 		.4byte	.LFB4
 1052 015e 18000000 		.4byte	.LFE4
 1053 0162 C4000000 		.4byte	.LLST4
 1054 0166 0A       		.uleb128 0xa
 1055 0167 01       		.byte	0x1
 1056 0168 C3000000 		.4byte	.LASF24
 1057 016c 01       		.byte	0x1
 1058 016d 3A01     		.2byte	0x13a
 1059 016f 01       		.byte	0x1
 1060 0170 00000000 		.4byte	.LFB5
 1061 0174 36000000 		.4byte	.LFE5
 1062 0178 EF000000 		.4byte	.LLST5
 1063 017c 90010000 		.4byte	0x190
 1064 0180 0B       		.uleb128 0xb
 1065 0181 77010000 		.4byte	.LASF25
 1066 0185 01       		.byte	0x1
 1067 0186 3A01     		.2byte	0x13a
 1068 0188 6F000000 		.4byte	0x6f
 1069 018c 02       		.byte	0x2
 1070 018d 91       		.byte	0x91
 1071 018e 77       		.sleb128 -9
 1072 018f 00       		.byte	0x0
 1073 0190 0A       		.uleb128 0xa
 1074 0191 01       		.byte	0x1
 1075 0192 33020000 		.4byte	.LASF26
 1076 0196 01       		.byte	0x1
 1077 0197 5C01     		.2byte	0x15c
 1078 0199 01       		.byte	0x1
 1079 019a 00000000 		.4byte	.LFB6
 1080 019e 3E000000 		.4byte	.LFE6
 1081 01a2 26010000 		.4byte	.LLST6
 1082 01a6 BA010000 		.4byte	0x1ba
 1083 01aa 0B       		.uleb128 0xb
 1084 01ab 77010000 		.4byte	.LASF25
 1085 01af 01       		.byte	0x1
 1086 01b0 5C01     		.2byte	0x15c
 1087 01b2 6F000000 		.4byte	0x6f
 1088 01b6 02       		.byte	0x2
 1089 01b7 91       		.byte	0x91
 1090 01b8 77       		.sleb128 -9
 1091 01b9 00       		.byte	0x0
 1092 01ba 09       		.uleb128 0x9
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 28


 1093 01bb 01       		.byte	0x1
 1094 01bc 9B000000 		.4byte	.LASF28
 1095 01c0 01       		.byte	0x1
 1096 01c1 7001     		.2byte	0x170
 1097 01c3 01       		.byte	0x1
 1098 01c4 6F000000 		.4byte	0x6f
 1099 01c8 00000000 		.4byte	.LFB7
 1100 01cc 1C000000 		.4byte	.LFE7
 1101 01d0 5D010000 		.4byte	.LLST7
 1102 01d4 0A       		.uleb128 0xa
 1103 01d5 01       		.byte	0x1
 1104 01d6 EB000000 		.4byte	.LASF29
 1105 01da 01       		.byte	0x1
 1106 01db 8E01     		.2byte	0x18e
 1107 01dd 01       		.byte	0x1
 1108 01de 00000000 		.4byte	.LFB8
 1109 01e2 E6000000 		.4byte	.LFE8
 1110 01e6 88010000 		.4byte	.LLST8
 1111 01ea 1C020000 		.4byte	0x21c
 1112 01ee 0B       		.uleb128 0xb
 1113 01ef C5020000 		.4byte	.LASF30
 1114 01f3 01       		.byte	0x1
 1115 01f4 8E01     		.2byte	0x18e
 1116 01f6 6F000000 		.4byte	0x6f
 1117 01fa 02       		.byte	0x2
 1118 01fb 91       		.byte	0x91
 1119 01fc 6F       		.sleb128 -17
 1120 01fd 0C       		.uleb128 0xc
 1121 01fe 2B020000 		.4byte	.LASF31
 1122 0202 01       		.byte	0x1
 1123 0203 9001     		.2byte	0x190
 1124 0205 7A000000 		.4byte	0x7a
 1125 0209 02       		.byte	0x2
 1126 020a 91       		.byte	0x91
 1127 020b 74       		.sleb128 -12
 1128 020c 0C       		.uleb128 0xc
 1129 020d F8020000 		.4byte	.LASF32
 1130 0211 01       		.byte	0x1
 1131 0212 9101     		.2byte	0x191
 1132 0214 6F000000 		.4byte	0x6f
 1133 0218 02       		.byte	0x2
 1134 0219 91       		.byte	0x91
 1135 021a 77       		.sleb128 -9
 1136 021b 00       		.byte	0x0
 1137 021c 09       		.uleb128 0x9
 1138 021d 01       		.byte	0x1
 1139 021e 92020000 		.4byte	.LASF33
 1140 0222 01       		.byte	0x1
 1141 0223 B801     		.2byte	0x1b8
 1142 0225 01       		.byte	0x1
 1143 0226 6F000000 		.4byte	0x6f
 1144 022a 00000000 		.4byte	.LFB9
 1145 022e 1C000000 		.4byte	.LFE9
 1146 0232 BF010000 		.4byte	.LLST9
 1147 0236 00       		.byte	0x0
 1148              		.section	.debug_abbrev
 1149 0000 01       		.uleb128 0x1
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 29


 1150 0001 11       		.uleb128 0x11
 1151 0002 01       		.byte	0x1
 1152 0003 25       		.uleb128 0x25
 1153 0004 0E       		.uleb128 0xe
 1154 0005 13       		.uleb128 0x13
 1155 0006 0B       		.uleb128 0xb
 1156 0007 03       		.uleb128 0x3
 1157 0008 0E       		.uleb128 0xe
 1158 0009 1B       		.uleb128 0x1b
 1159 000a 0E       		.uleb128 0xe
 1160 000b 11       		.uleb128 0x11
 1161 000c 01       		.uleb128 0x1
 1162 000d 52       		.uleb128 0x52
 1163 000e 01       		.uleb128 0x1
 1164 000f 55       		.uleb128 0x55
 1165 0010 06       		.uleb128 0x6
 1166 0011 10       		.uleb128 0x10
 1167 0012 06       		.uleb128 0x6
 1168 0013 00       		.byte	0x0
 1169 0014 00       		.byte	0x0
 1170 0015 02       		.uleb128 0x2
 1171 0016 24       		.uleb128 0x24
 1172 0017 00       		.byte	0x0
 1173 0018 0B       		.uleb128 0xb
 1174 0019 0B       		.uleb128 0xb
 1175 001a 3E       		.uleb128 0x3e
 1176 001b 0B       		.uleb128 0xb
 1177 001c 03       		.uleb128 0x3
 1178 001d 0E       		.uleb128 0xe
 1179 001e 00       		.byte	0x0
 1180 001f 00       		.byte	0x0
 1181 0020 03       		.uleb128 0x3
 1182 0021 24       		.uleb128 0x24
 1183 0022 00       		.byte	0x0
 1184 0023 0B       		.uleb128 0xb
 1185 0024 0B       		.uleb128 0xb
 1186 0025 3E       		.uleb128 0x3e
 1187 0026 0B       		.uleb128 0xb
 1188 0027 03       		.uleb128 0x3
 1189 0028 08       		.uleb128 0x8
 1190 0029 00       		.byte	0x0
 1191 002a 00       		.byte	0x0
 1192 002b 04       		.uleb128 0x4
 1193 002c 16       		.uleb128 0x16
 1194 002d 00       		.byte	0x0
 1195 002e 03       		.uleb128 0x3
 1196 002f 0E       		.uleb128 0xe
 1197 0030 3A       		.uleb128 0x3a
 1198 0031 0B       		.uleb128 0xb
 1199 0032 3B       		.uleb128 0x3b
 1200 0033 0B       		.uleb128 0xb
 1201 0034 49       		.uleb128 0x49
 1202 0035 13       		.uleb128 0x13
 1203 0036 00       		.byte	0x0
 1204 0037 00       		.byte	0x0
 1205 0038 05       		.uleb128 0x5
 1206 0039 2E       		.uleb128 0x2e
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 30


 1207 003a 00       		.byte	0x0
 1208 003b 3F       		.uleb128 0x3f
 1209 003c 0C       		.uleb128 0xc
 1210 003d 03       		.uleb128 0x3
 1211 003e 0E       		.uleb128 0xe
 1212 003f 3A       		.uleb128 0x3a
 1213 0040 0B       		.uleb128 0xb
 1214 0041 3B       		.uleb128 0x3b
 1215 0042 0B       		.uleb128 0xb
 1216 0043 27       		.uleb128 0x27
 1217 0044 0C       		.uleb128 0xc
 1218 0045 11       		.uleb128 0x11
 1219 0046 01       		.uleb128 0x1
 1220 0047 12       		.uleb128 0x12
 1221 0048 01       		.uleb128 0x1
 1222 0049 40       		.uleb128 0x40
 1223 004a 06       		.uleb128 0x6
 1224 004b 00       		.byte	0x0
 1225 004c 00       		.byte	0x0
 1226 004d 06       		.uleb128 0x6
 1227 004e 2E       		.uleb128 0x2e
 1228 004f 01       		.byte	0x1
 1229 0050 3F       		.uleb128 0x3f
 1230 0051 0C       		.uleb128 0xc
 1231 0052 03       		.uleb128 0x3
 1232 0053 0E       		.uleb128 0xe
 1233 0054 3A       		.uleb128 0x3a
 1234 0055 0B       		.uleb128 0xb
 1235 0056 3B       		.uleb128 0x3b
 1236 0057 0B       		.uleb128 0xb
 1237 0058 27       		.uleb128 0x27
 1238 0059 0C       		.uleb128 0xc
 1239 005a 11       		.uleb128 0x11
 1240 005b 01       		.uleb128 0x1
 1241 005c 12       		.uleb128 0x12
 1242 005d 01       		.uleb128 0x1
 1243 005e 40       		.uleb128 0x40
 1244 005f 06       		.uleb128 0x6
 1245 0060 01       		.uleb128 0x1
 1246 0061 13       		.uleb128 0x13
 1247 0062 00       		.byte	0x0
 1248 0063 00       		.byte	0x0
 1249 0064 07       		.uleb128 0x7
 1250 0065 05       		.uleb128 0x5
 1251 0066 00       		.byte	0x0
 1252 0067 03       		.uleb128 0x3
 1253 0068 0E       		.uleb128 0xe
 1254 0069 3A       		.uleb128 0x3a
 1255 006a 0B       		.uleb128 0xb
 1256 006b 3B       		.uleb128 0x3b
 1257 006c 0B       		.uleb128 0xb
 1258 006d 49       		.uleb128 0x49
 1259 006e 13       		.uleb128 0x13
 1260 006f 02       		.uleb128 0x2
 1261 0070 0A       		.uleb128 0xa
 1262 0071 00       		.byte	0x0
 1263 0072 00       		.byte	0x0
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 31


 1264 0073 08       		.uleb128 0x8
 1265 0074 34       		.uleb128 0x34
 1266 0075 00       		.byte	0x0
 1267 0076 03       		.uleb128 0x3
 1268 0077 0E       		.uleb128 0xe
 1269 0078 3A       		.uleb128 0x3a
 1270 0079 0B       		.uleb128 0xb
 1271 007a 3B       		.uleb128 0x3b
 1272 007b 0B       		.uleb128 0xb
 1273 007c 49       		.uleb128 0x49
 1274 007d 13       		.uleb128 0x13
 1275 007e 02       		.uleb128 0x2
 1276 007f 0A       		.uleb128 0xa
 1277 0080 00       		.byte	0x0
 1278 0081 00       		.byte	0x0
 1279 0082 09       		.uleb128 0x9
 1280 0083 2E       		.uleb128 0x2e
 1281 0084 00       		.byte	0x0
 1282 0085 3F       		.uleb128 0x3f
 1283 0086 0C       		.uleb128 0xc
 1284 0087 03       		.uleb128 0x3
 1285 0088 0E       		.uleb128 0xe
 1286 0089 3A       		.uleb128 0x3a
 1287 008a 0B       		.uleb128 0xb
 1288 008b 3B       		.uleb128 0x3b
 1289 008c 05       		.uleb128 0x5
 1290 008d 27       		.uleb128 0x27
 1291 008e 0C       		.uleb128 0xc
 1292 008f 49       		.uleb128 0x49
 1293 0090 13       		.uleb128 0x13
 1294 0091 11       		.uleb128 0x11
 1295 0092 01       		.uleb128 0x1
 1296 0093 12       		.uleb128 0x12
 1297 0094 01       		.uleb128 0x1
 1298 0095 40       		.uleb128 0x40
 1299 0096 06       		.uleb128 0x6
 1300 0097 00       		.byte	0x0
 1301 0098 00       		.byte	0x0
 1302 0099 0A       		.uleb128 0xa
 1303 009a 2E       		.uleb128 0x2e
 1304 009b 01       		.byte	0x1
 1305 009c 3F       		.uleb128 0x3f
 1306 009d 0C       		.uleb128 0xc
 1307 009e 03       		.uleb128 0x3
 1308 009f 0E       		.uleb128 0xe
 1309 00a0 3A       		.uleb128 0x3a
 1310 00a1 0B       		.uleb128 0xb
 1311 00a2 3B       		.uleb128 0x3b
 1312 00a3 05       		.uleb128 0x5
 1313 00a4 27       		.uleb128 0x27
 1314 00a5 0C       		.uleb128 0xc
 1315 00a6 11       		.uleb128 0x11
 1316 00a7 01       		.uleb128 0x1
 1317 00a8 12       		.uleb128 0x12
 1318 00a9 01       		.uleb128 0x1
 1319 00aa 40       		.uleb128 0x40
 1320 00ab 06       		.uleb128 0x6
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 32


 1321 00ac 01       		.uleb128 0x1
 1322 00ad 13       		.uleb128 0x13
 1323 00ae 00       		.byte	0x0
 1324 00af 00       		.byte	0x0
 1325 00b0 0B       		.uleb128 0xb
 1326 00b1 05       		.uleb128 0x5
 1327 00b2 00       		.byte	0x0
 1328 00b3 03       		.uleb128 0x3
 1329 00b4 0E       		.uleb128 0xe
 1330 00b5 3A       		.uleb128 0x3a
 1331 00b6 0B       		.uleb128 0xb
 1332 00b7 3B       		.uleb128 0x3b
 1333 00b8 05       		.uleb128 0x5
 1334 00b9 49       		.uleb128 0x49
 1335 00ba 13       		.uleb128 0x13
 1336 00bb 02       		.uleb128 0x2
 1337 00bc 0A       		.uleb128 0xa
 1338 00bd 00       		.byte	0x0
 1339 00be 00       		.byte	0x0
 1340 00bf 0C       		.uleb128 0xc
 1341 00c0 34       		.uleb128 0x34
 1342 00c1 00       		.byte	0x0
 1343 00c2 03       		.uleb128 0x3
 1344 00c3 0E       		.uleb128 0xe
 1345 00c4 3A       		.uleb128 0x3a
 1346 00c5 0B       		.uleb128 0xb
 1347 00c6 3B       		.uleb128 0x3b
 1348 00c7 05       		.uleb128 0x5
 1349 00c8 49       		.uleb128 0x49
 1350 00c9 13       		.uleb128 0x13
 1351 00ca 02       		.uleb128 0x2
 1352 00cb 0A       		.uleb128 0xa
 1353 00cc 00       		.byte	0x0
 1354 00cd 00       		.byte	0x0
 1355 00ce 00       		.byte	0x0
 1356              		.section	.debug_pubnames,"",%progbits
 1357 0000 BA010000 		.4byte	0x1ba
 1358 0004 0200     		.2byte	0x2
 1359 0006 00000000 		.4byte	.Ldebug_info0
 1360 000a 37020000 		.4byte	0x237
 1361 000e 9A000000 		.4byte	0x9a
 1362 0012 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_Start\000"
 1362      44656C53 
 1362      69675F56 
 1362      5F457874 
 1362      5F43505F 
 1363 0030 AF000000 		.4byte	0xaf
 1364 0034 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_Stop\000"
 1364      44656C53 
 1364      69675F56 
 1364      5F457874 
 1364      5F43505F 
 1365 0051 C4000000 		.4byte	0xc4
 1366 0055 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_StandbyPower\000"
 1366      44656C53 
 1366      69675F56 
 1366      5F457874 
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 33


 1366      5F43505F 
 1367 007a EC000000 		.4byte	0xec
 1368 007e 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister\000"
 1368      44656C53 
 1368      69675F56 
 1368      5F457874 
 1368      5F43505F 
 1369 00a9 4C010000 		.4byte	0x14c
 1370 00ad 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister\000"
 1370      44656C53 
 1370      69675F56 
 1370      5F457874 
 1370      5F43505F 
 1371 00d8 66010000 		.4byte	0x166
 1372 00dc 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetModeRegister\000"
 1372      44656C53 
 1372      69675F56 
 1372      5F457874 
 1372      5F43505F 
 1373 0104 90010000 		.4byte	0x190
 1374 0108 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister\000"
 1374      44656C53 
 1374      69675F56 
 1374      5F457874 
 1374      5F43505F 
 1375 0132 BA010000 		.4byte	0x1ba
 1376 0136 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetModeRegister\000"
 1376      44656C53 
 1376      69675F56 
 1376      5F457874 
 1376      5F43505F 
 1377 015e D4010000 		.4byte	0x1d4
 1378 0162 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister\000"
 1378      44656C53 
 1378      69675F56 
 1378      5F457874 
 1378      5F43505F 
 1379 018c 1C020000 		.4byte	0x21c
 1380 0190 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister\000"
 1380      44656C53 
 1380      69675F56 
 1380      5F457874 
 1380      5F43505F 
 1381 01ba 00000000 		.4byte	0x0
 1382              		.section	.debug_aranges,"",%progbits
 1383 0000 64000000 		.4byte	0x64
 1384 0004 0200     		.2byte	0x2
 1385 0006 00000000 		.4byte	.Ldebug_info0
 1386 000a 04       		.byte	0x4
 1387 000b 00       		.byte	0x0
 1388 000c 0000     		.2byte	0x0
 1389 000e 0000     		.2byte	0x0
 1390 0010 00000000 		.4byte	.LFB0
 1391 0014 26000000 		.4byte	.LFE0-.LFB0
 1392 0018 00000000 		.4byte	.LFB1
 1393 001c 24000000 		.4byte	.LFE1-.LFB1
 1394 0020 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 34


 1395 0024 52000000 		.4byte	.LFE2-.LFB2
 1396 0028 00000000 		.4byte	.LFB3
 1397 002c 94010000 		.4byte	.LFE3-.LFB3
 1398 0030 00000000 		.4byte	.LFB4
 1399 0034 18000000 		.4byte	.LFE4-.LFB4
 1400 0038 00000000 		.4byte	.LFB5
 1401 003c 36000000 		.4byte	.LFE5-.LFB5
 1402 0040 00000000 		.4byte	.LFB6
 1403 0044 3E000000 		.4byte	.LFE6-.LFB6
 1404 0048 00000000 		.4byte	.LFB7
 1405 004c 1C000000 		.4byte	.LFE7-.LFB7
 1406 0050 00000000 		.4byte	.LFB8
 1407 0054 E6000000 		.4byte	.LFE8-.LFB8
 1408 0058 00000000 		.4byte	.LFB9
 1409 005c 1C000000 		.4byte	.LFE9-.LFB9
 1410 0060 00000000 		.4byte	0x0
 1411 0064 00000000 		.4byte	0x0
 1412              		.section	.debug_ranges,"",%progbits
 1413              	.Ldebug_ranges0:
 1414 0000 00000000 		.4byte	.Ltext0
 1415 0004 00000000 		.4byte	.Letext0
 1416 0008 00000000 		.4byte	.LFB0
 1417 000c 26000000 		.4byte	.LFE0
 1418 0010 00000000 		.4byte	.LFB1
 1419 0014 24000000 		.4byte	.LFE1
 1420 0018 00000000 		.4byte	.LFB2
 1421 001c 52000000 		.4byte	.LFE2
 1422 0020 00000000 		.4byte	.LFB3
 1423 0024 94010000 		.4byte	.LFE3
 1424 0028 00000000 		.4byte	.LFB4
 1425 002c 18000000 		.4byte	.LFE4
 1426 0030 00000000 		.4byte	.LFB5
 1427 0034 36000000 		.4byte	.LFE5
 1428 0038 00000000 		.4byte	.LFB6
 1429 003c 3E000000 		.4byte	.LFE6
 1430 0040 00000000 		.4byte	.LFB7
 1431 0044 1C000000 		.4byte	.LFE7
 1432 0048 00000000 		.4byte	.LFB8
 1433 004c E6000000 		.4byte	.LFE8
 1434 0050 00000000 		.4byte	.LFB9
 1435 0054 1C000000 		.4byte	.LFE9
 1436 0058 00000000 		.4byte	0x0
 1437 005c 00000000 		.4byte	0x0
 1438              		.section	.debug_str,"MS",%progbits,1
 1439              	.LASF6:
 1440 0000 6C6F6E67 		.ascii	"long long int\000"
 1440      206C6F6E 
 1440      6720696E 
 1440      7400
 1441              	.LASF17:
 1442 000e 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetDividerRegister\000"
 1442      44656C53 
 1442      69675F56 
 1442      5F457874 
 1442      5F43505F 
 1443              	.LASF18:
 1444 0039 73746174 		.ascii	"state\000"
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 35


 1444      6500
 1445              	.LASF23:
 1446 003f 6F6C6444 		.ascii	"oldDivider\000"
 1446      69766964 
 1446      657200
 1447              	.LASF35:
 1448 004a 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_DelSig_V_Ext_CP_Clk"
 1448      6E657261 
 1448      7465645F 
 1448      536F7572 
 1448      63655C50 
 1449 007a 2E6300   		.ascii	".c\000"
 1450              	.LASF14:
 1451 007d 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_Start\000"
 1451      44656C53 
 1451      69675F56 
 1451      5F457874 
 1451      5F43505F 
 1452              	.LASF28:
 1453 009b 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetModeRegister\000"
 1453      44656C53 
 1453      69675F56 
 1453      5F457874 
 1453      5F43505F 
 1454              	.LASF24:
 1455 00c3 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetModeRegister\000"
 1455      44656C53 
 1455      69675F56 
 1455      5F457874 
 1455      5F43505F 
 1456              	.LASF29:
 1457 00eb 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_SetSourceRegister\000"
 1457      44656C53 
 1457      69675F56 
 1457      5F457874 
 1457      5F43505F 
 1458              	.LASF11:
 1459 0115 666C6F61 		.ascii	"float\000"
 1459      7400
 1460              	.LASF1:
 1461 011b 756E7369 		.ascii	"unsigned char\000"
 1461      676E6564 
 1461      20636861 
 1461      7200
 1462              	.LASF21:
 1463 0129 656E6162 		.ascii	"enabled\000"
 1463      6C656400 
 1464              	.LASF5:
 1465 0131 6C6F6E67 		.ascii	"long unsigned int\000"
 1465      20756E73 
 1465      69676E65 
 1465      6420696E 
 1465      7400
 1466              	.LASF3:
 1467 0143 73686F72 		.ascii	"short unsigned int\000"
 1467      7420756E 
 1467      7369676E 
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 36


 1467      65642069 
 1467      6E7400
 1468              	.LASF19:
 1469 0156 636C6B44 		.ascii	"clkDivider\000"
 1469      69766964 
 1469      657200
 1470              	.LASF12:
 1471 0161 646F7562 		.ascii	"double\000"
 1471      6C6500
 1472              	.LASF20:
 1473 0168 72657374 		.ascii	"restart\000"
 1473      61727400 
 1474              	.LASF10:
 1475 0170 75696E74 		.ascii	"uint16\000"
 1475      313600
 1476              	.LASF25:
 1477 0177 636C6B4D 		.ascii	"clkMode\000"
 1477      6F646500 
 1478              	.LASF36:
 1479 017f 433A5C55 		.ascii	"C:\\Users\\hoangp\\Documents\\GitHub\\EE542\\firmwa"
 1479      73657273 
 1479      5C686F61 
 1479      6E67705C 
 1479      446F6375 
 1480 01ac 72655C69 		.ascii	"re\\invert\\invert.cydsn\000"
 1480      6E766572 
 1480      745C696E 
 1480      76657274 
 1480      2E637964 
 1481              	.LASF8:
 1482 01c3 756E7369 		.ascii	"unsigned int\000"
 1482      676E6564 
 1482      20696E74 
 1482      00
 1483              	.LASF22:
 1484 01d0 63757272 		.ascii	"currSrc\000"
 1484      53726300 
 1485              	.LASF7:
 1486 01d8 6C6F6E67 		.ascii	"long long unsigned int\000"
 1486      206C6F6E 
 1486      6720756E 
 1486      7369676E 
 1486      65642069 
 1487              	.LASF27:
 1488 01ef 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetDividerRegister\000"
 1488      44656C53 
 1488      69675F56 
 1488      5F457874 
 1488      5F43505F 
 1489              	.LASF34:
 1490 021a 474E5520 		.ascii	"GNU C 4.4.1\000"
 1490      4320342E 
 1490      342E3100 
 1491              	.LASF13:
 1492 0226 63686172 		.ascii	"char\000"
 1492      00
 1493              	.LASF31:
ARM GAS  C:\Users\hoangp\AppData\Local\Temp\ccVYQpNE.s 			page 37


 1494 022b 63757272 		.ascii	"currDiv\000"
 1494      44697600 
 1495              	.LASF26:
 1496 0233 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_ClearModeRegister\000"
 1496      44656C53 
 1496      69675F56 
 1496      5F457874 
 1496      5F43505F 
 1497              	.LASF2:
 1498 025d 73686F72 		.ascii	"short int\000"
 1498      7420696E 
 1498      7400
 1499              	.LASF16:
 1500 0267 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_StandbyPower\000"
 1500      44656C53 
 1500      69675F56 
 1500      5F457874 
 1500      5F43505F 
 1501              	.LASF9:
 1502 028c 75696E74 		.ascii	"uint8\000"
 1502      3800
 1503              	.LASF33:
 1504 0292 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_GetSourceRegister\000"
 1504      44656C53 
 1504      69675F56 
 1504      5F457874 
 1504      5F43505F 
 1505              	.LASF4:
 1506 02bc 6C6F6E67 		.ascii	"long int\000"
 1506      20696E74 
 1506      00
 1507              	.LASF30:
 1508 02c5 636C6B53 		.ascii	"clkSource\000"
 1508      6F757263 
 1508      6500
 1509              	.LASF0:
 1510 02cf 7369676E 		.ascii	"signed char\000"
 1510      65642063 
 1510      68617200 
 1511              	.LASF15:
 1512 02db 4144435F 		.ascii	"ADC_DelSig_V_Ext_CP_Clk_Stop\000"
 1512      44656C53 
 1512      69675F56 
 1512      5F457874 
 1512      5F43505F 
 1513              	.LASF32:
 1514 02f8 6F6C6453 		.ascii	"oldSrc\000"
 1514      726300
 1515              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
