#include <dt-bindings/clock/qcom,gcc-holi.h>
#include <dt-bindings/phy/qcom,usb3-8nm_qmp-combo.h>

&soc {
	/* Primary USB port related controller */
	usb0: ssusb@4e00000 {
		compatible = "qcom,dwc-usb3-msm";
		reg = <0x4e00000 0x100000>;
		reg-names = "core_base";

		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		interrupts-extended = <&intc GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>,
				<&mpm 12 IRQ_TYPE_LEVEL_HIGH>,
				<&mpm 93 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";

		clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
			<&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>,
			<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
			<&gcc GCC_USB30_PRIM_SLEEP_CLK>,
			<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>;
		clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
					"sleep_clk", "utmi_clk";

		resets = <&gcc GCC_USB30_PRIM_BCR>;
		reset-names = "core_reset";

		USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
		dpdm-supply = <&qusb2_phy0>;

		qcom,core-clk-rate = <133333333>;
		qcom,core-clk-rate-hs = <66666667>;

		interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
		interconnects = <&system_noc MASTER_USB3_0 &bimc SLAVE_EBI>,
				<&system_noc MASTER_USB3_0 &config_noc SLAVE_IPA_CFG>,
				<&bimc MASTER_AMPSS_M0 &config_noc SLAVE_USB3>;

		qcom,interconnect-values-nom = /* NOMINAL Votes */
						<1000000 1550000>,
						<0 2400>,
						<0 40000>;
		qcom,interconnect-values-svs = /* SVS Votes */
						<240000 700000>,
						<0 2400>,
						<0 40000>;

		qcom,num-gsi-evt-buffs = <0x3>;
		qcom,gsi-reg-offset =
			<0x0fc /* GSI_GENERAL_CFG */
			 0x110 /* GSI_DBL_ADDR_L */
			 0x120 /* GSI_DBL_ADDR_H */
			 0x130 /* GSI_RING_BASE_ADDR_L */
			 0x144 /* GSI_RING_BASE_ADDR_H */
			 0x1a4>; /* GSI_IF_STS */

		dwc3@4e00000 {
			compatible = "snps,dwc3";
			reg = <0x4e00000 0xcd00>;

			iommus = <&apps_smmu 0xe0 0x0>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			interrupt-parent = <&intc>;

			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
			usb-phy = <&qusb2_phy0>, <&usb_qmp_dp_phy>;
			tx-fifo-resize;
			snps,disable-clk-gating;
			snps,is-utmi-l1-suspend;
			snps,usb2-gadget-lpm-disable;
			snps,dis-u1-entry-quirk;
			snps,dis-u2-entry-quirk;
			snps,dis_u2_susphy_quirk;
			snps,has-lpm-erratum;
			snps,hird-threshold = /bits/ 8 <0x10>;
			snps,usb3_lpm_capable;
			maximum-speed = "super-speed";
			dr_mode = "peripheral";
			usb-role-switch;
		};
	};

	/* Primary USB port related QUSB2 PHY */
	qusb2_phy0: qusb@162b000 {
		compatible = "qcom,qusb2phy-v2";
		reg = <0x162B000 0x114>,
			<0x0162A000 0x1000>,
			<0x1b40268 0x4>,
			<0x0162f014 0x4>;

		reg-names = "qusb_phy_base",
			    "eud_enable_reg",
			    "efuse_addr",
			    "refgen_north_bg_reg_addr";

		qcom,efuse-bit-pos = <25>;
		qcom,efuse-num-bits = <3>;

		vdd-supply = <&L18A>;
		vdda18-supply = <&L2A>;
		vdda33-supply = <&L3A>;
		refgen-supply = <&L22A>;
		qcom,vdd-voltage-level = <0 880000 880000>;

		clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>,
			 <&gcc GCC_USB3_PRIM_CLKREF_CLK>;
		clock-names = "ref_clk_src", "ref_clk";

		resets = <&gcc GCC_QUSB2PHY_PRIM_BCR>;
		reset-names = "phy_reset";

		phy_type= "utmi";

		qcom,qusb-phy-reg-offset =
			<0x240 /* QUSB2PHY_PORT_TUNE1 */
			0x1a0 /* QUSB2PHY_PLL_COMMON_STATUS_ONE */
			0x210 /* QUSB2PHY_PWR_CTRL1 */
			0x230 /* QUSB2PHY_INTR_CTRL */
			0x0a8 /* QUSB2PHY_PLL_CORE_INPUT_OVERRIDE */
			0x254 /* QUSB2PHY_TEST1 */
			0x198 /* PLL_BIAS_CONTROL_2 */
			0x27c /* QUSB2PHY_DEBUG_CTRL1 */
			0x280 /* QUSB2PHY_DEBUG_CTRL2 */
			0x284 /* QUSB2PHY_DEBUG_CTRL3 */
			0x288 /* QUSB2PHY_DEBUG_CTRL4 */
			0x2a0>; /* QUSB2PHY_STAT5 */

		qcom,qusb-phy-init-seq =
			/* <value reg_offset> */
			<0x23 0x210 /* PWR_CTRL1 */
			0x03 0x04  /* PLL_ANALOG_CONTROLS_TWO */
			0x7c 0x18c /* PLL_CLOCK_INVERTERS */
			0x80 0x2c  /* PLL_CMODE */
			0x0a 0x184 /* PLL_LOCK_DELAY */
			0x19 0xb4  /* PLL_DIGITAL_TIMERS_TWO */
			0x40 0x194 /* PLL_BIAS_CONTROL_1 */
			0x22 0x198 /* PLL_BIAS_CONTROL_2 */
			0x21 0x214 /* PWR_CTRL2 */
			0x08 0x220 /* IMP_CTRL1 */
			0x58 0x224 /* IMP_CTRL2 */
			0x45 0x240 /* TUNE1 */
			0x29 0x244 /* TUNE2 */
			0xca 0x248 /* TUNE3 */
			0x04 0x24c /* TUNE4 */
			0x03 0x250 /* TUNE5 */
			0x30 0x23c /* CHG_CTRL2 */
			0x22 0x210>; /* PWR_CTRL1 */

		qcom,qusb-phy-host-init-seq =
			/* <value reg_offset> */
			<0x23 0x210 /* PWR_CTRL1 */
			0x03 0x04  /* PLL_ANALOG_CONTROLS_TWO */
			0x7c 0x18c /* PLL_CLOCK_INVERTERS */
			0x80 0x2c  /* PLL_CMODE */
			0x0a 0x184 /* PLL_LOCK_DELAY */
			0x19 0xb4  /* PLL_DIGITAL_TIMERS_TWO */
			0x40 0x194 /* PLL_BIAS_CONTROL_1 */
			0x22 0x198 /* PLL_BIAS_CONTROL_2 */
			0x21 0x214 /* PWR_CTRL2 */
			0x08 0x220 /* IMP_CTRL1 */
			0x58 0x224 /* IMP_CTRL2 */
			0x45 0x240 /* TUNE1 */
			0x29 0x244 /* TUNE2 */
			0xca 0x248 /* TUNE3 */
			0x04 0x24c /* TUNE4 */
			0x03 0x250 /* TUNE5 */
			0x30 0x23c /* CHG_CTRL2 */
			0x22 0x210>; /* PWR_CTRL1 */
	};

	/* Primary USB port related QMP USB DP Combo PHY */
	usb_qmp_dp_phy: ssphy@1630000 {
		compatible = "qcom,usb-ssphy-qmp-dp-combo";
		reg = <0x1630000 0x3000>;
		reg-names = "qmp_phy_base";
		vdd-supply = <&L16A>;
		qcom,vdd-voltage-level = <0 880000 880000>;
		core-supply = <&L22A>;
		qcom,qmp-phy-init-seq =
			/* <reg_offset, value, delay> */
			<USB3PHY_QSERDES_COM_PLL_IVCO 0x07
			USB3PHY_QSERDES_COM_SYSCLK_EN_SEL 0x14
			USB3PHY_QSERDES_COM_BIAS_EN_CLKBUFLR_EN 0x08
			USB3PHY_QSERDES_COM_CLK_SELECT 0x30
			USB3PHY_QSERDES_COM_SYS_CLK_CTRL 0x02
			USB3PHY_QSERDES_COM_RESETSM_CNTRL2 0x08
			USB3PHY_QSERDES_COM_CMN_CONFIG 0x16
			USB3PHY_QSERDES_COM_SVS_MODE_CLK_SEL 0x01
			USB3PHY_QSERDES_COM_HSCLK_SEL 0x80
			USB3PHY_QSERDES_COM_DEC_START_MODE0 0x82
			USB3PHY_QSERDES_COM_DIV_FRAC_START1_MODE0 0xab
			USB3PHY_QSERDES_COM_DIV_FRAC_START2_MODE0 0xea
			USB3PHY_QSERDES_COM_DIV_FRAC_START3_MODE0 0x02
			USB3PHY_QSERDES_COM_CP_CTRL_MODE0 0x06
			USB3PHY_QSERDES_COM_PLL_RCTRL_MODE0 0x16
			USB3PHY_QSERDES_COM_PLL_CCTRL_MODE0 0x36
			USB3PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE0 0x00
			USB3PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE0 0x3f
			USB3PHY_QSERDES_COM_VCO_TUNE2_MODE0 0x01
			USB3PHY_QSERDES_COM_VCO_TUNE1_MODE0 0xc9
			USB3PHY_QSERDES_COM_CORECLK_DIV_MODE0  0x0a
			USB3PHY_QSERDES_COM_LOCK_CMP3_MODE0 0x00
			USB3PHY_QSERDES_COM_LOCK_CMP2_MODE0 0x34
			USB3PHY_QSERDES_COM_LOCK_CMP1_MODE0 0x15
			USB3PHY_QSERDES_COM_LOCK_CMP_EN 0x04
			USB3PHY_QSERDES_COM_CORE_CLK_EN 0x00
			USB3PHY_QSERDES_COM_LOCK_CMP_CFG 0x00
			USB3PHY_QSERDES_COM_VCO_TUNE_MAP 0x00
			USB3PHY_QSERDES_COM_SYSCLK_BUF_ENABLE 0x0a
			USB3PHY_QSERDES_COM_SSC_EN_CENTER 0x01
			USB3PHY_QSERDES_COM_SSC_PER1 0x31
			USB3PHY_QSERDES_COM_SSC_PER2 0x01
			USB3PHY_QSERDES_COM_SSC_ADJ_PER1 0x00
			USB3PHY_QSERDES_COM_SSC_ADJ_PER2 0x00
			USB3PHY_QSERDES_COM_SSC_STEP_SIZE1 0x85
			USB3PHY_QSERDES_COM_SSC_STEP_SIZE2 0x07
			USB3PHY_QSERDES_RXA_UCDR_FASTLOCK_FO_GAIN 0x0b
			USB3PHY_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL2 0x0f
			USB3PHY_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL3 0x4a
			USB3PHY_QSERDES_RXA_RX_EQU_ADAPTOR_CNTRL4 0x18
			USB3PHY_QSERDES_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x77
			USB3PHY_QSERDES_RXA_RX_OFFSET_ADAPTOR_CNTRL2 0x80
			USB3PHY_QSERDES_RXA_SIGDET_CNTRL 0x03
			USB3PHY_QSERDES_RXA_SIGDET_DEGLITCH_CNTRL 0x16
			USB3PHY_QSERDES_RXA_RX_MODE_00 0x05
			USB3PHY_QSERDES_RXA_VGA_CAL_CNTRL2 0x03
			USB3PHY_QSERDES_RXB_UCDR_FASTLOCK_FO_GAIN 0x0b
			USB3PHY_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL2 0x0f
			USB3PHY_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL3 0x4a
			USB3PHY_QSERDES_RXB_RX_EQU_ADAPTOR_CNTRL4 0x18
			USB3PHY_QSERDES_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x77
			USB3PHY_QSERDES_RXB_RX_OFFSET_ADAPTOR_CNTRL2 0x80
			USB3PHY_QSERDES_RXB_SIGDET_CNTRL 0x03
			USB3PHY_QSERDES_RXB_SIGDET_DEGLITCH_CNTRL 0x16
			USB3PHY_QSERDES_RXB_RX_MODE_00 0x05
			USB3PHY_QSERDES_RXB_VGA_CAL_CNTRL2 0x03
			USB3PHY_QSERDES_TXA_HIGHZ_DRVR_EN 0x10
			USB3PHY_QSERDES_TXA_RCV_DETECT_LVL_2 0x12
			USB3PHY_QSERDES_TXA_LANE_MODE_1 0x16
			USB3PHY_QSERDES_TXA_RES_CODE_LANE_OFFSET_RX 0x09
			USB3PHY_QSERDES_TXA_RES_CODE_LANE_OFFSET_TX 0x06
			USB3PHY_QSERDES_TXB_HIGHZ_DRVR_EN 0x10
			USB3PHY_QSERDES_TXB_RCV_DETECT_LVL_2 0x12
			USB3PHY_QSERDES_TXB_LANE_MODE_1 0x16
			USB3PHY_QSERDES_TXB_RES_CODE_LANE_OFFSET_RX 0x09
			USB3PHY_QSERDES_TXB_RES_CODE_LANE_OFFSET_TX 0x06
			USB3PHY_PCS_FLL_CNTRL2 0x83
			USB3PHY_PCS_FLL_CNT_VAL_L 0x09
			USB3PHY_PCS_FLL_CNT_VAL_H_TOL 0xa2
			USB3PHY_PCS_FLL_MAN_CODE 0x40
			USB3PHY_PCS_FLL_CNTRL1 0x02
			USB3PHY_PCS_LOCK_DETECT_CONFIG1 0xd1
			USB3PHY_PCS_LOCK_DETECT_CONFIG2 0x1f
			USB3PHY_PCS_LOCK_DETECT_CONFIG3 0x47
			USB3PHY_PCS_POWER_STATE_CONFIG2 0x1b
			USB3PHY_QSERDES_RXA_UCDR_SO_SATURATION_AND_ENABLE 0x75
			USB3PHY_QSERDES_RXB_UCDR_SO_SATURATION_AND_ENABLE 0x75
			USB3PHY_PCS_RX_SIGDET_LVL 0xcc
			USB3PHY_PCS_TXMGN_V0 0x9f
			USB3PHY_PCS_TXMGN_V1 0x9f
			USB3PHY_PCS_TXMGN_V2 0xb7
			USB3PHY_PCS_TXMGN_V3 0x4e
			USB3PHY_PCS_TXMGN_V4 0x65
			USB3PHY_PCS_TXMGN_LS 0x6b
			USB3PHY_PCS_TXDEEMPH_M6DB_V0 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_V0 0x0d
			USB3PHY_PCS_TXDEEMPH_M6DB_V1 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_V1 0x0d
			USB3PHY_PCS_TXDEEMPH_M6DB_V2 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_V2 0x0d
			USB3PHY_PCS_TXDEEMPH_M6DB_V3 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_V3 0x1d
			USB3PHY_PCS_TXDEEMPH_M6DB_V4 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_V4 0x0d
			USB3PHY_PCS_TXDEEMPH_M6DB_LS 0x15
			USB3PHY_PCS_TXDEEMPH_M3P5DB_LS 0x0d
			USB3PHY_PCS_REFGEN_REQ_CONFIG1 0x21
			USB3PHY_PCS_REFGEN_REQ_CONFIG2 0x60
			USB3PHY_PCS_RATE_SLEW_CNTRL 0x02
			USB3PHY_PCS_PWRUP_RESET_DLY_TIME_AUXCLK 0x04
			USB3PHY_PCS_TSYNC_RSYNC_TIME 0x44
			USB3PHY_PCS_RCVR_DTCT_DLY_P1U2_L 0xe7
			USB3PHY_PCS_RCVR_DTCT_DLY_P1U2_H 0x03
			USB3PHY_PCS_RCVR_DTCT_DLY_U3_L 0x40
			USB3PHY_PCS_RCVR_DTCT_DLY_U3_H 0x00
			USB3PHY_PCS_RXEQTRAINING_WAIT_TIME 0x75
			USB3PHY_PCS_LFPS_TX_ECSTART_EQTLOCK 0x86
			USB3PHY_PCS_RXEQTRAINING_RUN_TIME 0x13
			USB3PHY_PCS_LFPS_DET_HIGH_COUNT_VAL 0x04>;

		qcom,qmp-phy-reg-offset =
			<USB3PHY_PCS_PCS_STATUS
			 USB3PHY_PCS_AUTONOMOUS_MODE_CTRL
			 USB3PHY_PCS_LFPS_RXTERM_IRQ_CLEAR
			 USB3PHY_PCS_POWER_DOWN_CONTROL
			 USB3PHY_PCS_SW_RESET
			 USB3PHY_PCS_START_CONTROL
			 USB3PHY_PCS_MISC_TYPEC_CTRL
			 USB3PHY_COM_POWER_DOWN_CTRL
			 USB3PHY_COM_SW_RESET
			 USB3PHY_COM_RESET_OVRD_CTRL
			 USB3PHY_COM_PHY_MODE_CTRL
			 USB3PHY_COM_TYPEC_CTRL
			 USB3PHY_PCS_MISC_CLAMP_ENABLE>;

		clocks = <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>,
			<&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>,
			<&rpmcc RPM_SMD_XO_CLK_SRC>,
			<&gcc GCC_USB3_PRIM_CLKREF_CLK>,
			<&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>;
		clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
				"ref_clk", "com_aux_clk";

		resets = <&gcc GCC_USB3_DP_PHY_PRIM_BCR>,
			<&gcc GCC_USB3_PHY_PRIM_SP0_BCR>;
		reset-names = "global_phy_reset", "phy_reset";

	};

	usb_nop_phy: usb_nop_phy {
		compatible = "usb-nop-xceiv";
	};

	usb_audio_qmi_dev {
		compatible = "qcom,usb-audio-qmi-dev";
		iommus = <&apps_smmu 0x0af 0x0>;
		qcom,iommu-dma = "disabled";
		qcom,usb-audio-stream-id = <0xf>;
		qcom,usb-audio-intr-num = <2>;
	};
};
