// Seed: 1619565444
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    inout supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    input tri0 id_17,
    input uwire id_18,
    output tri0 id_19,
    output supply0 id_20,
    input wand id_21,
    input wire id_22,
    output supply0 id_23,
    input uwire id_24,
    output wire id_25
);
  module_0(
      id_5, id_2, id_5, id_9
  );
  assign id_1 = 1'd0;
endmodule
