{"vcs1":{"timestamp_begin":1731186337.664273700, "rt":3.08, "ut":1.98, "st":0.23}}
{"vcselab":{"timestamp_begin":1731186340.809985185, "rt":1.11, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1731186341.988103802, "rt":0.39, "ut":0.18, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731186336.936102853}
{"VCS_COMP_START_TIME": 1731186336.936102853}
{"VCS_COMP_END_TIME": 1731186347.098166553}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336560}}
{"stitch_vcselab": {"peak_mem": 231632}}
