
Seguidor_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5c8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  0800a7a8  0800a7a8  0001a7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a984  0800a984  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800a984  0800a984  0001a984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a98c  0800a98c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a98c  0800a98c  0001a98c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a990  0800a990  0001a990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800a994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c60  20000078  0800aa0c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001cd8  0800aa0c  00021cd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cd7  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f84  00000000  00000000  00040d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  00044d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001770  00000000  00000000  00046600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029695  00000000  00000000  00047d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d1d6  00000000  00000000  00071405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106e76  00000000  00000000  0008e5db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00195451  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f1c  00000000  00000000  001954a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a790 	.word	0x0800a790

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	0800a790 	.word	0x0800a790

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b974 	b.w	8000d9c <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468e      	mov	lr, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d14d      	bne.n	8000b76 <__udivmoddi4+0xaa>
 8000ada:	428a      	cmp	r2, r1
 8000adc:	4694      	mov	ip, r2
 8000ade:	d969      	bls.n	8000bb4 <__udivmoddi4+0xe8>
 8000ae0:	fab2 f282 	clz	r2, r2
 8000ae4:	b152      	cbz	r2, 8000afc <__udivmoddi4+0x30>
 8000ae6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aea:	f1c2 0120 	rsb	r1, r2, #32
 8000aee:	fa20 f101 	lsr.w	r1, r0, r1
 8000af2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af6:	ea41 0e03 	orr.w	lr, r1, r3
 8000afa:	4094      	lsls	r4, r2
 8000afc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b00:	0c21      	lsrs	r1, r4, #16
 8000b02:	fbbe f6f8 	udiv	r6, lr, r8
 8000b06:	fa1f f78c 	uxth.w	r7, ip
 8000b0a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b0e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b12:	fb06 f107 	mul.w	r1, r6, r7
 8000b16:	4299      	cmp	r1, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x64>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b22:	f080 811f 	bcs.w	8000d64 <__udivmoddi4+0x298>
 8000b26:	4299      	cmp	r1, r3
 8000b28:	f240 811c 	bls.w	8000d64 <__udivmoddi4+0x298>
 8000b2c:	3e02      	subs	r6, #2
 8000b2e:	4463      	add	r3, ip
 8000b30:	1a5b      	subs	r3, r3, r1
 8000b32:	b2a4      	uxth	r4, r4
 8000b34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b38:	fb08 3310 	mls	r3, r8, r0, r3
 8000b3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b40:	fb00 f707 	mul.w	r7, r0, r7
 8000b44:	42a7      	cmp	r7, r4
 8000b46:	d90a      	bls.n	8000b5e <__udivmoddi4+0x92>
 8000b48:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b50:	f080 810a 	bcs.w	8000d68 <__udivmoddi4+0x29c>
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	f240 8107 	bls.w	8000d68 <__udivmoddi4+0x29c>
 8000b5a:	4464      	add	r4, ip
 8000b5c:	3802      	subs	r0, #2
 8000b5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b62:	1be4      	subs	r4, r4, r7
 8000b64:	2600      	movs	r6, #0
 8000b66:	b11d      	cbz	r5, 8000b70 <__udivmoddi4+0xa4>
 8000b68:	40d4      	lsrs	r4, r2
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0xc2>
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	f000 80ef 	beq.w	8000d5e <__udivmoddi4+0x292>
 8000b80:	2600      	movs	r6, #0
 8000b82:	e9c5 0100 	strd	r0, r1, [r5]
 8000b86:	4630      	mov	r0, r6
 8000b88:	4631      	mov	r1, r6
 8000b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8e:	fab3 f683 	clz	r6, r3
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d14a      	bne.n	8000c2c <__udivmoddi4+0x160>
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xd4>
 8000b9a:	4282      	cmp	r2, r0
 8000b9c:	f200 80f9 	bhi.w	8000d92 <__udivmoddi4+0x2c6>
 8000ba0:	1a84      	subs	r4, r0, r2
 8000ba2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	469e      	mov	lr, r3
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d0e0      	beq.n	8000b70 <__udivmoddi4+0xa4>
 8000bae:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bb2:	e7dd      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000bb4:	b902      	cbnz	r2, 8000bb8 <__udivmoddi4+0xec>
 8000bb6:	deff      	udf	#255	; 0xff
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	2a00      	cmp	r2, #0
 8000bbe:	f040 8092 	bne.w	8000ce6 <__udivmoddi4+0x21a>
 8000bc2:	eba1 010c 	sub.w	r1, r1, ip
 8000bc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bca:	fa1f fe8c 	uxth.w	lr, ip
 8000bce:	2601      	movs	r6, #1
 8000bd0:	0c20      	lsrs	r0, r4, #16
 8000bd2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bd6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bde:	fb0e f003 	mul.w	r0, lr, r3
 8000be2:	4288      	cmp	r0, r1
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x12c>
 8000be6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bea:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x12a>
 8000bf0:	4288      	cmp	r0, r1
 8000bf2:	f200 80cb 	bhi.w	8000d8c <__udivmoddi4+0x2c0>
 8000bf6:	4643      	mov	r3, r8
 8000bf8:	1a09      	subs	r1, r1, r0
 8000bfa:	b2a4      	uxth	r4, r4
 8000bfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c00:	fb07 1110 	mls	r1, r7, r0, r1
 8000c04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c08:	fb0e fe00 	mul.w	lr, lr, r0
 8000c0c:	45a6      	cmp	lr, r4
 8000c0e:	d908      	bls.n	8000c22 <__udivmoddi4+0x156>
 8000c10:	eb1c 0404 	adds.w	r4, ip, r4
 8000c14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c18:	d202      	bcs.n	8000c20 <__udivmoddi4+0x154>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f200 80bb 	bhi.w	8000d96 <__udivmoddi4+0x2ca>
 8000c20:	4608      	mov	r0, r1
 8000c22:	eba4 040e 	sub.w	r4, r4, lr
 8000c26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c2a:	e79c      	b.n	8000b66 <__udivmoddi4+0x9a>
 8000c2c:	f1c6 0720 	rsb	r7, r6, #32
 8000c30:	40b3      	lsls	r3, r6
 8000c32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c42:	431c      	orrs	r4, r3
 8000c44:	40f9      	lsrs	r1, r7
 8000c46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c52:	0c20      	lsrs	r0, r4, #16
 8000c54:	fa1f fe8c 	uxth.w	lr, ip
 8000c58:	fb09 1118 	mls	r1, r9, r8, r1
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	fb08 f00e 	mul.w	r0, r8, lr
 8000c64:	4288      	cmp	r0, r1
 8000c66:	fa02 f206 	lsl.w	r2, r2, r6
 8000c6a:	d90b      	bls.n	8000c84 <__udivmoddi4+0x1b8>
 8000c6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c74:	f080 8088 	bcs.w	8000d88 <__udivmoddi4+0x2bc>
 8000c78:	4288      	cmp	r0, r1
 8000c7a:	f240 8085 	bls.w	8000d88 <__udivmoddi4+0x2bc>
 8000c7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c82:	4461      	add	r1, ip
 8000c84:	1a09      	subs	r1, r1, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c98:	458e      	cmp	lr, r1
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x1e2>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ca4:	d26c      	bcs.n	8000d80 <__udivmoddi4+0x2b4>
 8000ca6:	458e      	cmp	lr, r1
 8000ca8:	d96a      	bls.n	8000d80 <__udivmoddi4+0x2b4>
 8000caa:	3802      	subs	r0, #2
 8000cac:	4461      	add	r1, ip
 8000cae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cb6:	eba1 010e 	sub.w	r1, r1, lr
 8000cba:	42a1      	cmp	r1, r4
 8000cbc:	46c8      	mov	r8, r9
 8000cbe:	46a6      	mov	lr, r4
 8000cc0:	d356      	bcc.n	8000d70 <__udivmoddi4+0x2a4>
 8000cc2:	d053      	beq.n	8000d6c <__udivmoddi4+0x2a0>
 8000cc4:	b15d      	cbz	r5, 8000cde <__udivmoddi4+0x212>
 8000cc6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cca:	eb61 010e 	sbc.w	r1, r1, lr
 8000cce:	fa01 f707 	lsl.w	r7, r1, r7
 8000cd2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cd6:	40f1      	lsrs	r1, r6
 8000cd8:	431f      	orrs	r7, r3
 8000cda:	e9c5 7100 	strd	r7, r1, [r5]
 8000cde:	2600      	movs	r6, #0
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	f1c2 0320 	rsb	r3, r2, #32
 8000cea:	40d8      	lsrs	r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	4301      	orrs	r1, r0
 8000cf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfc:	fa1f fe8c 	uxth.w	lr, ip
 8000d00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d04:	fb07 3610 	mls	r6, r7, r0, r3
 8000d08:	0c0b      	lsrs	r3, r1, #16
 8000d0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d12:	429e      	cmp	r6, r3
 8000d14:	fa04 f402 	lsl.w	r4, r4, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x260>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d22:	d22f      	bcs.n	8000d84 <__udivmoddi4+0x2b8>
 8000d24:	429e      	cmp	r6, r3
 8000d26:	d92d      	bls.n	8000d84 <__udivmoddi4+0x2b8>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	b289      	uxth	r1, r1
 8000d30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d34:	fb07 3316 	mls	r3, r7, r6, r3
 8000d38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d40:	428b      	cmp	r3, r1
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x28a>
 8000d44:	eb1c 0101 	adds.w	r1, ip, r1
 8000d48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d4c:	d216      	bcs.n	8000d7c <__udivmoddi4+0x2b0>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d914      	bls.n	8000d7c <__udivmoddi4+0x2b0>
 8000d52:	3e02      	subs	r6, #2
 8000d54:	4461      	add	r1, ip
 8000d56:	1ac9      	subs	r1, r1, r3
 8000d58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d5c:	e738      	b.n	8000bd0 <__udivmoddi4+0x104>
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e705      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e3      	b.n	8000b30 <__udivmoddi4+0x64>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6f8      	b.n	8000b5e <__udivmoddi4+0x92>
 8000d6c:	454b      	cmp	r3, r9
 8000d6e:	d2a9      	bcs.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d70:	ebb9 0802 	subs.w	r8, r9, r2
 8000d74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7a3      	b.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d7c:	4646      	mov	r6, r8
 8000d7e:	e7ea      	b.n	8000d56 <__udivmoddi4+0x28a>
 8000d80:	4620      	mov	r0, r4
 8000d82:	e794      	b.n	8000cae <__udivmoddi4+0x1e2>
 8000d84:	4640      	mov	r0, r8
 8000d86:	e7d1      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d88:	46d0      	mov	r8, sl
 8000d8a:	e77b      	b.n	8000c84 <__udivmoddi4+0x1b8>
 8000d8c:	3b02      	subs	r3, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	e732      	b.n	8000bf8 <__udivmoddi4+0x12c>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e709      	b.n	8000baa <__udivmoddi4+0xde>
 8000d96:	4464      	add	r4, ip
 8000d98:	3802      	subs	r0, #2
 8000d9a:	e742      	b.n	8000c22 <__udivmoddi4+0x156>

08000d9c <__aeabi_idiv0>:
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Semaphore */
  SemaphoreHandle = osSemaphoreNew(1, 1, &Semaphore_attributes);
 8000da4:	4a14      	ldr	r2, [pc, #80]	; (8000df8 <MX_FREERTOS_Init+0x58>)
 8000da6:	2101      	movs	r1, #1
 8000da8:	2001      	movs	r0, #1
 8000daa:	f005 fe28 	bl	80069fe <osSemaphoreNew>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4a12      	ldr	r2, [pc, #72]	; (8000dfc <MX_FREERTOS_Init+0x5c>)
 8000db2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of triger */
  trigerHandle = osThreadNew(StartTriger, NULL, &triger_attributes);
 8000db4:	4a12      	ldr	r2, [pc, #72]	; (8000e00 <MX_FREERTOS_Init+0x60>)
 8000db6:	2100      	movs	r1, #0
 8000db8:	4812      	ldr	r0, [pc, #72]	; (8000e04 <MX_FREERTOS_Init+0x64>)
 8000dba:	f005 fd73 	bl	80068a4 <osThreadNew>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	4a11      	ldr	r2, [pc, #68]	; (8000e08 <MX_FREERTOS_Init+0x68>)
 8000dc2:	6013      	str	r3, [r2, #0]

  /* creation of comunicacao */
  comunicacaoHandle = osThreadNew(StartComunicacao, NULL, &comunicacao_attributes);
 8000dc4:	4a11      	ldr	r2, [pc, #68]	; (8000e0c <MX_FREERTOS_Init+0x6c>)
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4811      	ldr	r0, [pc, #68]	; (8000e10 <MX_FREERTOS_Init+0x70>)
 8000dca:	f005 fd6b 	bl	80068a4 <osThreadNew>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	4a10      	ldr	r2, [pc, #64]	; (8000e14 <MX_FREERTOS_Init+0x74>)
 8000dd2:	6013      	str	r3, [r2, #0]

  /* creation of seguidor */
  seguidorHandle = osThreadNew(StartSeguidor, NULL, &seguidor_attributes);
 8000dd4:	4a10      	ldr	r2, [pc, #64]	; (8000e18 <MX_FREERTOS_Init+0x78>)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4810      	ldr	r0, [pc, #64]	; (8000e1c <MX_FREERTOS_Init+0x7c>)
 8000dda:	f005 fd63 	bl	80068a4 <osThreadNew>
 8000dde:	4603      	mov	r3, r0
 8000de0:	4a0f      	ldr	r2, [pc, #60]	; (8000e20 <MX_FREERTOS_Init+0x80>)
 8000de2:	6013      	str	r3, [r2, #0]

  /* creation of motores */
  motoresHandle = osThreadNew(StartMotores, NULL, &motores_attributes);
 8000de4:	4a0f      	ldr	r2, [pc, #60]	; (8000e24 <MX_FREERTOS_Init+0x84>)
 8000de6:	2100      	movs	r1, #0
 8000de8:	480f      	ldr	r0, [pc, #60]	; (8000e28 <MX_FREERTOS_Init+0x88>)
 8000dea:	f005 fd5b 	bl	80068a4 <osThreadNew>
 8000dee:	4603      	mov	r3, r0
 8000df0:	4a0e      	ldr	r2, [pc, #56]	; (8000e2c <MX_FREERTOS_Init+0x8c>)
 8000df2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	0800a8a0 	.word	0x0800a8a0
 8000dfc:	20000138 	.word	0x20000138
 8000e00:	0800a810 	.word	0x0800a810
 8000e04:	08000e31 	.word	0x08000e31
 8000e08:	20000128 	.word	0x20000128
 8000e0c:	0800a834 	.word	0x0800a834
 8000e10:	08000e71 	.word	0x08000e71
 8000e14:	2000012c 	.word	0x2000012c
 8000e18:	0800a858 	.word	0x0800a858
 8000e1c:	08000ec1 	.word	0x08000ec1
 8000e20:	20000130 	.word	0x20000130
 8000e24:	0800a87c 	.word	0x0800a87c
 8000e28:	08001121 	.word	0x08001121
 8000e2c:	20000134 	.word	0x20000134

08000e30 <StartTriger>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTriger */
void StartTriger(void *argument)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTriger */
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000e38:	2100      	movs	r1, #0
 8000e3a:	480b      	ldr	r0, [pc, #44]	; (8000e68 <StartTriger+0x38>)
 8000e3c:	f002 fd80 	bl	8003940 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000e40:	2100      	movs	r1, #0
 8000e42:	480a      	ldr	r0, [pc, #40]	; (8000e6c <StartTriger+0x3c>)
 8000e44:	f002 fc12 	bl	800366c <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000e48:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <StartTriger+0x38>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <StartTriger+0x38>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f042 0202 	orr.w	r2, r2, #2
 8000e56:	60da      	str	r2, [r3, #12]
	  htim2.Instance->CCR1 = 5;
 8000e58:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <StartTriger+0x3c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2205      	movs	r2, #5
 8000e5e:	635a      	str	r2, [r3, #52]	; 0x34
	  osDelay(10);
 8000e60:	200a      	movs	r0, #10
 8000e62:	f005 fdb1 	bl	80069c8 <osDelay>
	  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000e66:	e7ef      	b.n	8000e48 <StartTriger+0x18>
 8000e68:	20000140 	.word	0x20000140
 8000e6c:	2000018c 	.word	0x2000018c

08000e70 <StartComunicacao>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartComunicacao */
void StartComunicacao(void *argument)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af02      	add	r7, sp, #8
 8000e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartComunicacao */
  /* Infinite loop */
  for(;;)
  {
	  //sprintf(mostrar,"D: %d, V1: %d, V2: %d, DIF: %d \r \n ",(int)distancia,(int)valor1,(int)valor2,(int)diferenca);
	  sprintf(mostrar,"S2: %d, S3: %d, S4: %d \r \n ",(int)S2,(int)S3,(int)S4);
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <StartComunicacao+0x38>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <StartComunicacao+0x3c>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	4619      	mov	r1, r3
 8000e84:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <StartComunicacao+0x40>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	4909      	ldr	r1, [pc, #36]	; (8000eb4 <StartComunicacao+0x44>)
 8000e8e:	480a      	ldr	r0, [pc, #40]	; (8000eb8 <StartComunicacao+0x48>)
 8000e90:	f009 f8c4 	bl	800a01c <siprintf>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)mostrar, sizeof(mostrar), 100);
 8000e94:	2364      	movs	r3, #100	; 0x64
 8000e96:	2264      	movs	r2, #100	; 0x64
 8000e98:	4907      	ldr	r1, [pc, #28]	; (8000eb8 <StartComunicacao+0x48>)
 8000e9a:	4808      	ldr	r0, [pc, #32]	; (8000ebc <StartComunicacao+0x4c>)
 8000e9c:	f004 fa3c 	bl	8005318 <HAL_UART_Transmit>
	  osDelay(100);
 8000ea0:	2064      	movs	r0, #100	; 0x64
 8000ea2:	f005 fd91 	bl	80069c8 <osDelay>
	  sprintf(mostrar,"S2: %d, S3: %d, S4: %d \r \n ",(int)S2,(int)S3,(int)S4);
 8000ea6:	e7e7      	b.n	8000e78 <StartComunicacao+0x8>
 8000ea8:	20000094 	.word	0x20000094
 8000eac:	20000095 	.word	0x20000095
 8000eb0:	20000096 	.word	0x20000096
 8000eb4:	0800a7dc 	.word	0x0800a7dc
 8000eb8:	200000c4 	.word	0x200000c4
 8000ebc:	20000224 	.word	0x20000224

08000ec0 <StartSeguidor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSeguidor */
void StartSeguidor(void *argument)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSeguidor */
  /* Infinite loop */
  for(;;)
  {
    S2 = HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin);
 8000ec8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ecc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed0:	f001 fabe 	bl	8002450 <HAL_GPIO_ReadPin>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	4b83      	ldr	r3, [pc, #524]	; (80010e8 <StartSeguidor+0x228>)
 8000eda:	701a      	strb	r2, [r3, #0]
    S3 = HAL_GPIO_ReadPin(S3_GPIO_Port, S3_Pin);
 8000edc:	2120      	movs	r1, #32
 8000ede:	4883      	ldr	r0, [pc, #524]	; (80010ec <StartSeguidor+0x22c>)
 8000ee0:	f001 fab6 	bl	8002450 <HAL_GPIO_ReadPin>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4b81      	ldr	r3, [pc, #516]	; (80010f0 <StartSeguidor+0x230>)
 8000eea:	701a      	strb	r2, [r3, #0]
    S4 = HAL_GPIO_ReadPin(S4_GPIO_Port, S4_Pin);
 8000eec:	2140      	movs	r1, #64	; 0x40
 8000eee:	487f      	ldr	r0, [pc, #508]	; (80010ec <StartSeguidor+0x22c>)
 8000ef0:	f001 faae 	bl	8002450 <HAL_GPIO_ReadPin>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	4b7e      	ldr	r3, [pc, #504]	; (80010f4 <StartSeguidor+0x234>)
 8000efa:	701a      	strb	r2, [r3, #0]
    NEAR = HAL_GPIO_ReadPin(NEAR_GPIO_Port, NEAR_Pin);
 8000efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f00:	487a      	ldr	r0, [pc, #488]	; (80010ec <StartSeguidor+0x22c>)
 8000f02:	f001 faa5 	bl	8002450 <HAL_GPIO_ReadPin>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b7b      	ldr	r3, [pc, #492]	; (80010f8 <StartSeguidor+0x238>)
 8000f0c:	701a      	strb	r2, [r3, #0]
    CLP = HAL_GPIO_ReadPin(CLP_GPIO_Port, CLP_Pin);
 8000f0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f12:	4876      	ldr	r0, [pc, #472]	; (80010ec <StartSeguidor+0x22c>)
 8000f14:	f001 fa9c 	bl	8002450 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b77      	ldr	r3, [pc, #476]	; (80010fc <StartSeguidor+0x23c>)
 8000f1e:	701a      	strb	r2, [r3, #0]

    osSemaphoreAcquire(SemaphoreHandle, 200);
 8000f20:	4b77      	ldr	r3, [pc, #476]	; (8001100 <StartSeguidor+0x240>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	21c8      	movs	r1, #200	; 0xc8
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 fdf2 	bl	8006b10 <osSemaphoreAcquire>

    if(CLP){
 8000f2c:	4b73      	ldr	r3, [pc, #460]	; (80010fc <StartSeguidor+0x23c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d016      	beq.n	8000f62 <StartSeguidor+0xa2>
    	IN1 = 0;
 8000f34:	4b73      	ldr	r3, [pc, #460]	; (8001104 <StartSeguidor+0x244>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
		IN2 = 0;
 8000f3a:	4b73      	ldr	r3, [pc, #460]	; (8001108 <StartSeguidor+0x248>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]

		IN3 = 0;
 8000f40:	4b72      	ldr	r3, [pc, #456]	; (800110c <StartSeguidor+0x24c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
		IN4 = 0;
 8000f46:	4b72      	ldr	r3, [pc, #456]	; (8001110 <StartSeguidor+0x250>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
		start = start?0:1;
 8000f4c:	4b71      	ldr	r3, [pc, #452]	; (8001114 <StartSeguidor+0x254>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf0c      	ite	eq
 8000f54:	2301      	moveq	r3, #1
 8000f56:	2300      	movne	r3, #0
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b6d      	ldr	r3, [pc, #436]	; (8001114 <StartSeguidor+0x254>)
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	e0b5      	b.n	80010ce <StartSeguidor+0x20e>
    }else if(S2 && !S3 && S4 && start){
 8000f62:	4b61      	ldr	r3, [pc, #388]	; (80010e8 <StartSeguidor+0x228>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d018      	beq.n	8000f9c <StartSeguidor+0xdc>
 8000f6a:	4b61      	ldr	r3, [pc, #388]	; (80010f0 <StartSeguidor+0x230>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d114      	bne.n	8000f9c <StartSeguidor+0xdc>
 8000f72:	4b60      	ldr	r3, [pc, #384]	; (80010f4 <StartSeguidor+0x234>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d010      	beq.n	8000f9c <StartSeguidor+0xdc>
 8000f7a:	4b66      	ldr	r3, [pc, #408]	; (8001114 <StartSeguidor+0x254>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d00c      	beq.n	8000f9c <StartSeguidor+0xdc>
    	IN1 = 1;
 8000f82:	4b60      	ldr	r3, [pc, #384]	; (8001104 <StartSeguidor+0x244>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	601a      	str	r2, [r3, #0]
    	IN2 = 0;
 8000f88:	4b5f      	ldr	r3, [pc, #380]	; (8001108 <StartSeguidor+0x248>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]

    	IN3 = 0;
 8000f8e:	4b5f      	ldr	r3, [pc, #380]	; (800110c <StartSeguidor+0x24c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
    	IN4 = 1;
 8000f94:	4b5e      	ldr	r3, [pc, #376]	; (8001110 <StartSeguidor+0x250>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	e098      	b.n	80010ce <StartSeguidor+0x20e>
    }else if(S2 && S3 && !S4 && start){
 8000f9c:	4b52      	ldr	r3, [pc, #328]	; (80010e8 <StartSeguidor+0x228>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d018      	beq.n	8000fd6 <StartSeguidor+0x116>
 8000fa4:	4b52      	ldr	r3, [pc, #328]	; (80010f0 <StartSeguidor+0x230>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d014      	beq.n	8000fd6 <StartSeguidor+0x116>
 8000fac:	4b51      	ldr	r3, [pc, #324]	; (80010f4 <StartSeguidor+0x234>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d110      	bne.n	8000fd6 <StartSeguidor+0x116>
 8000fb4:	4b57      	ldr	r3, [pc, #348]	; (8001114 <StartSeguidor+0x254>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00c      	beq.n	8000fd6 <StartSeguidor+0x116>
    	IN1 = 1;
 8000fbc:	4b51      	ldr	r3, [pc, #324]	; (8001104 <StartSeguidor+0x244>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	601a      	str	r2, [r3, #0]
		IN2 = 0;
 8000fc2:	4b51      	ldr	r3, [pc, #324]	; (8001108 <StartSeguidor+0x248>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]

		IN3 = 0;
 8000fc8:	4b50      	ldr	r3, [pc, #320]	; (800110c <StartSeguidor+0x24c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
		IN4 = 0;
 8000fce:	4b50      	ldr	r3, [pc, #320]	; (8001110 <StartSeguidor+0x250>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	e07b      	b.n	80010ce <StartSeguidor+0x20e>
    }else if(!S2 && S3 && S4 && start){
 8000fd6:	4b44      	ldr	r3, [pc, #272]	; (80010e8 <StartSeguidor+0x228>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d118      	bne.n	8001010 <StartSeguidor+0x150>
 8000fde:	4b44      	ldr	r3, [pc, #272]	; (80010f0 <StartSeguidor+0x230>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d014      	beq.n	8001010 <StartSeguidor+0x150>
 8000fe6:	4b43      	ldr	r3, [pc, #268]	; (80010f4 <StartSeguidor+0x234>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d010      	beq.n	8001010 <StartSeguidor+0x150>
 8000fee:	4b49      	ldr	r3, [pc, #292]	; (8001114 <StartSeguidor+0x254>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00c      	beq.n	8001010 <StartSeguidor+0x150>
    	IN1 = 0;
 8000ff6:	4b43      	ldr	r3, [pc, #268]	; (8001104 <StartSeguidor+0x244>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
		IN2 = 0;
 8000ffc:	4b42      	ldr	r3, [pc, #264]	; (8001108 <StartSeguidor+0x248>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]

		IN3 = 0;
 8001002:	4b42      	ldr	r3, [pc, #264]	; (800110c <StartSeguidor+0x24c>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
		IN4 = 1;
 8001008:	4b41      	ldr	r3, [pc, #260]	; (8001110 <StartSeguidor+0x250>)
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	e05e      	b.n	80010ce <StartSeguidor+0x20e>
    }else if(S2 && S3 && S4 && start){
 8001010:	4b35      	ldr	r3, [pc, #212]	; (80010e8 <StartSeguidor+0x228>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d03c      	beq.n	8001092 <StartSeguidor+0x1d2>
 8001018:	4b35      	ldr	r3, [pc, #212]	; (80010f0 <StartSeguidor+0x230>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d038      	beq.n	8001092 <StartSeguidor+0x1d2>
 8001020:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <StartSeguidor+0x234>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d034      	beq.n	8001092 <StartSeguidor+0x1d2>
 8001028:	4b3a      	ldr	r3, [pc, #232]	; (8001114 <StartSeguidor+0x254>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d030      	beq.n	8001092 <StartSeguidor+0x1d2>
		//IN2 = 0;

		//IN3 = 0;
		//IN4 = 0;

		IN1 = 1;
 8001030:	4b34      	ldr	r3, [pc, #208]	; (8001104 <StartSeguidor+0x244>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]
		IN2 = 0;
 8001036:	4b34      	ldr	r3, [pc, #208]	; (8001108 <StartSeguidor+0x248>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]

		IN3 = 0;
 800103c:	4b33      	ldr	r3, [pc, #204]	; (800110c <StartSeguidor+0x24c>)
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
		IN4 = 1;
 8001042:	4b33      	ldr	r3, [pc, #204]	; (8001110 <StartSeguidor+0x250>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]

		osDelay(500);
 8001048:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800104c:	f005 fcbc 	bl	80069c8 <osDelay>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4830      	ldr	r0, [pc, #192]	; (8001118 <StartSeguidor+0x258>)
 8001056:	f001 fa13 	bl	8002480 <HAL_GPIO_WritePin>
    	osDelay(500);
 800105a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105e:	f005 fcb3 	bl	80069c8 <osDelay>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2104      	movs	r1, #4
 8001066:	482c      	ldr	r0, [pc, #176]	; (8001118 <StartSeguidor+0x258>)
 8001068:	f001 fa0a 	bl	8002480 <HAL_GPIO_WritePin>
    	osDelay(500);
 800106c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001070:	f005 fcaa 	bl	80069c8 <osDelay>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8001074:	2201      	movs	r2, #1
 8001076:	2104      	movs	r1, #4
 8001078:	4827      	ldr	r0, [pc, #156]	; (8001118 <StartSeguidor+0x258>)
 800107a:	f001 fa01 	bl	8002480 <HAL_GPIO_WritePin>
		osDelay(500);
 800107e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001082:	f005 fca1 	bl	80069c8 <osDelay>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2104      	movs	r1, #4
 800108a:	4823      	ldr	r0, [pc, #140]	; (8001118 <StartSeguidor+0x258>)
 800108c:	f001 f9f8 	bl	8002480 <HAL_GPIO_WritePin>
 8001090:	e01d      	b.n	80010ce <StartSeguidor+0x20e>
    } else if(!S2 && !S3 && !S4){
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <StartSeguidor+0x228>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d119      	bne.n	80010ce <StartSeguidor+0x20e>
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <StartSeguidor+0x230>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d115      	bne.n	80010ce <StartSeguidor+0x20e>
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <StartSeguidor+0x234>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d111      	bne.n	80010ce <StartSeguidor+0x20e>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80010aa:	2201      	movs	r2, #1
 80010ac:	2104      	movs	r1, #4
 80010ae:	481a      	ldr	r0, [pc, #104]	; (8001118 <StartSeguidor+0x258>)
 80010b0:	f001 f9e6 	bl	8002480 <HAL_GPIO_WritePin>
    	osDelay(500);
 80010b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010b8:	f005 fc86 	bl	80069c8 <osDelay>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2104      	movs	r1, #4
 80010c0:	4815      	ldr	r0, [pc, #84]	; (8001118 <StartSeguidor+0x258>)
 80010c2:	f001 f9dd 	bl	8002480 <HAL_GPIO_WritePin>
    	osDelay(500);
 80010c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010ca:	f005 fc7d 	bl	80069c8 <osDelay>
    }
    velocidade = 80;
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <StartSeguidor+0x25c>)
 80010d0:	2250      	movs	r2, #80	; 0x50
 80010d2:	601a      	str	r2, [r3, #0]

    osSemaphoreRelease(SemaphoreHandle);
 80010d4:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <StartSeguidor+0x240>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f005 fd6b 	bl	8006bb4 <osSemaphoreRelease>
    osDelay(200);
 80010de:	20c8      	movs	r0, #200	; 0xc8
 80010e0:	f005 fc72 	bl	80069c8 <osDelay>
    S2 = HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin);
 80010e4:	e6f0      	b.n	8000ec8 <StartSeguidor+0x8>
 80010e6:	bf00      	nop
 80010e8:	20000094 	.word	0x20000094
 80010ec:	48000800 	.word	0x48000800
 80010f0:	20000095 	.word	0x20000095
 80010f4:	20000096 	.word	0x20000096
 80010f8:	20000097 	.word	0x20000097
 80010fc:	20000098 	.word	0x20000098
 8001100:	20000138 	.word	0x20000138
 8001104:	200000ac 	.word	0x200000ac
 8001108:	200000b0 	.word	0x200000b0
 800110c:	200000b4 	.word	0x200000b4
 8001110:	200000b8 	.word	0x200000b8
 8001114:	200000c0 	.word	0x200000c0
 8001118:	48000c00 	.word	0x48000c00
 800111c:	200000bc 	.word	0x200000bc

08001120 <StartMotores>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotores */
void StartMotores(void *argument)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotores */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001128:	2100      	movs	r1, #0
 800112a:	4822      	ldr	r0, [pc, #136]	; (80011b4 <StartMotores+0x94>)
 800112c:	f002 fa9e 	bl	800366c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001130:	2104      	movs	r1, #4
 8001132:	4820      	ldr	r0, [pc, #128]	; (80011b4 <StartMotores+0x94>)
 8001134:	f002 fa9a 	bl	800366c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(SemaphoreHandle, 200);
 8001138:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <StartMotores+0x98>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	21c8      	movs	r1, #200	; 0xc8
 800113e:	4618      	mov	r0, r3
 8001140:	f005 fce6 	bl	8006b10 <osSemaphoreAcquire>

	  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, IN1);
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <StartMotores+0x9c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	461a      	mov	r2, r3
 800114c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001154:	f001 f994 	bl	8002480 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, IN2);
 8001158:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <StartMotores+0xa0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001168:	f001 f98a 	bl	8002480 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, IN3);
 800116c:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <StartMotores+0xa4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	b2db      	uxtb	r3, r3
 8001172:	461a      	mov	r2, r3
 8001174:	2180      	movs	r1, #128	; 0x80
 8001176:	4814      	ldr	r0, [pc, #80]	; (80011c8 <StartMotores+0xa8>)
 8001178:	f001 f982 	bl	8002480 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, IN4);
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <StartMotores+0xac>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	461a      	mov	r2, r3
 8001184:	2140      	movs	r1, #64	; 0x40
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <StartMotores+0xb0>)
 8001188:	f001 f97a 	bl	8002480 <HAL_GPIO_WritePin>
	  htim3.Instance->CCR1 = velocidade;
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <StartMotores+0x94>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a10      	ldr	r2, [pc, #64]	; (80011d4 <StartMotores+0xb4>)
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	635a      	str	r2, [r3, #52]	; 0x34
	  htim3.Instance->CCR2 = velocidade+30;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <StartMotores+0xb4>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <StartMotores+0x94>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	321e      	adds	r2, #30
 80011a0:	639a      	str	r2, [r3, #56]	; 0x38

	  //htim3.Instance->CCR1 = 85;
	  //htim3.Instance->CCR2 = 85;
	  osSemaphoreRelease(SemaphoreHandle);
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <StartMotores+0x98>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f005 fd04 	bl	8006bb4 <osSemaphoreRelease>
	  osDelay(200);
 80011ac:	20c8      	movs	r0, #200	; 0xc8
 80011ae:	f005 fc0b 	bl	80069c8 <osDelay>
	  osSemaphoreAcquire(SemaphoreHandle, 200);
 80011b2:	e7c1      	b.n	8001138 <StartMotores+0x18>
 80011b4:	200001d8 	.word	0x200001d8
 80011b8:	20000138 	.word	0x20000138
 80011bc:	200000ac 	.word	0x200000ac
 80011c0:	200000b0 	.word	0x200000b0
 80011c4:	200000b4 	.word	0x200000b4
 80011c8:	48000800 	.word	0x48000800
 80011cc:	200000b8 	.word	0x200000b8
 80011d0:	48000400 	.word	0x48000400
 80011d4:	200000bc 	.word	0x200000bc

080011d8 <HAL_TIM_IC_CaptureCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a41      	ldr	r2, [pc, #260]	; (80012e8 <HAL_TIM_IC_CaptureCallback+0x110>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d177      	bne.n	80012d8 <HAL_TIM_IC_CaptureCallback+0x100>
		if (Is_First) {
 80011e8:	4b40      	ldr	r3, [pc, #256]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x114>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d01a      	beq.n	8001226 <HAL_TIM_IC_CaptureCallback+0x4e>
			valor1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80011f0:	2100      	movs	r1, #0
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f003 f93a 	bl	800446c <HAL_TIM_ReadCapturedValue>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4a3d      	ldr	r2, [pc, #244]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 80011fc:	6013      	str	r3, [r2, #0]
			Is_First = 0;
 80011fe:	4b3b      	ldr	r3, [pc, #236]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x114>)
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	6a1a      	ldr	r2, [r3, #32]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f022 020a 	bic.w	r2, r2, #10
 8001212:	621a      	str	r2, [r3, #32]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6a1a      	ldr	r2, [r3, #32]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f042 0202 	orr.w	r2, r2, #2
 8001222:	621a      	str	r2, [r3, #32]
			Is_First = 1;
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
		}
	}
}
 8001224:	e058      	b.n	80012d8 <HAL_TIM_IC_CaptureCallback+0x100>
		} else if(!Is_First){
 8001226:	4b31      	ldr	r3, [pc, #196]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x114>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d154      	bne.n	80012d8 <HAL_TIM_IC_CaptureCallback+0x100>
			valor2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800122e:	2100      	movs	r1, #0
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f003 f91b 	bl	800446c <HAL_TIM_ReadCapturedValue>
 8001236:	4603      	mov	r3, r0
 8001238:	4a2e      	ldr	r2, [pc, #184]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800123a:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2200      	movs	r2, #0
 8001242:	625a      	str	r2, [r3, #36]	; 0x24
			diferenca = valor2>valor1?valor2-valor1:valor1-valor2;
 8001244:	4b2b      	ldr	r3, [pc, #172]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d905      	bls.n	800125c <HAL_TIM_IC_CaptureCallback+0x84>
 8001250:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b26      	ldr	r3, [pc, #152]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	e004      	b.n	8001266 <HAL_TIM_IC_CaptureCallback+0x8e>
 800125c:	4b24      	ldr	r3, [pc, #144]	; (80012f0 <HAL_TIM_IC_CaptureCallback+0x118>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b24      	ldr	r3, [pc, #144]	; (80012f4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	4a24      	ldr	r2, [pc, #144]	; (80012f8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001268:	6013      	str	r3, [r2, #0]
			distancia = diferenca * .034/2;
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <HAL_TIM_IC_CaptureCallback+0x120>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f968 	bl	8000544 <__aeabi_ui2d>
 8001274:	a31a      	add	r3, pc, #104	; (adr r3, 80012e0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127a:	f7ff f9dd 	bl	8000638 <__aeabi_dmul>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800128e:	f7ff fafd 	bl	800088c <__aeabi_ddiv>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	4610      	mov	r0, r2
 8001298:	4619      	mov	r1, r3
 800129a:	f7ff fbdf 	bl	8000a5c <__aeabi_d2uiz>
 800129e:	4603      	mov	r3, r0
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	4b16      	ldr	r3, [pc, #88]	; (80012fc <HAL_TIM_IC_CaptureCallback+0x124>)
 80012a4:	701a      	strb	r2, [r3, #0]
			Is_First = 1;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_TIM_IC_CaptureCallback+0x114>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	6a1a      	ldr	r2, [r3, #32]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 020a 	bic.w	r2, r2, #10
 80012ba:	621a      	str	r2, [r3, #32]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6a12      	ldr	r2, [r2, #32]
 80012c6:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 0202 	bic.w	r2, r2, #2
 80012d6:	60da      	str	r2, [r3, #12]
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	b020c49c 	.word	0xb020c49c
 80012e4:	3fa16872 	.word	0x3fa16872
 80012e8:	20000140 	.word	0x20000140
 80012ec:	20000000 	.word	0x20000000
 80012f0:	2000009c 	.word	0x2000009c
 80012f4:	200000a0 	.word	0x200000a0
 80012f8:	200000a4 	.word	0x200000a4
 80012fc:	200000a8 	.word	0x200000a8

08001300 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08a      	sub	sp, #40	; 0x28
 8001304:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
 8001314:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001316:	4b4f      	ldr	r3, [pc, #316]	; (8001454 <MX_GPIO_Init+0x154>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	4a4e      	ldr	r2, [pc, #312]	; (8001454 <MX_GPIO_Init+0x154>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001322:	4b4c      	ldr	r3, [pc, #304]	; (8001454 <MX_GPIO_Init+0x154>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	4b49      	ldr	r3, [pc, #292]	; (8001454 <MX_GPIO_Init+0x154>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	4a48      	ldr	r2, [pc, #288]	; (8001454 <MX_GPIO_Init+0x154>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800133a:	4b46      	ldr	r3, [pc, #280]	; (8001454 <MX_GPIO_Init+0x154>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001346:	4b43      	ldr	r3, [pc, #268]	; (8001454 <MX_GPIO_Init+0x154>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134a:	4a42      	ldr	r2, [pc, #264]	; (8001454 <MX_GPIO_Init+0x154>)
 800134c:	f043 0308 	orr.w	r3, r3, #8
 8001350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001352:	4b40      	ldr	r3, [pc, #256]	; (8001454 <MX_GPIO_Init+0x154>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	f003 0308 	and.w	r3, r3, #8
 800135a:	60bb      	str	r3, [r7, #8]
 800135c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135e:	4b3d      	ldr	r3, [pc, #244]	; (8001454 <MX_GPIO_Init+0x154>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	4a3c      	ldr	r2, [pc, #240]	; (8001454 <MX_GPIO_Init+0x154>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800136a:	4b3a      	ldr	r3, [pc, #232]	; (8001454 <MX_GPIO_Init+0x154>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	2180      	movs	r1, #128	; 0x80
 800137a:	4837      	ldr	r0, [pc, #220]	; (8001458 <MX_GPIO_Init+0x158>)
 800137c:	f001 f880 	bl	8002480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001386:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800138a:	f001 f879 	bl	8002480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2104      	movs	r1, #4
 8001392:	4832      	ldr	r0, [pc, #200]	; (800145c <MX_GPIO_Init+0x15c>)
 8001394:	f001 f874 	bl	8002480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001398:	2200      	movs	r2, #0
 800139a:	2140      	movs	r1, #64	; 0x40
 800139c:	4830      	ldr	r0, [pc, #192]	; (8001460 <MX_GPIO_Init+0x160>)
 800139e:	f001 f86f 	bl	8002480 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = S3_Pin|S4_Pin|CLP_Pin|NEAR_Pin;
 80013a2:	f44f 7358 	mov.w	r3, #864	; 0x360
 80013a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4828      	ldr	r0, [pc, #160]	; (8001458 <MX_GPIO_Init+0x158>)
 80013b8:	f000 fec8 	bl	800214c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN3_Pin;
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4821      	ldr	r0, [pc, #132]	; (8001458 <MX_GPIO_Init+0x158>)
 80013d4:	f000 feba 	bl	800214c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80013d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013de:	2301      	movs	r3, #1
 80013e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e6:	2300      	movs	r3, #0
 80013e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f4:	f000 feaa 	bl	800214c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = S2_Pin;
 80013f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(S2_GPIO_Port, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001410:	f000 fe9c 	bl	800214c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001414:	2304      	movs	r3, #4
 8001416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001418:	2301      	movs	r3, #1
 800141a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	2300      	movs	r3, #0
 8001422:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	4619      	mov	r1, r3
 800142a:	480c      	ldr	r0, [pc, #48]	; (800145c <MX_GPIO_Init+0x15c>)
 800142c:	f000 fe8e 	bl	800214c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN4_Pin;
 8001430:	2340      	movs	r3, #64	; 0x40
 8001432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	; (8001460 <MX_GPIO_Init+0x160>)
 8001448:	f000 fe80 	bl	800214c <HAL_GPIO_Init>

}
 800144c:	bf00      	nop
 800144e:	3728      	adds	r7, #40	; 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000
 8001458:	48000800 	.word	0x48000800
 800145c:	48000c00 	.word	0x48000c00
 8001460:	48000400 	.word	0x48000400

08001464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001468:	f000 fc2f 	bl	8001cca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800146c:	f000 f811 	bl	8001492 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001470:	f7ff ff46 	bl	8001300 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001474:	f000 f91c 	bl	80016b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001478:	f000 f974 	bl	8001764 <MX_TIM2_Init>
  MX_LPUART1_UART_Init();
 800147c:	f000 fb52 	bl	8001b24 <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 8001480:	f000 f9e6 	bl	8001850 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001484:	f005 f9c4 	bl	8006810 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001488:	f7ff fc8a 	bl	8000da0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800148c:	f005 f9e4 	bl	8006858 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001490:	e7fe      	b.n	8001490 <main+0x2c>

08001492 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b094      	sub	sp, #80	; 0x50
 8001496:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001498:	f107 0318 	add.w	r3, r7, #24
 800149c:	2238      	movs	r2, #56	; 0x38
 800149e:	2100      	movs	r1, #0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f008 fca5 	bl	8009df0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014b4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014b8:	f000 fffa 	bl	80024b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014bc:	2302      	movs	r3, #2
 80014be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014c6:	2340      	movs	r3, #64	; 0x40
 80014c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ca:	2302      	movs	r3, #2
 80014cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014ce:	2302      	movs	r3, #2
 80014d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80014d2:	2302      	movs	r3, #2
 80014d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 80014d6:	2319      	movs	r3, #25
 80014d8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014da:	2302      	movs	r3, #2
 80014dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014de:	2302      	movs	r3, #2
 80014e0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e2:	2302      	movs	r3, #2
 80014e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e6:	f107 0318 	add.w	r3, r7, #24
 80014ea:	4618      	mov	r0, r3
 80014ec:	f001 f884 	bl	80025f8 <HAL_RCC_OscConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SystemClock_Config+0x68>
  {
    Error_Handler();
 80014f6:	f000 f819 	bl	800152c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fa:	230f      	movs	r3, #15
 80014fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014fe:	2303      	movs	r3, #3
 8001500:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001506:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800150a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2103      	movs	r1, #3
 8001514:	4618      	mov	r0, r3
 8001516:	f001 fb87 	bl	8002c28 <HAL_RCC_ClockConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001520:	f000 f804 	bl	800152c <Error_Handler>
  }
}
 8001524:	bf00      	nop
 8001526:	3750      	adds	r7, #80	; 0x50
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001530:	b672      	cpsid	i
}
 8001532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001534:	e7fe      	b.n	8001534 <Error_Handler+0x8>
	...

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <HAL_MspInit+0x4c>)
 8001540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001542:	4a10      	ldr	r2, [pc, #64]	; (8001584 <HAL_MspInit+0x4c>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6613      	str	r3, [r2, #96]	; 0x60
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <HAL_MspInit+0x4c>)
 800154c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <HAL_MspInit+0x4c>)
 8001558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155a:	4a0a      	ldr	r2, [pc, #40]	; (8001584 <HAL_MspInit+0x4c>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001560:	6593      	str	r3, [r2, #88]	; 0x58
 8001562:	4b08      	ldr	r3, [pc, #32]	; (8001584 <HAL_MspInit+0x4c>)
 8001564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	210f      	movs	r1, #15
 8001572:	f06f 0001 	mvn.w	r0, #1
 8001576:	f000 fcf4 	bl	8001f62 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40021000 	.word	0x40021000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	e7fe      	b.n	800158c <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler+0x4>

08001594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <MemManage_Handler+0x4>

0800159a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b8:	f000 fbda 	bl	8001d70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015bc:	f007 fa7c 	bl	8008ab8 <xTaskGetSchedulerState>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d001      	beq.n	80015ca <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015c6:	f008 f95f 	bl	8009888 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015d4:	4802      	ldr	r0, [pc, #8]	; (80015e0 <TIM1_CC_IRQHandler+0x10>)
 80015d6:	f002 fb03 	bl	8003be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000140 	.word	0x20000140

080015e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015e8:	4802      	ldr	r0, [pc, #8]	; (80015f4 <TIM2_IRQHandler+0x10>)
 80015ea:	f002 faf9 	bl	8003be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000018c 	.word	0x2000018c

080015f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015fc:	4802      	ldr	r0, [pc, #8]	; (8001608 <TIM3_IRQHandler+0x10>)
 80015fe:	f002 faef 	bl	8003be0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200001d8 	.word	0x200001d8

0800160c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001610:	4802      	ldr	r0, [pc, #8]	; (800161c <LPUART1_IRQHandler+0x10>)
 8001612:	f003 ff17 	bl	8005444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000224 	.word	0x20000224

08001620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001628:	4a14      	ldr	r2, [pc, #80]	; (800167c <_sbrk+0x5c>)
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <_sbrk+0x60>)
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001634:	4b13      	ldr	r3, [pc, #76]	; (8001684 <_sbrk+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d102      	bne.n	8001642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800163c:	4b11      	ldr	r3, [pc, #68]	; (8001684 <_sbrk+0x64>)
 800163e:	4a12      	ldr	r2, [pc, #72]	; (8001688 <_sbrk+0x68>)
 8001640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <_sbrk+0x64>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	429a      	cmp	r2, r3
 800164e:	d207      	bcs.n	8001660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001650:	f008 fb94 	bl	8009d7c <__errno>
 8001654:	4603      	mov	r3, r0
 8001656:	220c      	movs	r2, #12
 8001658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	e009      	b.n	8001674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001660:	4b08      	ldr	r3, [pc, #32]	; (8001684 <_sbrk+0x64>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001666:	4b07      	ldr	r3, [pc, #28]	; (8001684 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	4a05      	ldr	r2, [pc, #20]	; (8001684 <_sbrk+0x64>)
 8001670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001672:	68fb      	ldr	r3, [r7, #12]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20020000 	.word	0x20020000
 8001680:	00000400 	.word	0x00000400
 8001684:	2000013c 	.word	0x2000013c
 8001688:	20001cd8 	.word	0x20001cd8

0800168c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <SystemInit+0x20>)
 8001692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001696:	4a05      	ldr	r2, [pc, #20]	; (80016ac <SystemInit+0x20>)
 8001698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800169c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80016c2:	1d3b      	adds	r3, r7, #4
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016ce:	4b23      	ldr	r3, [pc, #140]	; (800175c <MX_TIM1_Init+0xac>)
 80016d0:	4a23      	ldr	r2, [pc, #140]	; (8001760 <MX_TIM1_Init+0xb0>)
 80016d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 125-1;
 80016d4:	4b21      	ldr	r3, [pc, #132]	; (800175c <MX_TIM1_Init+0xac>)
 80016d6:	227c      	movs	r2, #124	; 0x7c
 80016d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016da:	4b20      	ldr	r3, [pc, #128]	; (800175c <MX_TIM1_Init+0xac>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 399;
 80016e0:	4b1e      	ldr	r3, [pc, #120]	; (800175c <MX_TIM1_Init+0xac>)
 80016e2:	f240 128f 	movw	r2, #399	; 0x18f
 80016e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e8:	4b1c      	ldr	r3, [pc, #112]	; (800175c <MX_TIM1_Init+0xac>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016ee:	4b1b      	ldr	r3, [pc, #108]	; (800175c <MX_TIM1_Init+0xac>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f4:	4b19      	ldr	r3, [pc, #100]	; (800175c <MX_TIM1_Init+0xac>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80016fa:	4818      	ldr	r0, [pc, #96]	; (800175c <MX_TIM1_Init+0xac>)
 80016fc:	f002 f8c8 	bl	8003890 <HAL_TIM_IC_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001706:	f7ff ff11 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	480f      	ldr	r0, [pc, #60]	; (800175c <MX_TIM1_Init+0xac>)
 800171e:	f003 fccf 	bl	80050c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001728:	f7ff ff00 	bl	800152c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001730:	2301      	movs	r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	2200      	movs	r2, #0
 8001740:	4619      	mov	r1, r3
 8001742:	4806      	ldr	r0, [pc, #24]	; (800175c <MX_TIM1_Init+0xac>)
 8001744:	f002 fbcb 	bl	8003ede <HAL_TIM_IC_ConfigChannel>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800174e:	f7ff feed 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001752:	bf00      	nop
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000140 	.word	0x20000140
 8001760:	40012c00 	.word	0x40012c00

08001764 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08e      	sub	sp, #56	; 0x38
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001778:	f107 031c 	add.w	r3, r7, #28
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001784:	463b      	mov	r3, r7
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
 8001790:	611a      	str	r2, [r3, #16]
 8001792:	615a      	str	r2, [r3, #20]
 8001794:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001796:	4b2d      	ldr	r3, [pc, #180]	; (800184c <MX_TIM2_Init+0xe8>)
 8001798:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800179c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 125-1;
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <MX_TIM2_Init+0xe8>)
 80017a0:	227c      	movs	r2, #124	; 0x7c
 80017a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a4:	4b29      	ldr	r3, [pc, #164]	; (800184c <MX_TIM2_Init+0xe8>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 399;
 80017aa:	4b28      	ldr	r3, [pc, #160]	; (800184c <MX_TIM2_Init+0xe8>)
 80017ac:	f240 128f 	movw	r2, #399	; 0x18f
 80017b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b2:	4b26      	ldr	r3, [pc, #152]	; (800184c <MX_TIM2_Init+0xe8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b8:	4b24      	ldr	r3, [pc, #144]	; (800184c <MX_TIM2_Init+0xe8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017be:	4823      	ldr	r0, [pc, #140]	; (800184c <MX_TIM2_Init+0xe8>)
 80017c0:	f001 fe9c 	bl	80034fc <HAL_TIM_Base_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80017ca:	f7ff feaf 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d8:	4619      	mov	r1, r3
 80017da:	481c      	ldr	r0, [pc, #112]	; (800184c <MX_TIM2_Init+0xe8>)
 80017dc:	f002 fd30 	bl	8004240 <HAL_TIM_ConfigClockSource>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80017e6:	f7ff fea1 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017ea:	4818      	ldr	r0, [pc, #96]	; (800184c <MX_TIM2_Init+0xe8>)
 80017ec:	f001 fedd 	bl	80035aa <HAL_TIM_PWM_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80017f6:	f7ff fe99 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001802:	f107 031c 	add.w	r3, r7, #28
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	; (800184c <MX_TIM2_Init+0xe8>)
 800180a:	f003 fc59 	bl	80050c0 <HAL_TIMEx_MasterConfigSynchronization>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001814:	f7ff fe8a 	bl	800152c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001818:	2360      	movs	r3, #96	; 0x60
 800181a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001820:	2300      	movs	r3, #0
 8001822:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001828:	463b      	mov	r3, r7
 800182a:	2200      	movs	r2, #0
 800182c:	4619      	mov	r1, r3
 800182e:	4807      	ldr	r0, [pc, #28]	; (800184c <MX_TIM2_Init+0xe8>)
 8001830:	f002 fbf2 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800183a:	f7ff fe77 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800183e:	4803      	ldr	r0, [pc, #12]	; (800184c <MX_TIM2_Init+0xe8>)
 8001840:	f000 f914 	bl	8001a6c <HAL_TIM_MspPostInit>

}
 8001844:	bf00      	nop
 8001846:	3738      	adds	r7, #56	; 0x38
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	2000018c 	.word	0x2000018c

08001850 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08e      	sub	sp, #56	; 0x38
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001856:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001864:	f107 031c 	add.w	r3, r7, #28
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001870:	463b      	mov	r3, r7
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
 800187c:	611a      	str	r2, [r3, #16]
 800187e:	615a      	str	r2, [r3, #20]
 8001880:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001882:	4b32      	ldr	r3, [pc, #200]	; (800194c <MX_TIM3_Init+0xfc>)
 8001884:	4a32      	ldr	r2, [pc, #200]	; (8001950 <MX_TIM3_Init+0x100>)
 8001886:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 125-1;
 8001888:	4b30      	ldr	r3, [pc, #192]	; (800194c <MX_TIM3_Init+0xfc>)
 800188a:	227c      	movs	r2, #124	; 0x7c
 800188c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188e:	4b2f      	ldr	r3, [pc, #188]	; (800194c <MX_TIM3_Init+0xfc>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8001894:	4b2d      	ldr	r3, [pc, #180]	; (800194c <MX_TIM3_Init+0xfc>)
 8001896:	22c7      	movs	r2, #199	; 0xc7
 8001898:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189a:	4b2c      	ldr	r3, [pc, #176]	; (800194c <MX_TIM3_Init+0xfc>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a0:	4b2a      	ldr	r3, [pc, #168]	; (800194c <MX_TIM3_Init+0xfc>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018a6:	4829      	ldr	r0, [pc, #164]	; (800194c <MX_TIM3_Init+0xfc>)
 80018a8:	f001 fe28 	bl	80034fc <HAL_TIM_Base_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80018b2:	f7ff fe3b 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018c0:	4619      	mov	r1, r3
 80018c2:	4822      	ldr	r0, [pc, #136]	; (800194c <MX_TIM3_Init+0xfc>)
 80018c4:	f002 fcbc 	bl	8004240 <HAL_TIM_ConfigClockSource>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80018ce:	f7ff fe2d 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018d2:	481e      	ldr	r0, [pc, #120]	; (800194c <MX_TIM3_Init+0xfc>)
 80018d4:	f001 fe69 	bl	80035aa <HAL_TIM_PWM_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80018de:	f7ff fe25 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	4816      	ldr	r0, [pc, #88]	; (800194c <MX_TIM3_Init+0xfc>)
 80018f2:	f003 fbe5 	bl	80050c0 <HAL_TIMEx_MasterConfigSynchronization>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80018fc:	f7ff fe16 	bl	800152c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001900:	2360      	movs	r3, #96	; 0x60
 8001902:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001908:	2300      	movs	r3, #0
 800190a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001910:	463b      	mov	r3, r7
 8001912:	2200      	movs	r2, #0
 8001914:	4619      	mov	r1, r3
 8001916:	480d      	ldr	r0, [pc, #52]	; (800194c <MX_TIM3_Init+0xfc>)
 8001918:	f002 fb7e 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001922:	f7ff fe03 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001926:	463b      	mov	r3, r7
 8001928:	2204      	movs	r2, #4
 800192a:	4619      	mov	r1, r3
 800192c:	4807      	ldr	r0, [pc, #28]	; (800194c <MX_TIM3_Init+0xfc>)
 800192e:	f002 fb73 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001938:	f7ff fdf8 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800193c:	4803      	ldr	r0, [pc, #12]	; (800194c <MX_TIM3_Init+0xfc>)
 800193e:	f000 f895 	bl	8001a6c <HAL_TIM_MspPostInit>

}
 8001942:	bf00      	nop
 8001944:	3738      	adds	r7, #56	; 0x38
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200001d8 	.word	0x200001d8
 8001950:	40000400 	.word	0x40000400

08001954 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a1b      	ldr	r2, [pc, #108]	; (80019e0 <HAL_TIM_IC_MspInit+0x8c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12f      	bne.n	80019d6 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800197a:	4a1a      	ldr	r2, [pc, #104]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 800197c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001980:	6613      	str	r3, [r2, #96]	; 0x60
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001992:	4a14      	ldr	r2, [pc, #80]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 8001994:	f043 0304 	orr.w	r3, r3, #4
 8001998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <HAL_TIM_IC_MspInit+0x90>)
 800199c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80019a6:	2301      	movs	r3, #1
 80019a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80019b6:	2302      	movs	r3, #2
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	4809      	ldr	r0, [pc, #36]	; (80019e8 <HAL_TIM_IC_MspInit+0x94>)
 80019c2:	f000 fbc3 	bl	800214c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2105      	movs	r1, #5
 80019ca:	201b      	movs	r0, #27
 80019cc:	f000 fac9 	bl	8001f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80019d0:	201b      	movs	r0, #27
 80019d2:	f000 fae0 	bl	8001f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40012c00 	.word	0x40012c00
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48000800 	.word	0x48000800

080019ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019fc:	d114      	bne.n	8001a28 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a02:	4a18      	ldr	r2, [pc, #96]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6593      	str	r3, [r2, #88]	; 0x58
 8001a0a:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2105      	movs	r1, #5
 8001a1a:	201c      	movs	r0, #28
 8001a1c:	f000 faa1 	bl	8001f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a20:	201c      	movs	r0, #28
 8001a22:	f000 fab8 	bl	8001f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a26:	e018      	b.n	8001a5a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a0e      	ldr	r2, [pc, #56]	; (8001a68 <HAL_TIM_Base_MspInit+0x7c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d113      	bne.n	8001a5a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a36:	4a0b      	ldr	r2, [pc, #44]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_TIM_Base_MspInit+0x78>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2105      	movs	r1, #5
 8001a4e:	201d      	movs	r0, #29
 8001a50:	f000 fa87 	bl	8001f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a54:	201d      	movs	r0, #29
 8001a56:	f000 fa9e 	bl	8001f96 <HAL_NVIC_EnableIRQ>
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40000400 	.word	0x40000400

08001a6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a8c:	d11e      	bne.n	8001acc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a92:	4a21      	ldr	r2, [pc, #132]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TRIG_Pin;
 8001aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ac6:	f000 fb41 	bl	800214c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001aca:	e020      	b.n	8001b0e <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <HAL_TIM_MspPostInit+0xb0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d11b      	bne.n	8001b0e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_TIM_MspPostInit+0xac>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENA_Pin|ENB_Pin;
 8001aee:	2330      	movs	r3, #48	; 0x30
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001afe:	2302      	movs	r3, #2
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <HAL_TIM_MspPostInit+0xb4>)
 8001b0a:	f000 fb1f 	bl	800214c <HAL_GPIO_Init>
}
 8001b0e:	bf00      	nop
 8001b10:	3728      	adds	r7, #40	; 0x28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40000400 	.word	0x40000400
 8001b20:	48000400 	.word	0x48000400

08001b24 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001b28:	4b21      	ldr	r3, [pc, #132]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b2a:	4a22      	ldr	r2, [pc, #136]	; (8001bb4 <MX_LPUART1_UART_Init+0x90>)
 8001b2c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8001b2e:	4b20      	ldr	r3, [pc, #128]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b34:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b36:	4b1e      	ldr	r3, [pc, #120]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001b3c:	4b1c      	ldr	r3, [pc, #112]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001b42:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001b48:	4b19      	ldr	r3, [pc, #100]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b4a:	220c      	movs	r2, #12
 8001b4c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b4e:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b54:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b60:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001b66:	4812      	ldr	r0, [pc, #72]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b68:	f003 fb86 	bl	8005278 <HAL_UART_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b72:	f7ff fcdb 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b76:	2100      	movs	r1, #0
 8001b78:	480d      	ldr	r0, [pc, #52]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b7a:	f004 fd4a 	bl	8006612 <HAL_UARTEx_SetTxFifoThreshold>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001b84:	f7ff fcd2 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4809      	ldr	r0, [pc, #36]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b8c:	f004 fd7f 	bl	800668e <HAL_UARTEx_SetRxFifoThreshold>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001b96:	f7ff fcc9 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <MX_LPUART1_UART_Init+0x8c>)
 8001b9c:	f004 fd00 	bl	80065a0 <HAL_UARTEx_DisableFifoMode>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001ba6:	f7ff fcc1 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000224 	.word	0x20000224
 8001bb4:	40008000 	.word	0x40008000

08001bb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b09e      	sub	sp, #120	; 0x78
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bd0:	f107 0310 	add.w	r3, r7, #16
 8001bd4:	2254      	movs	r2, #84	; 0x54
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f008 f909 	bl	8009df0 <memset>
  if(uartHandle->Instance==LPUART1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a23      	ldr	r2, [pc, #140]	; (8001c70 <HAL_UART_MspInit+0xb8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d13e      	bne.n	8001c66 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001be8:	2320      	movs	r3, #32
 8001bea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001bec:	2300      	movs	r3, #0
 8001bee:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f001 fa33 	bl	8003060 <HAL_RCCEx_PeriphCLKConfig>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c00:	f7ff fc94 	bl	800152c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001c04:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c08:	4a1a      	ldr	r2, [pc, #104]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001c10:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	4b15      	ldr	r3, [pc, #84]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c20:	4a14      	ldr	r2, [pc, #80]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_UART_MspInit+0xbc>)
 8001c2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c34:	230c      	movs	r3, #12
 8001c36:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c40:	2300      	movs	r3, #0
 8001c42:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001c44:	230c      	movs	r3, #12
 8001c46:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c48:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c52:	f000 fa7b 	bl	800214c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2105      	movs	r1, #5
 8001c5a:	205b      	movs	r0, #91	; 0x5b
 8001c5c:	f000 f981 	bl	8001f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001c60:	205b      	movs	r0, #91	; 0x5b
 8001c62:	f000 f998 	bl	8001f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001c66:	bf00      	nop
 8001c68:	3778      	adds	r7, #120	; 0x78
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40008000 	.word	0x40008000
 8001c74:	40021000 	.word	0x40021000

08001c78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c78:	480d      	ldr	r0, [pc, #52]	; (8001cb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c7c:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c7e:	490e      	ldr	r1, [pc, #56]	; (8001cb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c80:	4a0e      	ldr	r2, [pc, #56]	; (8001cbc <LoopForever+0xe>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c84:	e002      	b.n	8001c8c <LoopCopyDataInit>

08001c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8a:	3304      	adds	r3, #4

08001c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c90:	d3f9      	bcc.n	8001c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c92:	4a0b      	ldr	r2, [pc, #44]	; (8001cc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c94:	4c0b      	ldr	r4, [pc, #44]	; (8001cc4 <LoopForever+0x16>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c98:	e001      	b.n	8001c9e <LoopFillZerobss>

08001c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c9c:	3204      	adds	r2, #4

08001c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca0:	d3fb      	bcc.n	8001c9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ca2:	f7ff fcf3 	bl	800168c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ca6:	f008 f86f 	bl	8009d88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001caa:	f7ff fbdb 	bl	8001464 <main>

08001cae <LoopForever>:

LoopForever:
    b LoopForever
 8001cae:	e7fe      	b.n	8001cae <LoopForever>
  ldr   r0, =_estack
 8001cb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001cbc:	0800a994 	.word	0x0800a994
  ldr r2, =_sbss
 8001cc0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001cc4:	20001cd8 	.word	0x20001cd8

08001cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cc8:	e7fe      	b.n	8001cc8 <ADC1_2_IRQHandler>

08001cca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cd4:	2003      	movs	r0, #3
 8001cd6:	f000 f939 	bl	8001f4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cda:	200f      	movs	r0, #15
 8001cdc:	f000 f80e 	bl	8001cfc <HAL_InitTick>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d002      	beq.n	8001cec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	71fb      	strb	r3, [r7, #7]
 8001cea:	e001      	b.n	8001cf0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cec:	f7ff fc24 	bl	8001538 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cf0:	79fb      	ldrb	r3, [r7, #7]

}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <HAL_InitTick+0x68>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d022      	beq.n	8001d56 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d10:	4b15      	ldr	r3, [pc, #84]	; (8001d68 <HAL_InitTick+0x6c>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <HAL_InitTick+0x68>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f000 f944 	bl	8001fb2 <HAL_SYSTICK_Config>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10f      	bne.n	8001d50 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b0f      	cmp	r3, #15
 8001d34:	d809      	bhi.n	8001d4a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d36:	2200      	movs	r2, #0
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3e:	f000 f910 	bl	8001f62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d42:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <HAL_InitTick+0x70>)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	e007      	b.n	8001d5a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	73fb      	strb	r3, [r7, #15]
 8001d4e:	e004      	b.n	8001d5a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	73fb      	strb	r3, [r7, #15]
 8001d54:	e001      	b.n	8001d5a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	2000000c 	.word	0x2000000c
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000008 	.word	0x20000008

08001d70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <HAL_IncTick+0x1c>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_IncTick+0x20>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <HAL_IncTick+0x1c>)
 8001d80:	6013      	str	r3, [r2, #0]
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	200002b4 	.word	0x200002b4
 8001d90:	2000000c 	.word	0x2000000c

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200002b4 	.word	0x200002b4

08001dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dde:	4a04      	ldr	r2, [pc, #16]	; (8001df0 <__NVIC_SetPriorityGrouping+0x44>)
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	60d3      	str	r3, [r2, #12]
}
 8001de4:	bf00      	nop
 8001de6:	3714      	adds	r7, #20
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df8:	4b04      	ldr	r3, [pc, #16]	; (8001e0c <__NVIC_GetPriorityGrouping+0x18>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0a1b      	lsrs	r3, r3, #8
 8001dfe:	f003 0307 	and.w	r3, r3, #7
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	e000ed00 	.word	0xe000ed00

08001e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	db0b      	blt.n	8001e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f003 021f 	and.w	r2, r3, #31
 8001e28:	4907      	ldr	r1, [pc, #28]	; (8001e48 <__NVIC_EnableIRQ+0x38>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	095b      	lsrs	r3, r3, #5
 8001e30:	2001      	movs	r0, #1
 8001e32:	fa00 f202 	lsl.w	r2, r0, r2
 8001e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000e100 	.word	0xe000e100

08001e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	db0a      	blt.n	8001e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	490c      	ldr	r1, [pc, #48]	; (8001e98 <__NVIC_SetPriority+0x4c>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	0112      	lsls	r2, r2, #4
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	440b      	add	r3, r1
 8001e70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e74:	e00a      	b.n	8001e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4908      	ldr	r1, [pc, #32]	; (8001e9c <__NVIC_SetPriority+0x50>)
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	3b04      	subs	r3, #4
 8001e84:	0112      	lsls	r2, r2, #4
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	440b      	add	r3, r1
 8001e8a:	761a      	strb	r2, [r3, #24]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000e100 	.word	0xe000e100
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b089      	sub	sp, #36	; 0x24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f1c3 0307 	rsb	r3, r3, #7
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	bf28      	it	cs
 8001ebe:	2304      	movcs	r3, #4
 8001ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	2b06      	cmp	r3, #6
 8001ec8:	d902      	bls.n	8001ed0 <NVIC_EncodePriority+0x30>
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	3b03      	subs	r3, #3
 8001ece:	e000      	b.n	8001ed2 <NVIC_EncodePriority+0x32>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	401a      	ands	r2, r3
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef2:	43d9      	mvns	r1, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	4313      	orrs	r3, r2
         );
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3724      	adds	r7, #36	; 0x24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
	...

08001f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f18:	d301      	bcc.n	8001f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e00f      	b.n	8001f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f1e:	4a0a      	ldr	r2, [pc, #40]	; (8001f48 <SysTick_Config+0x40>)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f26:	210f      	movs	r1, #15
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	f7ff ff8e 	bl	8001e4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <SysTick_Config+0x40>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f36:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <SysTick_Config+0x40>)
 8001f38:	2207      	movs	r2, #7
 8001f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	e000e010 	.word	0xe000e010

08001f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7ff ff29 	bl	8001dac <__NVIC_SetPriorityGrouping>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	4603      	mov	r3, r0
 8001f6a:	60b9      	str	r1, [r7, #8]
 8001f6c:	607a      	str	r2, [r7, #4]
 8001f6e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f70:	f7ff ff40 	bl	8001df4 <__NVIC_GetPriorityGrouping>
 8001f74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	6978      	ldr	r0, [r7, #20]
 8001f7c:	f7ff ff90 	bl	8001ea0 <NVIC_EncodePriority>
 8001f80:	4602      	mov	r2, r0
 8001f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f86:	4611      	mov	r1, r2
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff5f 	bl	8001e4c <__NVIC_SetPriority>
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff33 	bl	8001e10 <__NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ffa4 	bl	8001f08 <SysTick_Config>
 8001fc0:	4603      	mov	r3, r0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b085      	sub	sp, #20
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d005      	beq.n	8001fee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
 8001fec:	e037      	b.n	800205e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 020e 	bic.w	r2, r2, #14
 8001ffc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002008:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800200c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	f003 021f 	and.w	r2, r3, #31
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	2101      	movs	r1, #1
 800202c:	fa01 f202 	lsl.w	r2, r1, r2
 8002030:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800203a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00c      	beq.n	800205e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002052:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800205c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d00d      	beq.n	80020b0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2204      	movs	r2, #4
 8002098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	73fb      	strb	r3, [r7, #15]
 80020ae:	e047      	b.n	8002140 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 020e 	bic.w	r2, r2, #14
 80020be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0201 	bic.w	r2, r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e4:	f003 021f 	and.w	r2, r3, #31
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	2101      	movs	r1, #1
 80020ee:	fa01 f202 	lsl.w	r2, r1, r2
 80020f2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80020fc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002110:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002114:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800211e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	4798      	blx	r3
    }
  }
  return status;
 8002140:	7bfb      	ldrb	r3, [r7, #15]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800214c:	b480      	push	{r7}
 800214e:	b087      	sub	sp, #28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800215a:	e15a      	b.n	8002412 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	2101      	movs	r1, #1
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	fa01 f303 	lsl.w	r3, r1, r3
 8002168:	4013      	ands	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 814c 	beq.w	800240c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f003 0303 	and.w	r3, r3, #3
 800217c:	2b01      	cmp	r3, #1
 800217e:	d005      	beq.n	800218c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002188:	2b02      	cmp	r3, #2
 800218a:	d130      	bne.n	80021ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	2203      	movs	r2, #3
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	4013      	ands	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021c2:	2201      	movs	r2, #1
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4013      	ands	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	f003 0201 	and.w	r2, r3, #1
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f003 0303 	and.w	r3, r3, #3
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d017      	beq.n	800222a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	2203      	movs	r2, #3
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	4313      	orrs	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d123      	bne.n	800227e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	08da      	lsrs	r2, r3, #3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3208      	adds	r2, #8
 800223e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	220f      	movs	r2, #15
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	691a      	ldr	r2, [r3, #16]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	08da      	lsrs	r2, r3, #3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3208      	adds	r2, #8
 8002278:	6939      	ldr	r1, [r7, #16]
 800227a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	2203      	movs	r2, #3
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4013      	ands	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 0203 	and.w	r2, r3, #3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 80a6 	beq.w	800240c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c0:	4b5b      	ldr	r3, [pc, #364]	; (8002430 <HAL_GPIO_Init+0x2e4>)
 80022c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c4:	4a5a      	ldr	r2, [pc, #360]	; (8002430 <HAL_GPIO_Init+0x2e4>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6613      	str	r3, [r2, #96]	; 0x60
 80022cc:	4b58      	ldr	r3, [pc, #352]	; (8002430 <HAL_GPIO_Init+0x2e4>)
 80022ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	60bb      	str	r3, [r7, #8]
 80022d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022d8:	4a56      	ldr	r2, [pc, #344]	; (8002434 <HAL_GPIO_Init+0x2e8>)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	089b      	lsrs	r3, r3, #2
 80022de:	3302      	adds	r3, #2
 80022e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	220f      	movs	r2, #15
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002302:	d01f      	beq.n	8002344 <HAL_GPIO_Init+0x1f8>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a4c      	ldr	r2, [pc, #304]	; (8002438 <HAL_GPIO_Init+0x2ec>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d019      	beq.n	8002340 <HAL_GPIO_Init+0x1f4>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a4b      	ldr	r2, [pc, #300]	; (800243c <HAL_GPIO_Init+0x2f0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d013      	beq.n	800233c <HAL_GPIO_Init+0x1f0>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a4a      	ldr	r2, [pc, #296]	; (8002440 <HAL_GPIO_Init+0x2f4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d00d      	beq.n	8002338 <HAL_GPIO_Init+0x1ec>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a49      	ldr	r2, [pc, #292]	; (8002444 <HAL_GPIO_Init+0x2f8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d007      	beq.n	8002334 <HAL_GPIO_Init+0x1e8>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a48      	ldr	r2, [pc, #288]	; (8002448 <HAL_GPIO_Init+0x2fc>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d101      	bne.n	8002330 <HAL_GPIO_Init+0x1e4>
 800232c:	2305      	movs	r3, #5
 800232e:	e00a      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 8002330:	2306      	movs	r3, #6
 8002332:	e008      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 8002334:	2304      	movs	r3, #4
 8002336:	e006      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 8002338:	2303      	movs	r3, #3
 800233a:	e004      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 800233c:	2302      	movs	r3, #2
 800233e:	e002      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 8002340:	2301      	movs	r3, #1
 8002342:	e000      	b.n	8002346 <HAL_GPIO_Init+0x1fa>
 8002344:	2300      	movs	r3, #0
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	f002 0203 	and.w	r2, r2, #3
 800234c:	0092      	lsls	r2, r2, #2
 800234e:	4093      	lsls	r3, r2
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	4313      	orrs	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002356:	4937      	ldr	r1, [pc, #220]	; (8002434 <HAL_GPIO_Init+0x2e8>)
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	3302      	adds	r3, #2
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002364:	4b39      	ldr	r3, [pc, #228]	; (800244c <HAL_GPIO_Init+0x300>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	43db      	mvns	r3, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002388:	4a30      	ldr	r2, [pc, #192]	; (800244c <HAL_GPIO_Init+0x300>)
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800238e:	4b2f      	ldr	r3, [pc, #188]	; (800244c <HAL_GPIO_Init+0x300>)
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	43db      	mvns	r3, r3
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4013      	ands	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023b2:	4a26      	ldr	r2, [pc, #152]	; (800244c <HAL_GPIO_Init+0x300>)
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80023b8:	4b24      	ldr	r3, [pc, #144]	; (800244c <HAL_GPIO_Init+0x300>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023dc:	4a1b      	ldr	r2, [pc, #108]	; (800244c <HAL_GPIO_Init+0x300>)
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80023e2:	4b1a      	ldr	r3, [pc, #104]	; (800244c <HAL_GPIO_Init+0x300>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	43db      	mvns	r3, r3
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002406:	4a11      	ldr	r2, [pc, #68]	; (800244c <HAL_GPIO_Init+0x300>)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	3301      	adds	r3, #1
 8002410:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	fa22 f303 	lsr.w	r3, r2, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	f47f ae9d 	bne.w	800215c <HAL_GPIO_Init+0x10>
  }
}
 8002422:	bf00      	nop
 8002424:	bf00      	nop
 8002426:	371c      	adds	r7, #28
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	40021000 	.word	0x40021000
 8002434:	40010000 	.word	0x40010000
 8002438:	48000400 	.word	0x48000400
 800243c:	48000800 	.word	0x48000800
 8002440:	48000c00 	.word	0x48000c00
 8002444:	48001000 	.word	0x48001000
 8002448:	48001400 	.word	0x48001400
 800244c:	40010400 	.word	0x40010400

08002450 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691a      	ldr	r2, [r3, #16]
 8002460:	887b      	ldrh	r3, [r7, #2]
 8002462:	4013      	ands	r3, r2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d002      	beq.n	800246e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002468:	2301      	movs	r3, #1
 800246a:	73fb      	strb	r3, [r7, #15]
 800246c:	e001      	b.n	8002472 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800246e:	2300      	movs	r3, #0
 8002470:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002472:	7bfb      	ldrb	r3, [r7, #15]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	807b      	strh	r3, [r7, #2]
 800248c:	4613      	mov	r3, r2
 800248e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002490:	787b      	ldrb	r3, [r7, #1]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002496:	887a      	ldrh	r2, [r7, #2]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800249c:	e002      	b.n	80024a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800249e:	887a      	ldrh	r2, [r7, #2]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d141      	bne.n	8002542 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024be:	4b4b      	ldr	r3, [pc, #300]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ca:	d131      	bne.n	8002530 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024cc:	4b47      	ldr	r3, [pc, #284]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024d2:	4a46      	ldr	r2, [pc, #280]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024dc:	4b43      	ldr	r3, [pc, #268]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024e4:	4a41      	ldr	r2, [pc, #260]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024ec:	4b40      	ldr	r3, [pc, #256]	; (80025f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2232      	movs	r2, #50	; 0x32
 80024f2:	fb02 f303 	mul.w	r3, r2, r3
 80024f6:	4a3f      	ldr	r2, [pc, #252]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024f8:	fba2 2303 	umull	r2, r3, r2, r3
 80024fc:	0c9b      	lsrs	r3, r3, #18
 80024fe:	3301      	adds	r3, #1
 8002500:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002502:	e002      	b.n	800250a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	3b01      	subs	r3, #1
 8002508:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800250a:	4b38      	ldr	r3, [pc, #224]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002516:	d102      	bne.n	800251e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f2      	bne.n	8002504 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800251e:	4b33      	ldr	r3, [pc, #204]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002526:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800252a:	d158      	bne.n	80025de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e057      	b.n	80025e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002530:	4b2e      	ldr	r3, [pc, #184]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002532:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002536:	4a2d      	ldr	r2, [pc, #180]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800253c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002540:	e04d      	b.n	80025de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002548:	d141      	bne.n	80025ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800254a:	4b28      	ldr	r3, [pc, #160]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002556:	d131      	bne.n	80025bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002558:	4b24      	ldr	r3, [pc, #144]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800255a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800255e:	4a23      	ldr	r2, [pc, #140]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002564:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002568:	4b20      	ldr	r3, [pc, #128]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002570:	4a1e      	ldr	r2, [pc, #120]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002572:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002576:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002578:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2232      	movs	r2, #50	; 0x32
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	4a1c      	ldr	r2, [pc, #112]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002584:	fba2 2303 	umull	r2, r3, r2, r3
 8002588:	0c9b      	lsrs	r3, r3, #18
 800258a:	3301      	adds	r3, #1
 800258c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800258e:	e002      	b.n	8002596 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	3b01      	subs	r3, #1
 8002594:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800259e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025a2:	d102      	bne.n	80025aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f2      	bne.n	8002590 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025aa:	4b10      	ldr	r3, [pc, #64]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025b6:	d112      	bne.n	80025de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e011      	b.n	80025e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025c2:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80025cc:	e007      	b.n	80025de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025ce:	4b07      	ldr	r3, [pc, #28]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025d6:	4a05      	ldr	r2, [pc, #20]	; (80025ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025dc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	40007000 	.word	0x40007000
 80025f0:	20000004 	.word	0x20000004
 80025f4:	431bde83 	.word	0x431bde83

080025f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b088      	sub	sp, #32
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e306      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d075      	beq.n	8002702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002616:	4b97      	ldr	r3, [pc, #604]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002620:	4b94      	ldr	r3, [pc, #592]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f003 0303 	and.w	r3, r3, #3
 8002628:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	2b0c      	cmp	r3, #12
 800262e:	d102      	bne.n	8002636 <HAL_RCC_OscConfig+0x3e>
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d002      	beq.n	800263c <HAL_RCC_OscConfig+0x44>
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b08      	cmp	r3, #8
 800263a:	d10b      	bne.n	8002654 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263c:	4b8d      	ldr	r3, [pc, #564]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d05b      	beq.n	8002700 <HAL_RCC_OscConfig+0x108>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d157      	bne.n	8002700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e2e1      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800265c:	d106      	bne.n	800266c <HAL_RCC_OscConfig+0x74>
 800265e:	4b85      	ldr	r3, [pc, #532]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a84      	ldr	r2, [pc, #528]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e01d      	b.n	80026a8 <HAL_RCC_OscConfig+0xb0>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002674:	d10c      	bne.n	8002690 <HAL_RCC_OscConfig+0x98>
 8002676:	4b7f      	ldr	r3, [pc, #508]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a7e      	ldr	r2, [pc, #504]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800267c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	4b7c      	ldr	r3, [pc, #496]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a7b      	ldr	r2, [pc, #492]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800268c:	6013      	str	r3, [r2, #0]
 800268e:	e00b      	b.n	80026a8 <HAL_RCC_OscConfig+0xb0>
 8002690:	4b78      	ldr	r3, [pc, #480]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a77      	ldr	r2, [pc, #476]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b75      	ldr	r3, [pc, #468]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a74      	ldr	r2, [pc, #464]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d013      	beq.n	80026d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7ff fb70 	bl	8001d94 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7ff fb6c 	bl	8001d94 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	; 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e2a6      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026ca:	4b6a      	ldr	r3, [pc, #424]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0xc0>
 80026d6:	e014      	b.n	8002702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d8:	f7ff fb5c 	bl	8001d94 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e0:	f7ff fb58 	bl	8001d94 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b64      	cmp	r3, #100	; 0x64
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e292      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026f2:	4b60      	ldr	r3, [pc, #384]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0xe8>
 80026fe:	e000      	b.n	8002702 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d075      	beq.n	80027fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270e:	4b59      	ldr	r3, [pc, #356]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002718:	4b56      	ldr	r3, [pc, #344]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f003 0303 	and.w	r3, r3, #3
 8002720:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	2b0c      	cmp	r3, #12
 8002726:	d102      	bne.n	800272e <HAL_RCC_OscConfig+0x136>
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d002      	beq.n	8002734 <HAL_RCC_OscConfig+0x13c>
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	2b04      	cmp	r3, #4
 8002732:	d11f      	bne.n	8002774 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002734:	4b4f      	ldr	r3, [pc, #316]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_RCC_OscConfig+0x154>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e265      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274c:	4b49      	ldr	r3, [pc, #292]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	061b      	lsls	r3, r3, #24
 800275a:	4946      	ldr	r1, [pc, #280]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002760:	4b45      	ldr	r3, [pc, #276]	; (8002878 <HAL_RCC_OscConfig+0x280>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fac9 	bl	8001cfc <HAL_InitTick>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d043      	beq.n	80027f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e251      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d023      	beq.n	80027c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800277c:	4b3d      	ldr	r3, [pc, #244]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a3c      	ldr	r2, [pc, #240]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002788:	f7ff fb04 	bl	8001d94 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002790:	f7ff fb00 	bl	8001d94 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e23a      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027a2:	4b34      	ldr	r3, [pc, #208]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f0      	beq.n	8002790 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ae:	4b31      	ldr	r3, [pc, #196]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	061b      	lsls	r3, r3, #24
 80027bc:	492d      	ldr	r1, [pc, #180]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	604b      	str	r3, [r1, #4]
 80027c2:	e01a      	b.n	80027fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c4:	4b2b      	ldr	r3, [pc, #172]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a2a      	ldr	r2, [pc, #168]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff fae0 	bl	8001d94 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d8:	f7ff fadc 	bl	8001d94 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e216      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027ea:	4b22      	ldr	r3, [pc, #136]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0x1e0>
 80027f6:	e000      	b.n	80027fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0308 	and.w	r3, r3, #8
 8002802:	2b00      	cmp	r3, #0
 8002804:	d041      	beq.n	800288a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d01c      	beq.n	8002848 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800280e:	4b19      	ldr	r3, [pc, #100]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002810:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002814:	4a17      	ldr	r2, [pc, #92]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002816:	f043 0301 	orr.w	r3, r3, #1
 800281a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281e:	f7ff fab9 	bl	8001d94 <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002826:	f7ff fab5 	bl	8001d94 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e1ef      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002838:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800283a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d0ef      	beq.n	8002826 <HAL_RCC_OscConfig+0x22e>
 8002846:	e020      	b.n	800288a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800284e:	4a09      	ldr	r2, [pc, #36]	; (8002874 <HAL_RCC_OscConfig+0x27c>)
 8002850:	f023 0301 	bic.w	r3, r3, #1
 8002854:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002858:	f7ff fa9c 	bl	8001d94 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800285e:	e00d      	b.n	800287c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002860:	f7ff fa98 	bl	8001d94 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d906      	bls.n	800287c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e1d2      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
 8002872:	bf00      	nop
 8002874:	40021000 	.word	0x40021000
 8002878:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800287c:	4b8c      	ldr	r3, [pc, #560]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 800287e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1ea      	bne.n	8002860 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80a6 	beq.w	80029e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002898:	2300      	movs	r3, #0
 800289a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800289c:	4b84      	ldr	r3, [pc, #528]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 800289e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_OscConfig+0x2b4>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <HAL_RCC_OscConfig+0x2b6>
 80028ac:	2300      	movs	r3, #0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00d      	beq.n	80028ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b2:	4b7f      	ldr	r3, [pc, #508]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80028b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b6:	4a7e      	ldr	r2, [pc, #504]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028bc:	6593      	str	r3, [r2, #88]	; 0x58
 80028be:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80028c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80028ca:	2301      	movs	r3, #1
 80028cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ce:	4b79      	ldr	r3, [pc, #484]	; (8002ab4 <HAL_RCC_OscConfig+0x4bc>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d118      	bne.n	800290c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028da:	4b76      	ldr	r3, [pc, #472]	; (8002ab4 <HAL_RCC_OscConfig+0x4bc>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a75      	ldr	r2, [pc, #468]	; (8002ab4 <HAL_RCC_OscConfig+0x4bc>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e6:	f7ff fa55 	bl	8001d94 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7ff fa51 	bl	8001d94 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e18b      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002900:	4b6c      	ldr	r3, [pc, #432]	; (8002ab4 <HAL_RCC_OscConfig+0x4bc>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d108      	bne.n	8002926 <HAL_RCC_OscConfig+0x32e>
 8002914:	4b66      	ldr	r3, [pc, #408]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800291a:	4a65      	ldr	r2, [pc, #404]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002924:	e024      	b.n	8002970 <HAL_RCC_OscConfig+0x378>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2b05      	cmp	r3, #5
 800292c:	d110      	bne.n	8002950 <HAL_RCC_OscConfig+0x358>
 800292e:	4b60      	ldr	r3, [pc, #384]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002934:	4a5e      	ldr	r2, [pc, #376]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002936:	f043 0304 	orr.w	r3, r3, #4
 800293a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800293e:	4b5c      	ldr	r3, [pc, #368]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002944:	4a5a      	ldr	r2, [pc, #360]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800294e:	e00f      	b.n	8002970 <HAL_RCC_OscConfig+0x378>
 8002950:	4b57      	ldr	r3, [pc, #348]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002956:	4a56      	ldr	r2, [pc, #344]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002960:	4b53      	ldr	r3, [pc, #332]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002966:	4a52      	ldr	r2, [pc, #328]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002968:	f023 0304 	bic.w	r3, r3, #4
 800296c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d016      	beq.n	80029a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002978:	f7ff fa0c 	bl	8001d94 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800297e:	e00a      	b.n	8002996 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002980:	f7ff fa08 	bl	8001d94 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	f241 3288 	movw	r2, #5000	; 0x1388
 800298e:	4293      	cmp	r3, r2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e140      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002996:	4b46      	ldr	r3, [pc, #280]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0ed      	beq.n	8002980 <HAL_RCC_OscConfig+0x388>
 80029a4:	e015      	b.n	80029d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a6:	f7ff f9f5 	bl	8001d94 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029ac:	e00a      	b.n	80029c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ae:	f7ff f9f1 	bl	8001d94 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029bc:	4293      	cmp	r3, r2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e129      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029c4:	4b3a      	ldr	r3, [pc, #232]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1ed      	bne.n	80029ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029d2:	7ffb      	ldrb	r3, [r7, #31]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d105      	bne.n	80029e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d8:	4b35      	ldr	r3, [pc, #212]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	4a34      	ldr	r2, [pc, #208]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80029de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d03c      	beq.n	8002a6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01c      	beq.n	8002a32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029f8:	4b2d      	ldr	r3, [pc, #180]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 80029fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029fe:	4a2c      	ldr	r2, [pc, #176]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a08:	f7ff f9c4 	bl	8001d94 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a10:	f7ff f9c0 	bl	8001d94 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e0fa      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a22:	4b23      	ldr	r3, [pc, #140]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0ef      	beq.n	8002a10 <HAL_RCC_OscConfig+0x418>
 8002a30:	e01b      	b.n	8002a6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a32:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a38:	4a1d      	ldr	r2, [pc, #116]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a3a:	f023 0301 	bic.w	r3, r3, #1
 8002a3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a42:	f7ff f9a7 	bl	8001d94 <HAL_GetTick>
 8002a46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a48:	e008      	b.n	8002a5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a4a:	f7ff f9a3 	bl	8001d94 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e0dd      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a5c:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1ef      	bne.n	8002a4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 80d1 	beq.w	8002c16 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a74:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 030c 	and.w	r3, r3, #12
 8002a7c:	2b0c      	cmp	r3, #12
 8002a7e:	f000 808b 	beq.w	8002b98 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d15e      	bne.n	8002b48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a08      	ldr	r2, [pc, #32]	; (8002ab0 <HAL_RCC_OscConfig+0x4b8>)
 8002a90:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7ff f97d 	bl	8001d94 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a9c:	e00c      	b.n	8002ab8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9e:	f7ff f979 	bl	8001d94 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d905      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e0b3      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab8:	4b59      	ldr	r3, [pc, #356]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1ec      	bne.n	8002a9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ac4:	4b56      	ldr	r3, [pc, #344]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002ac6:	68da      	ldr	r2, [r3, #12]
 8002ac8:	4b56      	ldr	r3, [pc, #344]	; (8002c24 <HAL_RCC_OscConfig+0x62c>)
 8002aca:	4013      	ands	r3, r2
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6a11      	ldr	r1, [r2, #32]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ad4:	3a01      	subs	r2, #1
 8002ad6:	0112      	lsls	r2, r2, #4
 8002ad8:	4311      	orrs	r1, r2
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002ade:	0212      	lsls	r2, r2, #8
 8002ae0:	4311      	orrs	r1, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ae6:	0852      	lsrs	r2, r2, #1
 8002ae8:	3a01      	subs	r2, #1
 8002aea:	0552      	lsls	r2, r2, #21
 8002aec:	4311      	orrs	r1, r2
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002af2:	0852      	lsrs	r2, r2, #1
 8002af4:	3a01      	subs	r2, #1
 8002af6:	0652      	lsls	r2, r2, #25
 8002af8:	4311      	orrs	r1, r2
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002afe:	06d2      	lsls	r2, r2, #27
 8002b00:	430a      	orrs	r2, r1
 8002b02:	4947      	ldr	r1, [pc, #284]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b08:	4b45      	ldr	r3, [pc, #276]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a44      	ldr	r2, [pc, #272]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b14:	4b42      	ldr	r3, [pc, #264]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	4a41      	ldr	r2, [pc, #260]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7ff f938 	bl	8001d94 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b28:	f7ff f934 	bl	8001d94 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e06e      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b3a:	4b39      	ldr	r3, [pc, #228]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0x530>
 8002b46:	e066      	b.n	8002c16 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b48:	4b35      	ldr	r3, [pc, #212]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a34      	ldr	r2, [pc, #208]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b52:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002b54:	4b32      	ldr	r3, [pc, #200]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	4a31      	ldr	r2, [pc, #196]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b5a:	f023 0303 	bic.w	r3, r3, #3
 8002b5e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002b60:	4b2f      	ldr	r3, [pc, #188]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4a2e      	ldr	r2, [pc, #184]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b66:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b70:	f7ff f910 	bl	8001d94 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b78:	f7ff f90c 	bl	8001d94 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e046      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b8a:	4b25      	ldr	r3, [pc, #148]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x580>
 8002b96:	e03e      	b.n	8002c16 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e039      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ba4:	4b1e      	ldr	r3, [pc, #120]	; (8002c20 <HAL_RCC_OscConfig+0x628>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f003 0203 	and.w	r2, r3, #3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d12c      	bne.n	8002c12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d123      	bne.n	8002c12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d11b      	bne.n	8002c12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d113      	bne.n	8002c12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf4:	085b      	lsrs	r3, r3, #1
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d109      	bne.n	8002c12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c08:	085b      	lsrs	r3, r3, #1
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d001      	beq.n	8002c16 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3720      	adds	r7, #32
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40021000 	.word	0x40021000
 8002c24:	019f800c 	.word	0x019f800c

08002c28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e11e      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c40:	4b91      	ldr	r3, [pc, #580]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d910      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4e:	4b8e      	ldr	r3, [pc, #568]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 020f 	bic.w	r2, r3, #15
 8002c56:	498c      	ldr	r1, [pc, #560]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b8a      	ldr	r3, [pc, #552]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e106      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d073      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d129      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c84:	4b81      	ldr	r3, [pc, #516]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e0f4      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c94:	f000 f99e 	bl	8002fd4 <RCC_GetSysClockFreqFromPLLSource>
 8002c98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4a7c      	ldr	r2, [pc, #496]	; (8002e90 <HAL_RCC_ClockConfig+0x268>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d93f      	bls.n	8002d22 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002ca2:	4b7a      	ldr	r3, [pc, #488]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d009      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d033      	beq.n	8002d22 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d12f      	bne.n	8002d22 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cc2:	4b72      	ldr	r3, [pc, #456]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cca:	4a70      	ldr	r2, [pc, #448]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cd0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cd2:	2380      	movs	r3, #128	; 0x80
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	e024      	b.n	8002d22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d107      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ce0:	4b6a      	ldr	r3, [pc, #424]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0c6      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf0:	4b66      	ldr	r3, [pc, #408]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0be      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002d00:	f000 f8ce 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8002d04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	4a61      	ldr	r2, [pc, #388]	; (8002e90 <HAL_RCC_ClockConfig+0x268>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d909      	bls.n	8002d22 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d0e:	4b5f      	ldr	r3, [pc, #380]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d16:	4a5d      	ldr	r2, [pc, #372]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d1c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d1e:	2380      	movs	r3, #128	; 0x80
 8002d20:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d22:	4b5a      	ldr	r3, [pc, #360]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f023 0203 	bic.w	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4957      	ldr	r1, [pc, #348]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d34:	f7ff f82e 	bl	8001d94 <HAL_GetTick>
 8002d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3a:	e00a      	b.n	8002d52 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d3c:	f7ff f82a 	bl	8001d94 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e095      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d52:	4b4e      	ldr	r3, [pc, #312]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 020c 	and.w	r2, r3, #12
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d1eb      	bne.n	8002d3c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d023      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d005      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d7c:	4b43      	ldr	r3, [pc, #268]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4a42      	ldr	r2, [pc, #264]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d86:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d007      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d94:	4b3d      	ldr	r3, [pc, #244]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d9c:	4a3b      	ldr	r2, [pc, #236]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002d9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002da2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da4:	4b39      	ldr	r3, [pc, #228]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	4936      	ldr	r1, [pc, #216]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	608b      	str	r3, [r1, #8]
 8002db6:	e008      	b.n	8002dca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	2b80      	cmp	r3, #128	; 0x80
 8002dbc:	d105      	bne.n	8002dca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002dbe:	4b33      	ldr	r3, [pc, #204]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	4a32      	ldr	r2, [pc, #200]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dc8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dca:	4b2f      	ldr	r3, [pc, #188]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d21d      	bcs.n	8002e14 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f023 020f 	bic.w	r2, r3, #15
 8002de0:	4929      	ldr	r1, [pc, #164]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002de8:	f7fe ffd4 	bl	8001d94 <HAL_GetTick>
 8002dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df0:	f7fe ffd0 	bl	8001d94 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e03b      	b.n	8002e7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e06:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <HAL_RCC_ClockConfig+0x260>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d1ed      	bne.n	8002df0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d008      	beq.n	8002e32 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e20:	4b1a      	ldr	r3, [pc, #104]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	4917      	ldr	r1, [pc, #92]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0308 	and.w	r3, r3, #8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d009      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e3e:	4b13      	ldr	r3, [pc, #76]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	490f      	ldr	r1, [pc, #60]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e52:	f000 f825 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8002e56:	4602      	mov	r2, r0
 8002e58:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <HAL_RCC_ClockConfig+0x264>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	490c      	ldr	r1, [pc, #48]	; (8002e94 <HAL_RCC_ClockConfig+0x26c>)
 8002e64:	5ccb      	ldrb	r3, [r1, r3]
 8002e66:	f003 031f 	and.w	r3, r3, #31
 8002e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6e:	4a0a      	ldr	r2, [pc, #40]	; (8002e98 <HAL_RCC_ClockConfig+0x270>)
 8002e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <HAL_RCC_ClockConfig+0x274>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe ff40 	bl	8001cfc <HAL_InitTick>
 8002e7c:	4603      	mov	r3, r0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40022000 	.word	0x40022000
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	04c4b400 	.word	0x04c4b400
 8002e94:	0800a8b0 	.word	0x0800a8b0
 8002e98:	20000004 	.word	0x20000004
 8002e9c:	20000008 	.word	0x20000008

08002ea0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b087      	sub	sp, #28
 8002ea4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002ea6:	4b2c      	ldr	r3, [pc, #176]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d102      	bne.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002eb2:	4b2a      	ldr	r3, [pc, #168]	; (8002f5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e047      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002eb8:	4b27      	ldr	r3, [pc, #156]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 030c 	and.w	r3, r3, #12
 8002ec0:	2b08      	cmp	r3, #8
 8002ec2:	d102      	bne.n	8002eca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ec4:	4b26      	ldr	r3, [pc, #152]	; (8002f60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	e03e      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002eca:	4b23      	ldr	r3, [pc, #140]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d136      	bne.n	8002f44 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ed6:	4b20      	ldr	r3, [pc, #128]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	091b      	lsrs	r3, r3, #4
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	3301      	adds	r3, #1
 8002eec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b03      	cmp	r3, #3
 8002ef2:	d10c      	bne.n	8002f0e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ef4:	4a1a      	ldr	r2, [pc, #104]	; (8002f60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efc:	4a16      	ldr	r2, [pc, #88]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002efe:	68d2      	ldr	r2, [r2, #12]
 8002f00:	0a12      	lsrs	r2, r2, #8
 8002f02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	617b      	str	r3, [r7, #20]
      break;
 8002f0c:	e00c      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f0e:	4a13      	ldr	r2, [pc, #76]	; (8002f5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f16:	4a10      	ldr	r2, [pc, #64]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f18:	68d2      	ldr	r2, [r2, #12]
 8002f1a:	0a12      	lsrs	r2, r2, #8
 8002f1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f20:	fb02 f303 	mul.w	r3, r2, r3
 8002f24:	617b      	str	r3, [r7, #20]
      break;
 8002f26:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f28:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	0e5b      	lsrs	r3, r3, #25
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	3301      	adds	r3, #1
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f40:	613b      	str	r3, [r7, #16]
 8002f42:	e001      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f48:	693b      	ldr	r3, [r7, #16]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	00f42400 	.word	0x00f42400
 8002f60:	007a1200 	.word	0x007a1200

08002f64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f68:	4b03      	ldr	r3, [pc, #12]	; (8002f78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000004 	.word	0x20000004

08002f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f80:	f7ff fff0 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002f84:	4602      	mov	r2, r0
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	4904      	ldr	r1, [pc, #16]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f92:	5ccb      	ldrb	r3, [r1, r3]
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	0800a8c0 	.word	0x0800a8c0

08002fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fac:	f7ff ffda 	bl	8002f64 <HAL_RCC_GetHCLKFreq>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	0adb      	lsrs	r3, r3, #11
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	4904      	ldr	r1, [pc, #16]	; (8002fd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fbe:	5ccb      	ldrb	r3, [r1, r3]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	0800a8c0 	.word	0x0800a8c0

08002fd4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fda:	4b1e      	ldr	r3, [pc, #120]	; (8003054 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fe4:	4b1b      	ldr	r3, [pc, #108]	; (8003054 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	091b      	lsrs	r3, r3, #4
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	3301      	adds	r3, #1
 8002ff0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d10c      	bne.n	8003012 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ff8:	4a17      	ldr	r2, [pc, #92]	; (8003058 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	4a14      	ldr	r2, [pc, #80]	; (8003054 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003002:	68d2      	ldr	r2, [r2, #12]
 8003004:	0a12      	lsrs	r2, r2, #8
 8003006:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800300a:	fb02 f303 	mul.w	r3, r2, r3
 800300e:	617b      	str	r3, [r7, #20]
    break;
 8003010:	e00c      	b.n	800302c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003012:	4a12      	ldr	r2, [pc, #72]	; (800305c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	fbb2 f3f3 	udiv	r3, r2, r3
 800301a:	4a0e      	ldr	r2, [pc, #56]	; (8003054 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800301c:	68d2      	ldr	r2, [r2, #12]
 800301e:	0a12      	lsrs	r2, r2, #8
 8003020:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003024:	fb02 f303 	mul.w	r3, r2, r3
 8003028:	617b      	str	r3, [r7, #20]
    break;
 800302a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	0e5b      	lsrs	r3, r3, #25
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	3301      	adds	r3, #1
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	fbb2 f3f3 	udiv	r3, r2, r3
 8003044:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003046:	687b      	ldr	r3, [r7, #4]
}
 8003048:	4618      	mov	r0, r3
 800304a:	371c      	adds	r7, #28
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	40021000 	.word	0x40021000
 8003058:	007a1200 	.word	0x007a1200
 800305c:	00f42400 	.word	0x00f42400

08003060 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003068:	2300      	movs	r3, #0
 800306a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800306c:	2300      	movs	r3, #0
 800306e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8098 	beq.w	80031ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003082:	4b43      	ldr	r3, [pc, #268]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10d      	bne.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b40      	ldr	r3, [pc, #256]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003092:	4a3f      	ldr	r2, [pc, #252]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003098:	6593      	str	r3, [r2, #88]	; 0x58
 800309a:	4b3d      	ldr	r3, [pc, #244]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800309c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a6:	2301      	movs	r3, #1
 80030a8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030aa:	4b3a      	ldr	r3, [pc, #232]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a39      	ldr	r2, [pc, #228]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030b6:	f7fe fe6d 	bl	8001d94 <HAL_GetTick>
 80030ba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030bc:	e009      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030be:	f7fe fe69 	bl	8001d94 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d902      	bls.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	74fb      	strb	r3, [r7, #19]
        break;
 80030d0:	e005      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030d2:	4b30      	ldr	r3, [pc, #192]	; (8003194 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0ef      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80030de:	7cfb      	ldrb	r3, [r7, #19]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d159      	bne.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030e4:	4b2a      	ldr	r3, [pc, #168]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030ee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01e      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d019      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003100:	4b23      	ldr	r3, [pc, #140]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800310c:	4b20      	ldr	r3, [pc, #128]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800310e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003112:	4a1f      	ldr	r2, [pc, #124]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003118:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800311c:	4b1c      	ldr	r3, [pc, #112]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003122:	4a1b      	ldr	r2, [pc, #108]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003124:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800312c:	4a18      	ldr	r2, [pc, #96]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d016      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7fe fe29 	bl	8001d94 <HAL_GetTick>
 8003142:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003144:	e00b      	b.n	800315e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003146:	f7fe fe25 	bl	8001d94 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	f241 3288 	movw	r2, #5000	; 0x1388
 8003154:	4293      	cmp	r3, r2
 8003156:	d902      	bls.n	800315e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	74fb      	strb	r3, [r7, #19]
            break;
 800315c:	e006      	b.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315e:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ec      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800316c:	7cfb      	ldrb	r3, [r7, #19]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10b      	bne.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003172:	4b07      	ldr	r3, [pc, #28]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003178:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003180:	4903      	ldr	r1, [pc, #12]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003188:	e008      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800318a:	7cfb      	ldrb	r3, [r7, #19]
 800318c:	74bb      	strb	r3, [r7, #18]
 800318e:	e005      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003190:	40021000 	.word	0x40021000
 8003194:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003198:	7cfb      	ldrb	r3, [r7, #19]
 800319a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800319c:	7c7b      	ldrb	r3, [r7, #17]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d105      	bne.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a2:	4ba7      	ldr	r3, [pc, #668]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a6:	4aa6      	ldr	r2, [pc, #664]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00a      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ba:	4ba1      	ldr	r3, [pc, #644]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c0:	f023 0203 	bic.w	r2, r3, #3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	499d      	ldr	r1, [pc, #628]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031dc:	4b98      	ldr	r3, [pc, #608]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e2:	f023 020c 	bic.w	r2, r3, #12
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	4995      	ldr	r1, [pc, #596]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0304 	and.w	r3, r3, #4
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031fe:	4b90      	ldr	r3, [pc, #576]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003204:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	498c      	ldr	r1, [pc, #560]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003220:	4b87      	ldr	r3, [pc, #540]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003226:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	4984      	ldr	r1, [pc, #528]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003242:	4b7f      	ldr	r3, [pc, #508]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003248:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	497b      	ldr	r1, [pc, #492]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0320 	and.w	r3, r3, #32
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003264:	4b76      	ldr	r3, [pc, #472]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	4973      	ldr	r1, [pc, #460]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003286:	4b6e      	ldr	r3, [pc, #440]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	496a      	ldr	r1, [pc, #424]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032a8:	4b65      	ldr	r3, [pc, #404]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	4962      	ldr	r1, [pc, #392]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00a      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80032ca:	4b5d      	ldr	r3, [pc, #372]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	4959      	ldr	r1, [pc, #356]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032ec:	4b54      	ldr	r3, [pc, #336]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032f2:	f023 0203 	bic.w	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	4951      	ldr	r1, [pc, #324]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00a      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800330e:	4b4c      	ldr	r3, [pc, #304]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003314:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	4948      	ldr	r1, [pc, #288]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d015      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003330:	4b43      	ldr	r3, [pc, #268]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333e:	4940      	ldr	r1, [pc, #256]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800334e:	d105      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003350:	4b3b      	ldr	r3, [pc, #236]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a3a      	ldr	r2, [pc, #232]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003356:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800335a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003364:	2b00      	cmp	r3, #0
 8003366:	d015      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003368:	4b35      	ldr	r3, [pc, #212]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800336a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003376:	4932      	ldr	r1, [pc, #200]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003378:	4313      	orrs	r3, r2
 800337a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003382:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003386:	d105      	bne.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003388:	4b2d      	ldr	r3, [pc, #180]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4a2c      	ldr	r2, [pc, #176]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800338e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003392:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d015      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80033a0:	4b27      	ldr	r3, [pc, #156]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ae:	4924      	ldr	r1, [pc, #144]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033be:	d105      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033c0:	4b1f      	ldr	r3, [pc, #124]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	4a1e      	ldr	r2, [pc, #120]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033ca:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d015      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033d8:	4b19      	ldr	r3, [pc, #100]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e6:	4916      	ldr	r1, [pc, #88]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033f6:	d105      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033f8:	4b11      	ldr	r3, [pc, #68]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4a10      	ldr	r2, [pc, #64]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003402:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d019      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	4908      	ldr	r1, [pc, #32]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800342e:	d109      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003430:	4b03      	ldr	r3, [pc, #12]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a02      	ldr	r2, [pc, #8]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800343a:	60d3      	str	r3, [r2, #12]
 800343c:	e002      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d015      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003450:	4b29      	ldr	r3, [pc, #164]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003456:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	4926      	ldr	r1, [pc, #152]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800346e:	d105      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003470:	4b21      	ldr	r3, [pc, #132]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	4a20      	ldr	r2, [pc, #128]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003476:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800347a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d015      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003488:	4b1b      	ldr	r3, [pc, #108]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800348a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800348e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003496:	4918      	ldr	r1, [pc, #96]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003498:	4313      	orrs	r3, r2
 800349a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a6:	d105      	bne.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80034a8:	4b13      	ldr	r3, [pc, #76]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	4a12      	ldr	r2, [pc, #72]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d015      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80034c0:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80034c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ce:	490a      	ldr	r1, [pc, #40]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034de:	d105      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034e0:	4b05      	ldr	r3, [pc, #20]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	4a04      	ldr	r2, [pc, #16]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034ea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80034ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	40021000 	.word	0x40021000

080034fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e049      	b.n	80035a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d106      	bne.n	8003528 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7fe fa62 	bl	80019ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3304      	adds	r3, #4
 8003538:	4619      	mov	r1, r3
 800353a:	4610      	mov	r0, r2
 800353c:	f001 f802 	bl	8004544 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b082      	sub	sp, #8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e049      	b.n	8003650 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d106      	bne.n	80035d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f841 	bl	8003658 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2202      	movs	r2, #2
 80035da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3304      	adds	r3, #4
 80035e6:	4619      	mov	r1, r3
 80035e8:	4610      	mov	r0, r2
 80035ea:	f000 ffab 	bl	8004544 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d109      	bne.n	8003690 <HAL_TIM_PWM_Start+0x24>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	bf14      	ite	ne
 8003688:	2301      	movne	r3, #1
 800368a:	2300      	moveq	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	e03c      	b.n	800370a <HAL_TIM_PWM_Start+0x9e>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b04      	cmp	r3, #4
 8003694:	d109      	bne.n	80036aa <HAL_TIM_PWM_Start+0x3e>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	bf14      	ite	ne
 80036a2:	2301      	movne	r3, #1
 80036a4:	2300      	moveq	r3, #0
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	e02f      	b.n	800370a <HAL_TIM_PWM_Start+0x9e>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d109      	bne.n	80036c4 <HAL_TIM_PWM_Start+0x58>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	bf14      	ite	ne
 80036bc:	2301      	movne	r3, #1
 80036be:	2300      	moveq	r3, #0
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	e022      	b.n	800370a <HAL_TIM_PWM_Start+0x9e>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	2b0c      	cmp	r3, #12
 80036c8:	d109      	bne.n	80036de <HAL_TIM_PWM_Start+0x72>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	bf14      	ite	ne
 80036d6:	2301      	movne	r3, #1
 80036d8:	2300      	moveq	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	e015      	b.n	800370a <HAL_TIM_PWM_Start+0x9e>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	2b10      	cmp	r3, #16
 80036e2:	d109      	bne.n	80036f8 <HAL_TIM_PWM_Start+0x8c>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e008      	b.n	800370a <HAL_TIM_PWM_Start+0x9e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	bf14      	ite	ne
 8003704:	2301      	movne	r3, #1
 8003706:	2300      	moveq	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e0a6      	b.n	8003860 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d104      	bne.n	8003722 <HAL_TIM_PWM_Start+0xb6>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003720:	e023      	b.n	800376a <HAL_TIM_PWM_Start+0xfe>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d104      	bne.n	8003732 <HAL_TIM_PWM_Start+0xc6>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003730:	e01b      	b.n	800376a <HAL_TIM_PWM_Start+0xfe>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d104      	bne.n	8003742 <HAL_TIM_PWM_Start+0xd6>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003740:	e013      	b.n	800376a <HAL_TIM_PWM_Start+0xfe>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b0c      	cmp	r3, #12
 8003746:	d104      	bne.n	8003752 <HAL_TIM_PWM_Start+0xe6>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2202      	movs	r2, #2
 800374c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003750:	e00b      	b.n	800376a <HAL_TIM_PWM_Start+0xfe>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b10      	cmp	r3, #16
 8003756:	d104      	bne.n	8003762 <HAL_TIM_PWM_Start+0xf6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003760:	e003      	b.n	800376a <HAL_TIM_PWM_Start+0xfe>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2202      	movs	r2, #2
 8003766:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2201      	movs	r2, #1
 8003770:	6839      	ldr	r1, [r7, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f001 fc7e 	bl	8005074 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a3a      	ldr	r2, [pc, #232]	; (8003868 <HAL_TIM_PWM_Start+0x1fc>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d018      	beq.n	80037b4 <HAL_TIM_PWM_Start+0x148>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a39      	ldr	r2, [pc, #228]	; (800386c <HAL_TIM_PWM_Start+0x200>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d013      	beq.n	80037b4 <HAL_TIM_PWM_Start+0x148>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a37      	ldr	r2, [pc, #220]	; (8003870 <HAL_TIM_PWM_Start+0x204>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00e      	beq.n	80037b4 <HAL_TIM_PWM_Start+0x148>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a36      	ldr	r2, [pc, #216]	; (8003874 <HAL_TIM_PWM_Start+0x208>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d009      	beq.n	80037b4 <HAL_TIM_PWM_Start+0x148>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a34      	ldr	r2, [pc, #208]	; (8003878 <HAL_TIM_PWM_Start+0x20c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d004      	beq.n	80037b4 <HAL_TIM_PWM_Start+0x148>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a33      	ldr	r2, [pc, #204]	; (800387c <HAL_TIM_PWM_Start+0x210>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d101      	bne.n	80037b8 <HAL_TIM_PWM_Start+0x14c>
 80037b4:	2301      	movs	r3, #1
 80037b6:	e000      	b.n	80037ba <HAL_TIM_PWM_Start+0x14e>
 80037b8:	2300      	movs	r3, #0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a25      	ldr	r2, [pc, #148]	; (8003868 <HAL_TIM_PWM_Start+0x1fc>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d022      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e0:	d01d      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a26      	ldr	r2, [pc, #152]	; (8003880 <HAL_TIM_PWM_Start+0x214>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d018      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a24      	ldr	r2, [pc, #144]	; (8003884 <HAL_TIM_PWM_Start+0x218>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d013      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a23      	ldr	r2, [pc, #140]	; (8003888 <HAL_TIM_PWM_Start+0x21c>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00e      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a19      	ldr	r2, [pc, #100]	; (800386c <HAL_TIM_PWM_Start+0x200>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d009      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a18      	ldr	r2, [pc, #96]	; (8003870 <HAL_TIM_PWM_Start+0x204>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d004      	beq.n	800381e <HAL_TIM_PWM_Start+0x1b2>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a18      	ldr	r2, [pc, #96]	; (800387c <HAL_TIM_PWM_Start+0x210>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d115      	bne.n	800384a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	4b19      	ldr	r3, [pc, #100]	; (800388c <HAL_TIM_PWM_Start+0x220>)
 8003826:	4013      	ands	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2b06      	cmp	r3, #6
 800382e:	d015      	beq.n	800385c <HAL_TIM_PWM_Start+0x1f0>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003836:	d011      	beq.n	800385c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003848:	e008      	b.n	800385c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0201 	orr.w	r2, r2, #1
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	e000      	b.n	800385e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40012c00 	.word	0x40012c00
 800386c:	40013400 	.word	0x40013400
 8003870:	40014000 	.word	0x40014000
 8003874:	40014400 	.word	0x40014400
 8003878:	40014800 	.word	0x40014800
 800387c:	40015000 	.word	0x40015000
 8003880:	40000400 	.word	0x40000400
 8003884:	40000800 	.word	0x40000800
 8003888:	40000c00 	.word	0x40000c00
 800388c:	00010007 	.word	0x00010007

08003890 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e049      	b.n	8003936 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d106      	bne.n	80038bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fe f84c 	bl	8001954 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3304      	adds	r3, #4
 80038cc:	4619      	mov	r1, r3
 80038ce:	4610      	mov	r0, r2
 80038d0:	f000 fe38 	bl	8004544 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
	...

08003940 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d104      	bne.n	800395e <HAL_TIM_IC_Start_IT+0x1e>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800395a:	b2db      	uxtb	r3, r3
 800395c:	e023      	b.n	80039a6 <HAL_TIM_IC_Start_IT+0x66>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b04      	cmp	r3, #4
 8003962:	d104      	bne.n	800396e <HAL_TIM_IC_Start_IT+0x2e>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800396a:	b2db      	uxtb	r3, r3
 800396c:	e01b      	b.n	80039a6 <HAL_TIM_IC_Start_IT+0x66>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b08      	cmp	r3, #8
 8003972:	d104      	bne.n	800397e <HAL_TIM_IC_Start_IT+0x3e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800397a:	b2db      	uxtb	r3, r3
 800397c:	e013      	b.n	80039a6 <HAL_TIM_IC_Start_IT+0x66>
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	2b0c      	cmp	r3, #12
 8003982:	d104      	bne.n	800398e <HAL_TIM_IC_Start_IT+0x4e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e00b      	b.n	80039a6 <HAL_TIM_IC_Start_IT+0x66>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b10      	cmp	r3, #16
 8003992:	d104      	bne.n	800399e <HAL_TIM_IC_Start_IT+0x5e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800399a:	b2db      	uxtb	r3, r3
 800399c:	e003      	b.n	80039a6 <HAL_TIM_IC_Start_IT+0x66>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d104      	bne.n	80039b8 <HAL_TIM_IC_Start_IT+0x78>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	e013      	b.n	80039e0 <HAL_TIM_IC_Start_IT+0xa0>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	d104      	bne.n	80039c8 <HAL_TIM_IC_Start_IT+0x88>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	e00b      	b.n	80039e0 <HAL_TIM_IC_Start_IT+0xa0>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d104      	bne.n	80039d8 <HAL_TIM_IC_Start_IT+0x98>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	e003      	b.n	80039e0 <HAL_TIM_IC_Start_IT+0xa0>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80039e2:	7bbb      	ldrb	r3, [r7, #14]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d102      	bne.n	80039ee <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80039e8:	7b7b      	ldrb	r3, [r7, #13]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d001      	beq.n	80039f2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e0e2      	b.n	8003bb8 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d104      	bne.n	8003a02 <HAL_TIM_IC_Start_IT+0xc2>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a00:	e023      	b.n	8003a4a <HAL_TIM_IC_Start_IT+0x10a>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d104      	bne.n	8003a12 <HAL_TIM_IC_Start_IT+0xd2>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a10:	e01b      	b.n	8003a4a <HAL_TIM_IC_Start_IT+0x10a>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b08      	cmp	r3, #8
 8003a16:	d104      	bne.n	8003a22 <HAL_TIM_IC_Start_IT+0xe2>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a20:	e013      	b.n	8003a4a <HAL_TIM_IC_Start_IT+0x10a>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b0c      	cmp	r3, #12
 8003a26:	d104      	bne.n	8003a32 <HAL_TIM_IC_Start_IT+0xf2>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a30:	e00b      	b.n	8003a4a <HAL_TIM_IC_Start_IT+0x10a>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b10      	cmp	r3, #16
 8003a36:	d104      	bne.n	8003a42 <HAL_TIM_IC_Start_IT+0x102>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a40:	e003      	b.n	8003a4a <HAL_TIM_IC_Start_IT+0x10a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2202      	movs	r2, #2
 8003a46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d104      	bne.n	8003a5a <HAL_TIM_IC_Start_IT+0x11a>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2202      	movs	r2, #2
 8003a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a58:	e013      	b.n	8003a82 <HAL_TIM_IC_Start_IT+0x142>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d104      	bne.n	8003a6a <HAL_TIM_IC_Start_IT+0x12a>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a68:	e00b      	b.n	8003a82 <HAL_TIM_IC_Start_IT+0x142>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d104      	bne.n	8003a7a <HAL_TIM_IC_Start_IT+0x13a>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003a78:	e003      	b.n	8003a82 <HAL_TIM_IC_Start_IT+0x142>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b0c      	cmp	r3, #12
 8003a86:	d841      	bhi.n	8003b0c <HAL_TIM_IC_Start_IT+0x1cc>
 8003a88:	a201      	add	r2, pc, #4	; (adr r2, 8003a90 <HAL_TIM_IC_Start_IT+0x150>)
 8003a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8e:	bf00      	nop
 8003a90:	08003ac5 	.word	0x08003ac5
 8003a94:	08003b0d 	.word	0x08003b0d
 8003a98:	08003b0d 	.word	0x08003b0d
 8003a9c:	08003b0d 	.word	0x08003b0d
 8003aa0:	08003ad7 	.word	0x08003ad7
 8003aa4:	08003b0d 	.word	0x08003b0d
 8003aa8:	08003b0d 	.word	0x08003b0d
 8003aac:	08003b0d 	.word	0x08003b0d
 8003ab0:	08003ae9 	.word	0x08003ae9
 8003ab4:	08003b0d 	.word	0x08003b0d
 8003ab8:	08003b0d 	.word	0x08003b0d
 8003abc:	08003b0d 	.word	0x08003b0d
 8003ac0:	08003afb 	.word	0x08003afb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0202 	orr.w	r2, r2, #2
 8003ad2:	60da      	str	r2, [r3, #12]
      break;
 8003ad4:	e01d      	b.n	8003b12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0204 	orr.w	r2, r2, #4
 8003ae4:	60da      	str	r2, [r3, #12]
      break;
 8003ae6:	e014      	b.n	8003b12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0208 	orr.w	r2, r2, #8
 8003af6:	60da      	str	r2, [r3, #12]
      break;
 8003af8:	e00b      	b.n	8003b12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0210 	orr.w	r2, r2, #16
 8003b08:	60da      	str	r2, [r3, #12]
      break;
 8003b0a:	e002      	b.n	8003b12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b10:	bf00      	nop
  }

  if (status == HAL_OK)
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d14e      	bne.n	8003bb6 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	6839      	ldr	r1, [r7, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f001 faa7 	bl	8005074 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a25      	ldr	r2, [pc, #148]	; (8003bc0 <HAL_TIM_IC_Start_IT+0x280>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d022      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b38:	d01d      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a21      	ldr	r2, [pc, #132]	; (8003bc4 <HAL_TIM_IC_Start_IT+0x284>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d018      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1f      	ldr	r2, [pc, #124]	; (8003bc8 <HAL_TIM_IC_Start_IT+0x288>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d013      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a1e      	ldr	r2, [pc, #120]	; (8003bcc <HAL_TIM_IC_Start_IT+0x28c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d00e      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <HAL_TIM_IC_Start_IT+0x290>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d009      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a1b      	ldr	r2, [pc, #108]	; (8003bd4 <HAL_TIM_IC_Start_IT+0x294>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d004      	beq.n	8003b76 <HAL_TIM_IC_Start_IT+0x236>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a19      	ldr	r2, [pc, #100]	; (8003bd8 <HAL_TIM_IC_Start_IT+0x298>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d115      	bne.n	8003ba2 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	4b17      	ldr	r3, [pc, #92]	; (8003bdc <HAL_TIM_IC_Start_IT+0x29c>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2b06      	cmp	r3, #6
 8003b86:	d015      	beq.n	8003bb4 <HAL_TIM_IC_Start_IT+0x274>
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8e:	d011      	beq.n	8003bb4 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba0:	e008      	b.n	8003bb4 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f042 0201 	orr.w	r2, r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	e000      	b.n	8003bb6 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	40000400 	.word	0x40000400
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	40000c00 	.word	0x40000c00
 8003bd0:	40013400 	.word	0x40013400
 8003bd4:	40014000 	.word	0x40014000
 8003bd8:	40015000 	.word	0x40015000
 8003bdc:	00010007 	.word	0x00010007

08003be0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d122      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d11b      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0202 	mvn.w	r2, #2
 8003c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd fad8 	bl	80011d8 <HAL_TIM_IC_CaptureCallback>
 8003c28:	e005      	b.n	8003c36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fc6c 	bl	8004508 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 fc73 	bl	800451c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f003 0304 	and.w	r3, r3, #4
 8003c46:	2b04      	cmp	r3, #4
 8003c48:	d122      	bne.n	8003c90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b04      	cmp	r3, #4
 8003c56:	d11b      	bne.n	8003c90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0204 	mvn.w	r2, #4
 8003c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2202      	movs	r2, #2
 8003c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fd faae 	bl	80011d8 <HAL_TIM_IC_CaptureCallback>
 8003c7c:	e005      	b.n	8003c8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fc42 	bl	8004508 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 fc49 	bl	800451c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d122      	bne.n	8003ce4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d11b      	bne.n	8003ce4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f06f 0208 	mvn.w	r2, #8
 8003cb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2204      	movs	r2, #4
 8003cba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fd fa84 	bl	80011d8 <HAL_TIM_IC_CaptureCallback>
 8003cd0:	e005      	b.n	8003cde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 fc18 	bl	8004508 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 fc1f 	bl	800451c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b10      	cmp	r3, #16
 8003cf0:	d122      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	f003 0310 	and.w	r3, r3, #16
 8003cfc:	2b10      	cmp	r3, #16
 8003cfe:	d11b      	bne.n	8003d38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f06f 0210 	mvn.w	r2, #16
 8003d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2208      	movs	r2, #8
 8003d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fd fa5a 	bl	80011d8 <HAL_TIM_IC_CaptureCallback>
 8003d24:	e005      	b.n	8003d32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fbee 	bl	8004508 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 fbf5 	bl	800451c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10e      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d107      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f06f 0201 	mvn.w	r2, #1
 8003d5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 fbc8 	bl	80044f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6e:	2b80      	cmp	r3, #128	; 0x80
 8003d70:	d10e      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d7c:	2b80      	cmp	r3, #128	; 0x80
 8003d7e:	d107      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f001 fa38 	bl	8005200 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d9e:	d10e      	bne.n	8003dbe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003daa:	2b80      	cmp	r3, #128	; 0x80
 8003dac:	d107      	bne.n	8003dbe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f001 fa2b 	bl	8005214 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc8:	2b40      	cmp	r3, #64	; 0x40
 8003dca:	d10e      	bne.n	8003dea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd6:	2b40      	cmp	r3, #64	; 0x40
 8003dd8:	d107      	bne.n	8003dea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 fba3 	bl	8004530 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	f003 0320 	and.w	r3, r3, #32
 8003df4:	2b20      	cmp	r3, #32
 8003df6:	d10e      	bne.n	8003e16 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f003 0320 	and.w	r3, r3, #32
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d107      	bne.n	8003e16 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f06f 0220 	mvn.w	r2, #32
 8003e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f001 f9eb 	bl	80051ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e24:	d10f      	bne.n	8003e46 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e34:	d107      	bne.n	8003e46 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f001 f9f1 	bl	8005228 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e54:	d10f      	bne.n	8003e76 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e64:	d107      	bne.n	8003e76 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f001 f9e3 	bl	800523c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e84:	d10f      	bne.n	8003ea6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e94:	d107      	bne.n	8003ea6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f001 f9d5 	bl	8005250 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003eb0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003eb4:	d10f      	bne.n	8003ed6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ec0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ec4:	d107      	bne.n	8003ed6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f001 f9c7 	bl	8005264 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ed6:	bf00      	nop
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b086      	sub	sp, #24
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eea:	2300      	movs	r3, #0
 8003eec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d101      	bne.n	8003efc <HAL_TIM_IC_ConfigChannel+0x1e>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e088      	b.n	800400e <HAL_TIM_IC_ConfigChannel+0x130>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d11b      	bne.n	8003f42 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6818      	ldr	r0, [r3, #0]
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	6819      	ldr	r1, [r3, #0]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	f000 fee5 	bl	8004ce8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	699a      	ldr	r2, [r3, #24]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 020c 	bic.w	r2, r2, #12
 8003f2c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6999      	ldr	r1, [r3, #24]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	619a      	str	r2, [r3, #24]
 8003f40:	e060      	b.n	8004004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b04      	cmp	r3, #4
 8003f46:	d11c      	bne.n	8003f82 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	6819      	ldr	r1, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f000 ff69 	bl	8004e2e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699a      	ldr	r2, [r3, #24]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003f6a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6999      	ldr	r1, [r3, #24]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	021a      	lsls	r2, r3, #8
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	619a      	str	r2, [r3, #24]
 8003f80:	e040      	b.n	8004004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d11b      	bne.n	8003fc0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	6819      	ldr	r1, [r3, #0]
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f000 ffb6 	bl	8004f08 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69da      	ldr	r2, [r3, #28]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 020c 	bic.w	r2, r2, #12
 8003faa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69d9      	ldr	r1, [r3, #28]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	61da      	str	r2, [r3, #28]
 8003fbe:	e021      	b.n	8004004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b0c      	cmp	r3, #12
 8003fc4:	d11c      	bne.n	8004000 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	6819      	ldr	r1, [r3, #0]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	f000 ffd3 	bl	8004f80 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	69da      	ldr	r2, [r3, #28]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003fe8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69d9      	ldr	r1, [r3, #28]
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	021a      	lsls	r2, r3, #8
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	61da      	str	r2, [r3, #28]
 8003ffe:	e001      	b.n	8004004 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800400c:	7dfb      	ldrb	r3, [r7, #23]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3718      	adds	r7, #24
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800402e:	2b01      	cmp	r3, #1
 8004030:	d101      	bne.n	8004036 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004032:	2302      	movs	r3, #2
 8004034:	e0ff      	b.n	8004236 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b14      	cmp	r3, #20
 8004042:	f200 80f0 	bhi.w	8004226 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004046:	a201      	add	r2, pc, #4	; (adr r2, 800404c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404c:	080040a1 	.word	0x080040a1
 8004050:	08004227 	.word	0x08004227
 8004054:	08004227 	.word	0x08004227
 8004058:	08004227 	.word	0x08004227
 800405c:	080040e1 	.word	0x080040e1
 8004060:	08004227 	.word	0x08004227
 8004064:	08004227 	.word	0x08004227
 8004068:	08004227 	.word	0x08004227
 800406c:	08004123 	.word	0x08004123
 8004070:	08004227 	.word	0x08004227
 8004074:	08004227 	.word	0x08004227
 8004078:	08004227 	.word	0x08004227
 800407c:	08004163 	.word	0x08004163
 8004080:	08004227 	.word	0x08004227
 8004084:	08004227 	.word	0x08004227
 8004088:	08004227 	.word	0x08004227
 800408c:	080041a5 	.word	0x080041a5
 8004090:	08004227 	.word	0x08004227
 8004094:	08004227 	.word	0x08004227
 8004098:	08004227 	.word	0x08004227
 800409c:	080041e5 	.word	0x080041e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68b9      	ldr	r1, [r7, #8]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 faf4 	bl	8004694 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699a      	ldr	r2, [r3, #24]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0208 	orr.w	r2, r2, #8
 80040ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699a      	ldr	r2, [r3, #24]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0204 	bic.w	r2, r2, #4
 80040ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6999      	ldr	r1, [r3, #24]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	691a      	ldr	r2, [r3, #16]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	619a      	str	r2, [r3, #24]
      break;
 80040de:	e0a5      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 fb6e 	bl	80047c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	699a      	ldr	r2, [r3, #24]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800410a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6999      	ldr	r1, [r3, #24]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	021a      	lsls	r2, r3, #8
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	619a      	str	r2, [r3, #24]
      break;
 8004120:	e084      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	4618      	mov	r0, r3
 800412a:	f000 fbe1 	bl	80048f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f042 0208 	orr.w	r2, r2, #8
 800413c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	69da      	ldr	r2, [r3, #28]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f022 0204 	bic.w	r2, r2, #4
 800414c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69d9      	ldr	r1, [r3, #28]
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	691a      	ldr	r2, [r3, #16]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	61da      	str	r2, [r3, #28]
      break;
 8004160:	e064      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68b9      	ldr	r1, [r7, #8]
 8004168:	4618      	mov	r0, r3
 800416a:	f000 fc53 	bl	8004a14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69da      	ldr	r2, [r3, #28]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800417c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800418c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69d9      	ldr	r1, [r3, #28]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	021a      	lsls	r2, r3, #8
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	61da      	str	r2, [r3, #28]
      break;
 80041a2:	e043      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68b9      	ldr	r1, [r7, #8]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fcc6 	bl	8004b3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0208 	orr.w	r2, r2, #8
 80041be:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0204 	bic.w	r2, r2, #4
 80041ce:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	691a      	ldr	r2, [r3, #16]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80041e2:	e023      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68b9      	ldr	r1, [r7, #8]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 fd10 	bl	8004c10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800420e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	021a      	lsls	r2, r3, #8
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	430a      	orrs	r2, r1
 8004222:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004224:	e002      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	75fb      	strb	r3, [r7, #23]
      break;
 800422a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004234:	7dfb      	ldrb	r3, [r7, #23]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop

08004240 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800424a:	2300      	movs	r3, #0
 800424c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004254:	2b01      	cmp	r3, #1
 8004256:	d101      	bne.n	800425c <HAL_TIM_ConfigClockSource+0x1c>
 8004258:	2302      	movs	r3, #2
 800425a:	e0f6      	b.n	800444a <HAL_TIM_ConfigClockSource+0x20a>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800427a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800427e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004286:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a6f      	ldr	r2, [pc, #444]	; (8004454 <HAL_TIM_ConfigClockSource+0x214>)
 8004296:	4293      	cmp	r3, r2
 8004298:	f000 80c1 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 800429c:	4a6d      	ldr	r2, [pc, #436]	; (8004454 <HAL_TIM_ConfigClockSource+0x214>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	f200 80c6 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042a4:	4a6c      	ldr	r2, [pc, #432]	; (8004458 <HAL_TIM_ConfigClockSource+0x218>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	f000 80b9 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042ac:	4a6a      	ldr	r2, [pc, #424]	; (8004458 <HAL_TIM_ConfigClockSource+0x218>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	f200 80be 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042b4:	4a69      	ldr	r2, [pc, #420]	; (800445c <HAL_TIM_ConfigClockSource+0x21c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	f000 80b1 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042bc:	4a67      	ldr	r2, [pc, #412]	; (800445c <HAL_TIM_ConfigClockSource+0x21c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	f200 80b6 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042c4:	4a66      	ldr	r2, [pc, #408]	; (8004460 <HAL_TIM_ConfigClockSource+0x220>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	f000 80a9 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042cc:	4a64      	ldr	r2, [pc, #400]	; (8004460 <HAL_TIM_ConfigClockSource+0x220>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	f200 80ae 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042d4:	4a63      	ldr	r2, [pc, #396]	; (8004464 <HAL_TIM_ConfigClockSource+0x224>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	f000 80a1 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042dc:	4a61      	ldr	r2, [pc, #388]	; (8004464 <HAL_TIM_ConfigClockSource+0x224>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	f200 80a6 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042e4:	4a60      	ldr	r2, [pc, #384]	; (8004468 <HAL_TIM_ConfigClockSource+0x228>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	f000 8099 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042ec:	4a5e      	ldr	r2, [pc, #376]	; (8004468 <HAL_TIM_ConfigClockSource+0x228>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	f200 809e 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 80042f4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80042f8:	f000 8091 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 80042fc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004300:	f200 8096 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004304:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004308:	f000 8089 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x1de>
 800430c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004310:	f200 808e 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004318:	d03e      	beq.n	8004398 <HAL_TIM_ConfigClockSource+0x158>
 800431a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800431e:	f200 8087 	bhi.w	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004322:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004326:	f000 8086 	beq.w	8004436 <HAL_TIM_ConfigClockSource+0x1f6>
 800432a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800432e:	d87f      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004330:	2b70      	cmp	r3, #112	; 0x70
 8004332:	d01a      	beq.n	800436a <HAL_TIM_ConfigClockSource+0x12a>
 8004334:	2b70      	cmp	r3, #112	; 0x70
 8004336:	d87b      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004338:	2b60      	cmp	r3, #96	; 0x60
 800433a:	d050      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x19e>
 800433c:	2b60      	cmp	r3, #96	; 0x60
 800433e:	d877      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004340:	2b50      	cmp	r3, #80	; 0x50
 8004342:	d03c      	beq.n	80043be <HAL_TIM_ConfigClockSource+0x17e>
 8004344:	2b50      	cmp	r3, #80	; 0x50
 8004346:	d873      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004348:	2b40      	cmp	r3, #64	; 0x40
 800434a:	d058      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x1be>
 800434c:	2b40      	cmp	r3, #64	; 0x40
 800434e:	d86f      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004350:	2b30      	cmp	r3, #48	; 0x30
 8004352:	d064      	beq.n	800441e <HAL_TIM_ConfigClockSource+0x1de>
 8004354:	2b30      	cmp	r3, #48	; 0x30
 8004356:	d86b      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004358:	2b20      	cmp	r3, #32
 800435a:	d060      	beq.n	800441e <HAL_TIM_ConfigClockSource+0x1de>
 800435c:	2b20      	cmp	r3, #32
 800435e:	d867      	bhi.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
 8004360:	2b00      	cmp	r3, #0
 8004362:	d05c      	beq.n	800441e <HAL_TIM_ConfigClockSource+0x1de>
 8004364:	2b10      	cmp	r3, #16
 8004366:	d05a      	beq.n	800441e <HAL_TIM_ConfigClockSource+0x1de>
 8004368:	e062      	b.n	8004430 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6818      	ldr	r0, [r3, #0]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	6899      	ldr	r1, [r3, #8]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f000 fe5b 	bl	8005034 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800438c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	609a      	str	r2, [r3, #8]
      break;
 8004396:	e04f      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6818      	ldr	r0, [r3, #0]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	6899      	ldr	r1, [r3, #8]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f000 fe44 	bl	8005034 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043ba:	609a      	str	r2, [r3, #8]
      break;
 80043bc:	e03c      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6859      	ldr	r1, [r3, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f000 fd00 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2150      	movs	r1, #80	; 0x50
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fe0f 	bl	8004ffa <TIM_ITRx_SetConfig>
      break;
 80043dc:	e02c      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6859      	ldr	r1, [r3, #4]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f000 fd5c 	bl	8004ea8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2160      	movs	r1, #96	; 0x60
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 fdff 	bl	8004ffa <TIM_ITRx_SetConfig>
      break;
 80043fc:	e01c      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6818      	ldr	r0, [r3, #0]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	6859      	ldr	r1, [r3, #4]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	461a      	mov	r2, r3
 800440c:	f000 fce0 	bl	8004dd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2140      	movs	r1, #64	; 0x40
 8004416:	4618      	mov	r0, r3
 8004418:	f000 fdef 	bl	8004ffa <TIM_ITRx_SetConfig>
      break;
 800441c:	e00c      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4619      	mov	r1, r3
 8004428:	4610      	mov	r0, r2
 800442a:	f000 fde6 	bl	8004ffa <TIM_ITRx_SetConfig>
      break;
 800442e:	e003      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	73fb      	strb	r3, [r7, #15]
      break;
 8004434:	e000      	b.n	8004438 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004436:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004448:	7bfb      	ldrb	r3, [r7, #15]
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	00100070 	.word	0x00100070
 8004458:	00100060 	.word	0x00100060
 800445c:	00100050 	.word	0x00100050
 8004460:	00100040 	.word	0x00100040
 8004464:	00100030 	.word	0x00100030
 8004468:	00100020 	.word	0x00100020

0800446c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b0c      	cmp	r3, #12
 800447e:	d831      	bhi.n	80044e4 <HAL_TIM_ReadCapturedValue+0x78>
 8004480:	a201      	add	r2, pc, #4	; (adr r2, 8004488 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	080044bd 	.word	0x080044bd
 800448c:	080044e5 	.word	0x080044e5
 8004490:	080044e5 	.word	0x080044e5
 8004494:	080044e5 	.word	0x080044e5
 8004498:	080044c7 	.word	0x080044c7
 800449c:	080044e5 	.word	0x080044e5
 80044a0:	080044e5 	.word	0x080044e5
 80044a4:	080044e5 	.word	0x080044e5
 80044a8:	080044d1 	.word	0x080044d1
 80044ac:	080044e5 	.word	0x080044e5
 80044b0:	080044e5 	.word	0x080044e5
 80044b4:	080044e5 	.word	0x080044e5
 80044b8:	080044db 	.word	0x080044db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c2:	60fb      	str	r3, [r7, #12]

      break;
 80044c4:	e00f      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	60fb      	str	r3, [r7, #12]

      break;
 80044ce:	e00a      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d6:	60fb      	str	r3, [r7, #12]

      break;
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	60fb      	str	r3, [r7, #12]

      break;
 80044e2:	e000      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80044e4:	bf00      	nop
  }

  return tmpreg;
 80044e6:	68fb      	ldr	r3, [r7, #12]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a46      	ldr	r2, [pc, #280]	; (8004670 <TIM_Base_SetConfig+0x12c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d017      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004562:	d013      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a43      	ldr	r2, [pc, #268]	; (8004674 <TIM_Base_SetConfig+0x130>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00f      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a42      	ldr	r2, [pc, #264]	; (8004678 <TIM_Base_SetConfig+0x134>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d00b      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a41      	ldr	r2, [pc, #260]	; (800467c <TIM_Base_SetConfig+0x138>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d007      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a40      	ldr	r2, [pc, #256]	; (8004680 <TIM_Base_SetConfig+0x13c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d003      	beq.n	800458c <TIM_Base_SetConfig+0x48>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a3f      	ldr	r2, [pc, #252]	; (8004684 <TIM_Base_SetConfig+0x140>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d108      	bne.n	800459e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a33      	ldr	r2, [pc, #204]	; (8004670 <TIM_Base_SetConfig+0x12c>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d023      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ac:	d01f      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a30      	ldr	r2, [pc, #192]	; (8004674 <TIM_Base_SetConfig+0x130>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01b      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a2f      	ldr	r2, [pc, #188]	; (8004678 <TIM_Base_SetConfig+0x134>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d017      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a2e      	ldr	r2, [pc, #184]	; (800467c <TIM_Base_SetConfig+0x138>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d013      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a2d      	ldr	r2, [pc, #180]	; (8004680 <TIM_Base_SetConfig+0x13c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d00f      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a2d      	ldr	r2, [pc, #180]	; (8004688 <TIM_Base_SetConfig+0x144>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d00b      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a2c      	ldr	r2, [pc, #176]	; (800468c <TIM_Base_SetConfig+0x148>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d007      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a2b      	ldr	r2, [pc, #172]	; (8004690 <TIM_Base_SetConfig+0x14c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d003      	beq.n	80045ee <TIM_Base_SetConfig+0xaa>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a26      	ldr	r2, [pc, #152]	; (8004684 <TIM_Base_SetConfig+0x140>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d108      	bne.n	8004600 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a12      	ldr	r2, [pc, #72]	; (8004670 <TIM_Base_SetConfig+0x12c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d013      	beq.n	8004654 <TIM_Base_SetConfig+0x110>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a14      	ldr	r2, [pc, #80]	; (8004680 <TIM_Base_SetConfig+0x13c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d00f      	beq.n	8004654 <TIM_Base_SetConfig+0x110>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a14      	ldr	r2, [pc, #80]	; (8004688 <TIM_Base_SetConfig+0x144>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d00b      	beq.n	8004654 <TIM_Base_SetConfig+0x110>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a13      	ldr	r2, [pc, #76]	; (800468c <TIM_Base_SetConfig+0x148>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d007      	beq.n	8004654 <TIM_Base_SetConfig+0x110>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a12      	ldr	r2, [pc, #72]	; (8004690 <TIM_Base_SetConfig+0x14c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d003      	beq.n	8004654 <TIM_Base_SetConfig+0x110>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a0d      	ldr	r2, [pc, #52]	; (8004684 <TIM_Base_SetConfig+0x140>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d103      	bne.n	800465c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	615a      	str	r2, [r3, #20]
}
 8004662:	bf00      	nop
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	40012c00 	.word	0x40012c00
 8004674:	40000400 	.word	0x40000400
 8004678:	40000800 	.word	0x40000800
 800467c:	40000c00 	.word	0x40000c00
 8004680:	40013400 	.word	0x40013400
 8004684:	40015000 	.word	0x40015000
 8004688:	40014000 	.word	0x40014000
 800468c:	40014400 	.word	0x40014400
 8004690:	40014800 	.word	0x40014800

08004694 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	f023 0201 	bic.w	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f023 0302 	bic.w	r3, r3, #2
 80046e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a30      	ldr	r2, [pc, #192]	; (80047b0 <TIM_OC1_SetConfig+0x11c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d013      	beq.n	800471c <TIM_OC1_SetConfig+0x88>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a2f      	ldr	r2, [pc, #188]	; (80047b4 <TIM_OC1_SetConfig+0x120>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00f      	beq.n	800471c <TIM_OC1_SetConfig+0x88>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a2e      	ldr	r2, [pc, #184]	; (80047b8 <TIM_OC1_SetConfig+0x124>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00b      	beq.n	800471c <TIM_OC1_SetConfig+0x88>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a2d      	ldr	r2, [pc, #180]	; (80047bc <TIM_OC1_SetConfig+0x128>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d007      	beq.n	800471c <TIM_OC1_SetConfig+0x88>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a2c      	ldr	r2, [pc, #176]	; (80047c0 <TIM_OC1_SetConfig+0x12c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d003      	beq.n	800471c <TIM_OC1_SetConfig+0x88>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a2b      	ldr	r2, [pc, #172]	; (80047c4 <TIM_OC1_SetConfig+0x130>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d10c      	bne.n	8004736 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f023 0308 	bic.w	r3, r3, #8
 8004722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	4313      	orrs	r3, r2
 800472c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f023 0304 	bic.w	r3, r3, #4
 8004734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a1d      	ldr	r2, [pc, #116]	; (80047b0 <TIM_OC1_SetConfig+0x11c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <TIM_OC1_SetConfig+0xd2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a1c      	ldr	r2, [pc, #112]	; (80047b4 <TIM_OC1_SetConfig+0x120>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00f      	beq.n	8004766 <TIM_OC1_SetConfig+0xd2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a1b      	ldr	r2, [pc, #108]	; (80047b8 <TIM_OC1_SetConfig+0x124>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00b      	beq.n	8004766 <TIM_OC1_SetConfig+0xd2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a1a      	ldr	r2, [pc, #104]	; (80047bc <TIM_OC1_SetConfig+0x128>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <TIM_OC1_SetConfig+0xd2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a19      	ldr	r2, [pc, #100]	; (80047c0 <TIM_OC1_SetConfig+0x12c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d003      	beq.n	8004766 <TIM_OC1_SetConfig+0xd2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a18      	ldr	r2, [pc, #96]	; (80047c4 <TIM_OC1_SetConfig+0x130>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d111      	bne.n	800478a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800476c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	621a      	str	r2, [r3, #32]
}
 80047a4:	bf00      	nop
 80047a6:	371c      	adds	r7, #28
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr
 80047b0:	40012c00 	.word	0x40012c00
 80047b4:	40013400 	.word	0x40013400
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014800 	.word	0x40014800
 80047c4:	40015000 	.word	0x40015000

080047c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	f023 0210 	bic.w	r2, r3, #16
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004802:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4313      	orrs	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f023 0320 	bic.w	r3, r3, #32
 8004816:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	011b      	lsls	r3, r3, #4
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a2c      	ldr	r2, [pc, #176]	; (80048d8 <TIM_OC2_SetConfig+0x110>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d007      	beq.n	800483c <TIM_OC2_SetConfig+0x74>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a2b      	ldr	r2, [pc, #172]	; (80048dc <TIM_OC2_SetConfig+0x114>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d003      	beq.n	800483c <TIM_OC2_SetConfig+0x74>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a2a      	ldr	r2, [pc, #168]	; (80048e0 <TIM_OC2_SetConfig+0x118>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d10d      	bne.n	8004858 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	011b      	lsls	r3, r3, #4
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	4313      	orrs	r3, r2
 800484e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004856:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a1f      	ldr	r2, [pc, #124]	; (80048d8 <TIM_OC2_SetConfig+0x110>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d013      	beq.n	8004888 <TIM_OC2_SetConfig+0xc0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a1e      	ldr	r2, [pc, #120]	; (80048dc <TIM_OC2_SetConfig+0x114>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00f      	beq.n	8004888 <TIM_OC2_SetConfig+0xc0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a1e      	ldr	r2, [pc, #120]	; (80048e4 <TIM_OC2_SetConfig+0x11c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d00b      	beq.n	8004888 <TIM_OC2_SetConfig+0xc0>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a1d      	ldr	r2, [pc, #116]	; (80048e8 <TIM_OC2_SetConfig+0x120>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d007      	beq.n	8004888 <TIM_OC2_SetConfig+0xc0>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a1c      	ldr	r2, [pc, #112]	; (80048ec <TIM_OC2_SetConfig+0x124>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d003      	beq.n	8004888 <TIM_OC2_SetConfig+0xc0>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a17      	ldr	r2, [pc, #92]	; (80048e0 <TIM_OC2_SetConfig+0x118>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d113      	bne.n	80048b0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800488e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004896:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	695b      	ldr	r3, [r3, #20]
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	621a      	str	r2, [r3, #32]
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	40012c00 	.word	0x40012c00
 80048dc:	40013400 	.word	0x40013400
 80048e0:	40015000 	.word	0x40015000
 80048e4:	40014000 	.word	0x40014000
 80048e8:	40014400 	.word	0x40014400
 80048ec:	40014800 	.word	0x40014800

080048f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800491e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0303 	bic.w	r3, r3, #3
 800492a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800493c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	4313      	orrs	r3, r2
 8004948:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a2b      	ldr	r2, [pc, #172]	; (80049fc <TIM_OC3_SetConfig+0x10c>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d007      	beq.n	8004962 <TIM_OC3_SetConfig+0x72>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a2a      	ldr	r2, [pc, #168]	; (8004a00 <TIM_OC3_SetConfig+0x110>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d003      	beq.n	8004962 <TIM_OC3_SetConfig+0x72>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a29      	ldr	r2, [pc, #164]	; (8004a04 <TIM_OC3_SetConfig+0x114>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d10d      	bne.n	800497e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004968:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	021b      	lsls	r3, r3, #8
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800497c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a1e      	ldr	r2, [pc, #120]	; (80049fc <TIM_OC3_SetConfig+0x10c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d013      	beq.n	80049ae <TIM_OC3_SetConfig+0xbe>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a1d      	ldr	r2, [pc, #116]	; (8004a00 <TIM_OC3_SetConfig+0x110>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00f      	beq.n	80049ae <TIM_OC3_SetConfig+0xbe>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a1d      	ldr	r2, [pc, #116]	; (8004a08 <TIM_OC3_SetConfig+0x118>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d00b      	beq.n	80049ae <TIM_OC3_SetConfig+0xbe>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a1c      	ldr	r2, [pc, #112]	; (8004a0c <TIM_OC3_SetConfig+0x11c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d007      	beq.n	80049ae <TIM_OC3_SetConfig+0xbe>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a1b      	ldr	r2, [pc, #108]	; (8004a10 <TIM_OC3_SetConfig+0x120>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d003      	beq.n	80049ae <TIM_OC3_SetConfig+0xbe>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a16      	ldr	r2, [pc, #88]	; (8004a04 <TIM_OC3_SetConfig+0x114>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d113      	bne.n	80049d6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	621a      	str	r2, [r3, #32]
}
 80049f0:	bf00      	nop
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	40012c00 	.word	0x40012c00
 8004a00:	40013400 	.word	0x40013400
 8004a04:	40015000 	.word	0x40015000
 8004a08:	40014000 	.word	0x40014000
 8004a0c:	40014400 	.word	0x40014400
 8004a10:	40014800 	.word	0x40014800

08004a14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	021b      	lsls	r3, r3, #8
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	031b      	lsls	r3, r3, #12
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a2c      	ldr	r2, [pc, #176]	; (8004b24 <TIM_OC4_SetConfig+0x110>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d007      	beq.n	8004a88 <TIM_OC4_SetConfig+0x74>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a2b      	ldr	r2, [pc, #172]	; (8004b28 <TIM_OC4_SetConfig+0x114>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d003      	beq.n	8004a88 <TIM_OC4_SetConfig+0x74>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a2a      	ldr	r2, [pc, #168]	; (8004b2c <TIM_OC4_SetConfig+0x118>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d10d      	bne.n	8004aa4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	031b      	lsls	r3, r3, #12
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004aa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a1f      	ldr	r2, [pc, #124]	; (8004b24 <TIM_OC4_SetConfig+0x110>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d013      	beq.n	8004ad4 <TIM_OC4_SetConfig+0xc0>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a1e      	ldr	r2, [pc, #120]	; (8004b28 <TIM_OC4_SetConfig+0x114>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d00f      	beq.n	8004ad4 <TIM_OC4_SetConfig+0xc0>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a1e      	ldr	r2, [pc, #120]	; (8004b30 <TIM_OC4_SetConfig+0x11c>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00b      	beq.n	8004ad4 <TIM_OC4_SetConfig+0xc0>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a1d      	ldr	r2, [pc, #116]	; (8004b34 <TIM_OC4_SetConfig+0x120>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d007      	beq.n	8004ad4 <TIM_OC4_SetConfig+0xc0>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a1c      	ldr	r2, [pc, #112]	; (8004b38 <TIM_OC4_SetConfig+0x124>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d003      	beq.n	8004ad4 <TIM_OC4_SetConfig+0xc0>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a17      	ldr	r2, [pc, #92]	; (8004b2c <TIM_OC4_SetConfig+0x118>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d113      	bne.n	8004afc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ada:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ae2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	019b      	lsls	r3, r3, #6
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	019b      	lsls	r3, r3, #6
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	40012c00 	.word	0x40012c00
 8004b28:	40013400 	.word	0x40013400
 8004b2c:	40015000 	.word	0x40015000
 8004b30:	40014000 	.word	0x40014000
 8004b34:	40014400 	.word	0x40014400
 8004b38:	40014800 	.word	0x40014800

08004b3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004b80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	041b      	lsls	r3, r3, #16
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a19      	ldr	r2, [pc, #100]	; (8004bf8 <TIM_OC5_SetConfig+0xbc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d013      	beq.n	8004bbe <TIM_OC5_SetConfig+0x82>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a18      	ldr	r2, [pc, #96]	; (8004bfc <TIM_OC5_SetConfig+0xc0>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00f      	beq.n	8004bbe <TIM_OC5_SetConfig+0x82>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a17      	ldr	r2, [pc, #92]	; (8004c00 <TIM_OC5_SetConfig+0xc4>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d00b      	beq.n	8004bbe <TIM_OC5_SetConfig+0x82>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a16      	ldr	r2, [pc, #88]	; (8004c04 <TIM_OC5_SetConfig+0xc8>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d007      	beq.n	8004bbe <TIM_OC5_SetConfig+0x82>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a15      	ldr	r2, [pc, #84]	; (8004c08 <TIM_OC5_SetConfig+0xcc>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d003      	beq.n	8004bbe <TIM_OC5_SetConfig+0x82>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a14      	ldr	r2, [pc, #80]	; (8004c0c <TIM_OC5_SetConfig+0xd0>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d109      	bne.n	8004bd2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bc4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	021b      	lsls	r3, r3, #8
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	621a      	str	r2, [r3, #32]
}
 8004bec:	bf00      	nop
 8004bee:	371c      	adds	r7, #28
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40013400 	.word	0x40013400
 8004c00:	40014000 	.word	0x40014000
 8004c04:	40014400 	.word	0x40014400
 8004c08:	40014800 	.word	0x40014800
 8004c0c:	40015000 	.word	0x40015000

08004c10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	021b      	lsls	r3, r3, #8
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	051b      	lsls	r3, r3, #20
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a1a      	ldr	r2, [pc, #104]	; (8004cd0 <TIM_OC6_SetConfig+0xc0>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d013      	beq.n	8004c94 <TIM_OC6_SetConfig+0x84>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a19      	ldr	r2, [pc, #100]	; (8004cd4 <TIM_OC6_SetConfig+0xc4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00f      	beq.n	8004c94 <TIM_OC6_SetConfig+0x84>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <TIM_OC6_SetConfig+0xc8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d00b      	beq.n	8004c94 <TIM_OC6_SetConfig+0x84>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <TIM_OC6_SetConfig+0xcc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d007      	beq.n	8004c94 <TIM_OC6_SetConfig+0x84>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a16      	ldr	r2, [pc, #88]	; (8004ce0 <TIM_OC6_SetConfig+0xd0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d003      	beq.n	8004c94 <TIM_OC6_SetConfig+0x84>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a15      	ldr	r2, [pc, #84]	; (8004ce4 <TIM_OC6_SetConfig+0xd4>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d109      	bne.n	8004ca8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	029b      	lsls	r3, r3, #10
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	621a      	str	r2, [r3, #32]
}
 8004cc2:	bf00      	nop
 8004cc4:	371c      	adds	r7, #28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	40012c00 	.word	0x40012c00
 8004cd4:	40013400 	.word	0x40013400
 8004cd8:	40014000 	.word	0x40014000
 8004cdc:	40014400 	.word	0x40014400
 8004ce0:	40014800 	.word	0x40014800
 8004ce4:	40015000 	.word	0x40015000

08004ce8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b087      	sub	sp, #28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
 8004cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	f023 0201 	bic.w	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4a28      	ldr	r2, [pc, #160]	; (8004db4 <TIM_TI1_SetConfig+0xcc>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d01b      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1c:	d017      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4a25      	ldr	r2, [pc, #148]	; (8004db8 <TIM_TI1_SetConfig+0xd0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d013      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4a24      	ldr	r2, [pc, #144]	; (8004dbc <TIM_TI1_SetConfig+0xd4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00f      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4a23      	ldr	r2, [pc, #140]	; (8004dc0 <TIM_TI1_SetConfig+0xd8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00b      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	4a22      	ldr	r2, [pc, #136]	; (8004dc4 <TIM_TI1_SetConfig+0xdc>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d007      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	4a21      	ldr	r2, [pc, #132]	; (8004dc8 <TIM_TI1_SetConfig+0xe0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d003      	beq.n	8004d4e <TIM_TI1_SetConfig+0x66>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4a20      	ldr	r2, [pc, #128]	; (8004dcc <TIM_TI1_SetConfig+0xe4>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d101      	bne.n	8004d52 <TIM_TI1_SetConfig+0x6a>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <TIM_TI1_SetConfig+0x6c>
 8004d52:	2300      	movs	r3, #0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d008      	beq.n	8004d6a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f023 0303 	bic.w	r3, r3, #3
 8004d5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	e003      	b.n	8004d72 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f043 0301 	orr.w	r3, r3, #1
 8004d70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f023 030a 	bic.w	r3, r3, #10
 8004d8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f003 030a 	and.w	r3, r3, #10
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	621a      	str	r2, [r3, #32]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40012c00 	.word	0x40012c00
 8004db8:	40000400 	.word	0x40000400
 8004dbc:	40000800 	.word	0x40000800
 8004dc0:	40000c00 	.word	0x40000c00
 8004dc4:	40013400 	.word	0x40013400
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40015000 	.word	0x40015000

08004dd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	f023 0201 	bic.w	r2, r3, #1
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f023 030a 	bic.w	r3, r3, #10
 8004e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	621a      	str	r2, [r3, #32]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b087      	sub	sp, #28
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
 8004e3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	f023 0210 	bic.w	r2, r3, #16
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	031b      	lsls	r3, r3, #12
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	011b      	lsls	r3, r3, #4
 8004e86:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	621a      	str	r2, [r3, #32]
}
 8004e9c:	bf00      	nop
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	f023 0210 	bic.w	r2, r3, #16
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ed2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	031b      	lsls	r3, r3, #12
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ee4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	621a      	str	r2, [r3, #32]
}
 8004efc:	bf00      	nop
 8004efe:	371c      	adds	r7, #28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
 8004f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f023 0303 	bic.w	r3, r3, #3
 8004f34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004f58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	021b      	lsls	r3, r3, #8
 8004f5e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	621a      	str	r2, [r3, #32]
}
 8004f74:	bf00      	nop
 8004f76:	371c      	adds	r7, #28
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fbe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	031b      	lsls	r3, r3, #12
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004fd2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	031b      	lsls	r3, r3, #12
 8004fd8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	621a      	str	r2, [r3, #32]
}
 8004fee:	bf00      	nop
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b085      	sub	sp, #20
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
 8005002:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005014:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	f043 0307 	orr.w	r3, r3, #7
 8005020:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	609a      	str	r2, [r3, #8]
}
 8005028:	bf00      	nop
 800502a:	3714      	adds	r7, #20
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800504e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	021a      	lsls	r2, r3, #8
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	431a      	orrs	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	4313      	orrs	r3, r2
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	4313      	orrs	r3, r2
 8005060:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	609a      	str	r2, [r3, #8]
}
 8005068:	bf00      	nop
 800506a:	371c      	adds	r7, #28
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005074:	b480      	push	{r7}
 8005076:	b087      	sub	sp, #28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	2201      	movs	r2, #1
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a1a      	ldr	r2, [r3, #32]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	43db      	mvns	r3, r3
 8005096:	401a      	ands	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a1a      	ldr	r2, [r3, #32]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	fa01 f303 	lsl.w	r3, r1, r3
 80050ac:	431a      	orrs	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	621a      	str	r2, [r3, #32]
}
 80050b2:	bf00      	nop
 80050b4:	371c      	adds	r7, #28
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
	...

080050c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d101      	bne.n	80050d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050d4:	2302      	movs	r3, #2
 80050d6:	e074      	b.n	80051c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a34      	ldr	r2, [pc, #208]	; (80051d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d009      	beq.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a33      	ldr	r2, [pc, #204]	; (80051d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d004      	beq.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a31      	ldr	r2, [pc, #196]	; (80051d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d108      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800511c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4313      	orrs	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800512e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005132:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a21      	ldr	r2, [pc, #132]	; (80051d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d022      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005158:	d01d      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a1f      	ldr	r2, [pc, #124]	; (80051dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d018      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a1d      	ldr	r2, [pc, #116]	; (80051e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d013      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a1c      	ldr	r2, [pc, #112]	; (80051e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d00e      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a15      	ldr	r2, [pc, #84]	; (80051d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d009      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a18      	ldr	r2, [pc, #96]	; (80051e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d004      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a11      	ldr	r2, [pc, #68]	; (80051d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d10c      	bne.n	80051b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800519c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40012c00 	.word	0x40012c00
 80051d4:	40013400 	.word	0x40013400
 80051d8:	40015000 	.word	0x40015000
 80051dc:	40000400 	.word	0x40000400
 80051e0:	40000800 	.word	0x40000800
 80051e4:	40000c00 	.word	0x40000c00
 80051e8:	40014000 	.word	0x40014000

080051ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800521c:	bf00      	nop
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e042      	b.n	8005310 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005290:	2b00      	cmp	r3, #0
 8005292:	d106      	bne.n	80052a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7fc fc8b 	bl	8001bb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2224      	movs	r2, #36	; 0x24
 80052a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 0201 	bic.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fbfa 	bl	8005ab4 <UART_SetConfig>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d101      	bne.n	80052ca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e022      	b.n	8005310 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d002      	beq.n	80052d8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 feea 	bl	80060ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 ff71 	bl	80061f0 <UART_CheckIdleState>
 800530e:	4603      	mov	r3, r0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b08a      	sub	sp, #40	; 0x28
 800531c:	af02      	add	r7, sp, #8
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	4613      	mov	r3, r2
 8005326:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800532e:	2b20      	cmp	r3, #32
 8005330:	f040 8083 	bne.w	800543a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d002      	beq.n	8005340 <HAL_UART_Transmit+0x28>
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e07b      	b.n	800543c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <HAL_UART_Transmit+0x3a>
 800534e:	2302      	movs	r3, #2
 8005350:	e074      	b.n	800543c <HAL_UART_Transmit+0x124>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2221      	movs	r2, #33	; 0x21
 8005366:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800536a:	f7fc fd13 	bl	8001d94 <HAL_GetTick>
 800536e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	88fa      	ldrh	r2, [r7, #6]
 8005374:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	88fa      	ldrh	r2, [r7, #6]
 800537c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005388:	d108      	bne.n	800539c <HAL_UART_Transmit+0x84>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d104      	bne.n	800539c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005392:	2300      	movs	r3, #0
 8005394:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	61bb      	str	r3, [r7, #24]
 800539a:	e003      	b.n	80053a4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053a0:	2300      	movs	r3, #0
 80053a2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80053ac:	e02c      	b.n	8005408 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2200      	movs	r2, #0
 80053b6:	2180      	movs	r1, #128	; 0x80
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 ff64 	bl	8006286 <UART_WaitOnFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e039      	b.n	800543c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10b      	bne.n	80053e6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	3302      	adds	r3, #2
 80053e2:	61bb      	str	r3, [r7, #24]
 80053e4:	e007      	b.n	80053f6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	781a      	ldrb	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	3301      	adds	r3, #1
 80053f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1cc      	bne.n	80053ae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	2200      	movs	r2, #0
 800541c:	2140      	movs	r1, #64	; 0x40
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 ff31 	bl	8006286 <UART_WaitOnFlagUntilTimeout>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e006      	b.n	800543c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2220      	movs	r2, #32
 8005432:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e000      	b.n	800543c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800543a:	2302      	movs	r3, #2
  }
}
 800543c:	4618      	mov	r0, r3
 800543e:	3720      	adds	r7, #32
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b0ba      	sub	sp, #232	; 0xe8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800546a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800546e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005472:	4013      	ands	r3, r2
 8005474:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005478:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800547c:	2b00      	cmp	r3, #0
 800547e:	d11b      	bne.n	80054b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	d015      	beq.n	80054b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800548c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d105      	bne.n	80054a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800549c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d009      	beq.n	80054b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 82d6 	beq.w	8005a5a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	4798      	blx	r3
      }
      return;
 80054b6:	e2d0      	b.n	8005a5a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80054b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 811f 	beq.w	8005700 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80054c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80054c6:	4b8b      	ldr	r3, [pc, #556]	; (80056f4 <HAL_UART_IRQHandler+0x2b0>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d106      	bne.n	80054dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80054ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80054d2:	4b89      	ldr	r3, [pc, #548]	; (80056f8 <HAL_UART_IRQHandler+0x2b4>)
 80054d4:	4013      	ands	r3, r2
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 8112 	beq.w	8005700 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d011      	beq.n	800550c <HAL_UART_IRQHandler+0xc8>
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00b      	beq.n	800550c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2201      	movs	r2, #1
 80054fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005502:	f043 0201 	orr.w	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800550c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d011      	beq.n	800553c <HAL_UART_IRQHandler+0xf8>
 8005518:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00b      	beq.n	800553c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2202      	movs	r2, #2
 800552a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005532:	f043 0204 	orr.w	r2, r3, #4
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800553c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005540:	f003 0304 	and.w	r3, r3, #4
 8005544:	2b00      	cmp	r3, #0
 8005546:	d011      	beq.n	800556c <HAL_UART_IRQHandler+0x128>
 8005548:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00b      	beq.n	800556c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2204      	movs	r2, #4
 800555a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005562:	f043 0202 	orr.w	r2, r3, #2
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800556c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d017      	beq.n	80055a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005584:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005588:	4b5a      	ldr	r3, [pc, #360]	; (80056f4 <HAL_UART_IRQHandler+0x2b0>)
 800558a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00b      	beq.n	80055a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2208      	movs	r2, #8
 8005596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800559e:	f043 0208 	orr.w	r2, r3, #8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80055a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d012      	beq.n	80055da <HAL_UART_IRQHandler+0x196>
 80055b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00c      	beq.n	80055da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055d0:	f043 0220 	orr.w	r2, r3, #32
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 823c 	beq.w	8005a5e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d013      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80055f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d105      	bne.n	800560a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005620:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562e:	2b40      	cmp	r3, #64	; 0x40
 8005630:	d005      	beq.n	800563e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005632:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005636:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800563a:	2b00      	cmp	r3, #0
 800563c:	d04f      	beq.n	80056de <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 fee9 	bl	8006416 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564e:	2b40      	cmp	r3, #64	; 0x40
 8005650:	d141      	bne.n	80056d6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3308      	adds	r3, #8
 8005658:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005668:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800566c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005670:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800567e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005682:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800568a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1d9      	bne.n	8005652 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d013      	beq.n	80056ce <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056aa:	4a14      	ldr	r2, [pc, #80]	; (80056fc <HAL_UART_IRQHandler+0x2b8>)
 80056ac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7fc fce2 	bl	800207c <HAL_DMA_Abort_IT>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d017      	beq.n	80056ee <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80056c8:	4610      	mov	r0, r2
 80056ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056cc:	e00f      	b.n	80056ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f9da 	bl	8005a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	e00b      	b.n	80056ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f9d6 	bl	8005a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	e007      	b.n	80056ee <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f9d2 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80056ec:	e1b7      	b.n	8005a5e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ee:	bf00      	nop
    return;
 80056f0:	e1b5      	b.n	8005a5e <HAL_UART_IRQHandler+0x61a>
 80056f2:	bf00      	nop
 80056f4:	10000001 	.word	0x10000001
 80056f8:	04000120 	.word	0x04000120
 80056fc:	080064e3 	.word	0x080064e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005704:	2b01      	cmp	r3, #1
 8005706:	f040 814a 	bne.w	800599e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800570a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 8143 	beq.w	800599e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 813c 	beq.w	800599e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2210      	movs	r2, #16
 800572c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005738:	2b40      	cmp	r3, #64	; 0x40
 800573a:	f040 80b5 	bne.w	80058a8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800574a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8187 	beq.w	8005a62 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800575a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800575e:	429a      	cmp	r2, r3
 8005760:	f080 817f 	bcs.w	8005a62 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800576a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0320 	and.w	r3, r3, #32
 800577a:	2b00      	cmp	r3, #0
 800577c:	f040 8086 	bne.w	800588c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005788:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005794:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800579c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	461a      	mov	r2, r3
 80057a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80057aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80057ae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80057b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80057c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1da      	bne.n	8005780 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3308      	adds	r3, #8
 80057d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057d4:	e853 3f00 	ldrex	r3, [r3]
 80057d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80057da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057dc:	f023 0301 	bic.w	r3, r3, #1
 80057e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3308      	adds	r3, #8
 80057ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80057ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80057f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80057fa:	e841 2300 	strex	r3, r2, [r1]
 80057fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005800:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1e1      	bne.n	80057ca <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3308      	adds	r3, #8
 800580c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800581c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3308      	adds	r3, #8
 8005826:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800582a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800582c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005830:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1e3      	bne.n	8005806 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2220      	movs	r2, #32
 8005842:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005852:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005854:	e853 3f00 	ldrex	r3, [r3]
 8005858:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800585a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800585c:	f023 0310 	bic.w	r3, r3, #16
 8005860:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	461a      	mov	r2, r3
 800586a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800586e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005870:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005874:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800587c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e4      	bne.n	800584c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005886:	4618      	mov	r0, r3
 8005888:	f7fc fb9f 	bl	8001fca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005898:	b29b      	uxth	r3, r3
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	b29b      	uxth	r3, r3
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 f8fb 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058a6:	e0dc      	b.n	8005a62 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 80ce 	beq.w	8005a66 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 80058ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 80c9 	beq.w	8005a66 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058dc:	e853 3f00 	ldrex	r3, [r3]
 80058e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	461a      	mov	r2, r3
 80058f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058f6:	647b      	str	r3, [r7, #68]	; 0x44
 80058f8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058fe:	e841 2300 	strex	r3, r2, [r1]
 8005902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1e4      	bne.n	80058d4 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3308      	adds	r3, #8
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	e853 3f00 	ldrex	r3, [r3]
 8005918:	623b      	str	r3, [r7, #32]
   return(result);
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005920:	f023 0301 	bic.w	r3, r3, #1
 8005924:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3308      	adds	r3, #8
 800592e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005932:	633a      	str	r2, [r7, #48]	; 0x30
 8005934:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e1      	bne.n	800590a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2220      	movs	r2, #32
 800594a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	e853 3f00 	ldrex	r3, [r3]
 8005966:	60fb      	str	r3, [r7, #12]
   return(result);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0310 	bic.w	r3, r3, #16
 800596e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800597c:	61fb      	str	r3, [r7, #28]
 800597e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005980:	69b9      	ldr	r1, [r7, #24]
 8005982:	69fa      	ldr	r2, [r7, #28]
 8005984:	e841 2300 	strex	r3, r2, [r1]
 8005988:	617b      	str	r3, [r7, #20]
   return(result);
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1e4      	bne.n	800595a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005990:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005994:	4619      	mov	r1, r3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f880 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800599c:	e063      	b.n	8005a66 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800599e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00e      	beq.n	80059c8 <HAL_UART_IRQHandler+0x584>
 80059aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d008      	beq.n	80059c8 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80059be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fdcf 	bl	8006564 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059c6:	e051      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d014      	beq.n	80059fe <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80059d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d105      	bne.n	80059ec <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80059e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d03a      	beq.n	8005a6a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	4798      	blx	r3
    }
    return;
 80059fc:	e035      	b.n	8005a6a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d009      	beq.n	8005a1e <HAL_UART_IRQHandler+0x5da>
 8005a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fd79 	bl	800650e <UART_EndTransmit_IT>
    return;
 8005a1c:	e026      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d009      	beq.n	8005a3e <HAL_UART_IRQHandler+0x5fa>
 8005a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a2e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fda8 	bl	800658c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a3c:	e016      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d010      	beq.n	8005a6c <HAL_UART_IRQHandler+0x628>
 8005a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	da0c      	bge.n	8005a6c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 fd90 	bl	8006578 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a58:	e008      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
      return;
 8005a5a:	bf00      	nop
 8005a5c:	e006      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
    return;
 8005a5e:	bf00      	nop
 8005a60:	e004      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
      return;
 8005a62:	bf00      	nop
 8005a64:	e002      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
      return;
 8005a66:	bf00      	nop
 8005a68:	e000      	b.n	8005a6c <HAL_UART_IRQHandler+0x628>
    return;
 8005a6a:	bf00      	nop
  }
}
 8005a6c:	37e8      	adds	r7, #232	; 0xe8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop

08005a74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ab8:	b08c      	sub	sp, #48	; 0x30
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	689a      	ldr	r2, [r3, #8]
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	431a      	orrs	r2, r3
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	431a      	orrs	r2, r3
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	69db      	ldr	r3, [r3, #28]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	4baa      	ldr	r3, [pc, #680]	; (8005d8c <UART_SetConfig+0x2d8>)
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	6812      	ldr	r2, [r2, #0]
 8005aea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005aec:	430b      	orrs	r3, r1
 8005aee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a9f      	ldr	r2, [pc, #636]	; (8005d90 <UART_SetConfig+0x2dc>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d004      	beq.n	8005b20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005b2a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	6812      	ldr	r2, [r2, #0]
 8005b32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b34:	430b      	orrs	r3, r1
 8005b36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3e:	f023 010f 	bic.w	r1, r3, #15
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a90      	ldr	r2, [pc, #576]	; (8005d94 <UART_SetConfig+0x2e0>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d125      	bne.n	8005ba4 <UART_SetConfig+0xf0>
 8005b58:	4b8f      	ldr	r3, [pc, #572]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	2b03      	cmp	r3, #3
 8005b64:	d81a      	bhi.n	8005b9c <UART_SetConfig+0xe8>
 8005b66:	a201      	add	r2, pc, #4	; (adr r2, 8005b6c <UART_SetConfig+0xb8>)
 8005b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6c:	08005b7d 	.word	0x08005b7d
 8005b70:	08005b8d 	.word	0x08005b8d
 8005b74:	08005b85 	.word	0x08005b85
 8005b78:	08005b95 	.word	0x08005b95
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b82:	e116      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005b84:	2302      	movs	r3, #2
 8005b86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b8a:	e112      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005b8c:	2304      	movs	r3, #4
 8005b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b92:	e10e      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005b94:	2308      	movs	r3, #8
 8005b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b9a:	e10a      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ba2:	e106      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a7c      	ldr	r2, [pc, #496]	; (8005d9c <UART_SetConfig+0x2e8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d138      	bne.n	8005c20 <UART_SetConfig+0x16c>
 8005bae:	4b7a      	ldr	r3, [pc, #488]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb4:	f003 030c 	and.w	r3, r3, #12
 8005bb8:	2b0c      	cmp	r3, #12
 8005bba:	d82d      	bhi.n	8005c18 <UART_SetConfig+0x164>
 8005bbc:	a201      	add	r2, pc, #4	; (adr r2, 8005bc4 <UART_SetConfig+0x110>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bf9 	.word	0x08005bf9
 8005bc8:	08005c19 	.word	0x08005c19
 8005bcc:	08005c19 	.word	0x08005c19
 8005bd0:	08005c19 	.word	0x08005c19
 8005bd4:	08005c09 	.word	0x08005c09
 8005bd8:	08005c19 	.word	0x08005c19
 8005bdc:	08005c19 	.word	0x08005c19
 8005be0:	08005c19 	.word	0x08005c19
 8005be4:	08005c01 	.word	0x08005c01
 8005be8:	08005c19 	.word	0x08005c19
 8005bec:	08005c19 	.word	0x08005c19
 8005bf0:	08005c19 	.word	0x08005c19
 8005bf4:	08005c11 	.word	0x08005c11
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bfe:	e0d8      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c00:	2302      	movs	r3, #2
 8005c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c06:	e0d4      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c08:	2304      	movs	r3, #4
 8005c0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c0e:	e0d0      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c10:	2308      	movs	r3, #8
 8005c12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c16:	e0cc      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c18:	2310      	movs	r3, #16
 8005c1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c1e:	e0c8      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a5e      	ldr	r2, [pc, #376]	; (8005da0 <UART_SetConfig+0x2ec>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d125      	bne.n	8005c76 <UART_SetConfig+0x1c2>
 8005c2a:	4b5b      	ldr	r3, [pc, #364]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c34:	2b30      	cmp	r3, #48	; 0x30
 8005c36:	d016      	beq.n	8005c66 <UART_SetConfig+0x1b2>
 8005c38:	2b30      	cmp	r3, #48	; 0x30
 8005c3a:	d818      	bhi.n	8005c6e <UART_SetConfig+0x1ba>
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	d00a      	beq.n	8005c56 <UART_SetConfig+0x1a2>
 8005c40:	2b20      	cmp	r3, #32
 8005c42:	d814      	bhi.n	8005c6e <UART_SetConfig+0x1ba>
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <UART_SetConfig+0x19a>
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d008      	beq.n	8005c5e <UART_SetConfig+0x1aa>
 8005c4c:	e00f      	b.n	8005c6e <UART_SetConfig+0x1ba>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c54:	e0ad      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c56:	2302      	movs	r3, #2
 8005c58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c5c:	e0a9      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c5e:	2304      	movs	r3, #4
 8005c60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c64:	e0a5      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c66:	2308      	movs	r3, #8
 8005c68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c6c:	e0a1      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c6e:	2310      	movs	r3, #16
 8005c70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c74:	e09d      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a4a      	ldr	r2, [pc, #296]	; (8005da4 <UART_SetConfig+0x2f0>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d125      	bne.n	8005ccc <UART_SetConfig+0x218>
 8005c80:	4b45      	ldr	r3, [pc, #276]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c86:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c8a:	2bc0      	cmp	r3, #192	; 0xc0
 8005c8c:	d016      	beq.n	8005cbc <UART_SetConfig+0x208>
 8005c8e:	2bc0      	cmp	r3, #192	; 0xc0
 8005c90:	d818      	bhi.n	8005cc4 <UART_SetConfig+0x210>
 8005c92:	2b80      	cmp	r3, #128	; 0x80
 8005c94:	d00a      	beq.n	8005cac <UART_SetConfig+0x1f8>
 8005c96:	2b80      	cmp	r3, #128	; 0x80
 8005c98:	d814      	bhi.n	8005cc4 <UART_SetConfig+0x210>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d002      	beq.n	8005ca4 <UART_SetConfig+0x1f0>
 8005c9e:	2b40      	cmp	r3, #64	; 0x40
 8005ca0:	d008      	beq.n	8005cb4 <UART_SetConfig+0x200>
 8005ca2:	e00f      	b.n	8005cc4 <UART_SetConfig+0x210>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005caa:	e082      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005cac:	2302      	movs	r3, #2
 8005cae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cb2:	e07e      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005cb4:	2304      	movs	r3, #4
 8005cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cba:	e07a      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005cbc:	2308      	movs	r3, #8
 8005cbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cc2:	e076      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005cc4:	2310      	movs	r3, #16
 8005cc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cca:	e072      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a35      	ldr	r2, [pc, #212]	; (8005da8 <UART_SetConfig+0x2f4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d12a      	bne.n	8005d2c <UART_SetConfig+0x278>
 8005cd6:	4b30      	ldr	r3, [pc, #192]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ce0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ce4:	d01a      	beq.n	8005d1c <UART_SetConfig+0x268>
 8005ce6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cea:	d81b      	bhi.n	8005d24 <UART_SetConfig+0x270>
 8005cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cf0:	d00c      	beq.n	8005d0c <UART_SetConfig+0x258>
 8005cf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cf6:	d815      	bhi.n	8005d24 <UART_SetConfig+0x270>
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <UART_SetConfig+0x250>
 8005cfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d00:	d008      	beq.n	8005d14 <UART_SetConfig+0x260>
 8005d02:	e00f      	b.n	8005d24 <UART_SetConfig+0x270>
 8005d04:	2300      	movs	r3, #0
 8005d06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d0a:	e052      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d12:	e04e      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d14:	2304      	movs	r3, #4
 8005d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d1a:	e04a      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d1c:	2308      	movs	r3, #8
 8005d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d22:	e046      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d24:	2310      	movs	r3, #16
 8005d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d2a:	e042      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a17      	ldr	r2, [pc, #92]	; (8005d90 <UART_SetConfig+0x2dc>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d13a      	bne.n	8005dac <UART_SetConfig+0x2f8>
 8005d36:	4b18      	ldr	r3, [pc, #96]	; (8005d98 <UART_SetConfig+0x2e4>)
 8005d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005d40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d44:	d01a      	beq.n	8005d7c <UART_SetConfig+0x2c8>
 8005d46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005d4a:	d81b      	bhi.n	8005d84 <UART_SetConfig+0x2d0>
 8005d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d50:	d00c      	beq.n	8005d6c <UART_SetConfig+0x2b8>
 8005d52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d56:	d815      	bhi.n	8005d84 <UART_SetConfig+0x2d0>
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d003      	beq.n	8005d64 <UART_SetConfig+0x2b0>
 8005d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d60:	d008      	beq.n	8005d74 <UART_SetConfig+0x2c0>
 8005d62:	e00f      	b.n	8005d84 <UART_SetConfig+0x2d0>
 8005d64:	2300      	movs	r3, #0
 8005d66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d6a:	e022      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d72:	e01e      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d74:	2304      	movs	r3, #4
 8005d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d7a:	e01a      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d7c:	2308      	movs	r3, #8
 8005d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d82:	e016      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d84:	2310      	movs	r3, #16
 8005d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d8a:	e012      	b.n	8005db2 <UART_SetConfig+0x2fe>
 8005d8c:	cfff69f3 	.word	0xcfff69f3
 8005d90:	40008000 	.word	0x40008000
 8005d94:	40013800 	.word	0x40013800
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	40004400 	.word	0x40004400
 8005da0:	40004800 	.word	0x40004800
 8005da4:	40004c00 	.word	0x40004c00
 8005da8:	40005000 	.word	0x40005000
 8005dac:	2310      	movs	r3, #16
 8005dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4aae      	ldr	r2, [pc, #696]	; (8006070 <UART_SetConfig+0x5bc>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	f040 8097 	bne.w	8005eec <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d823      	bhi.n	8005e0e <UART_SetConfig+0x35a>
 8005dc6:	a201      	add	r2, pc, #4	; (adr r2, 8005dcc <UART_SetConfig+0x318>)
 8005dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dcc:	08005df1 	.word	0x08005df1
 8005dd0:	08005e0f 	.word	0x08005e0f
 8005dd4:	08005df9 	.word	0x08005df9
 8005dd8:	08005e0f 	.word	0x08005e0f
 8005ddc:	08005dff 	.word	0x08005dff
 8005de0:	08005e0f 	.word	0x08005e0f
 8005de4:	08005e0f 	.word	0x08005e0f
 8005de8:	08005e0f 	.word	0x08005e0f
 8005dec:	08005e07 	.word	0x08005e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005df0:	f7fd f8c4 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8005df4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005df6:	e010      	b.n	8005e1a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005df8:	4b9e      	ldr	r3, [pc, #632]	; (8006074 <UART_SetConfig+0x5c0>)
 8005dfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005dfc:	e00d      	b.n	8005e1a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dfe:	f7fd f84f 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8005e02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e04:	e009      	b.n	8005e1a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005e0c:	e005      	b.n	8005e1a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005e18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 8130 	beq.w	8006082 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e26:	4a94      	ldr	r2, [pc, #592]	; (8006078 <UART_SetConfig+0x5c4>)
 8005e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e34:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	005b      	lsls	r3, r3, #1
 8005e3e:	4413      	add	r3, r2
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d305      	bcc.n	8005e52 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d903      	bls.n	8005e5a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005e58:	e113      	b.n	8006082 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	60bb      	str	r3, [r7, #8]
 8005e60:	60fa      	str	r2, [r7, #12]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	4a84      	ldr	r2, [pc, #528]	; (8006078 <UART_SetConfig+0x5c4>)
 8005e68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2200      	movs	r2, #0
 8005e70:	603b      	str	r3, [r7, #0]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e7c:	f7fa fe0e 	bl	8000a9c <__aeabi_uldivmod>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4610      	mov	r0, r2
 8005e86:	4619      	mov	r1, r3
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	f04f 0300 	mov.w	r3, #0
 8005e90:	020b      	lsls	r3, r1, #8
 8005e92:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e96:	0202      	lsls	r2, r0, #8
 8005e98:	6979      	ldr	r1, [r7, #20]
 8005e9a:	6849      	ldr	r1, [r1, #4]
 8005e9c:	0849      	lsrs	r1, r1, #1
 8005e9e:	2000      	movs	r0, #0
 8005ea0:	460c      	mov	r4, r1
 8005ea2:	4605      	mov	r5, r0
 8005ea4:	eb12 0804 	adds.w	r8, r2, r4
 8005ea8:	eb43 0905 	adc.w	r9, r3, r5
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	469a      	mov	sl, r3
 8005eb4:	4693      	mov	fp, r2
 8005eb6:	4652      	mov	r2, sl
 8005eb8:	465b      	mov	r3, fp
 8005eba:	4640      	mov	r0, r8
 8005ebc:	4649      	mov	r1, r9
 8005ebe:	f7fa fded 	bl	8000a9c <__aeabi_uldivmod>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ed0:	d308      	bcc.n	8005ee4 <UART_SetConfig+0x430>
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ed8:	d204      	bcs.n	8005ee4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6a3a      	ldr	r2, [r7, #32]
 8005ee0:	60da      	str	r2, [r3, #12]
 8005ee2:	e0ce      	b.n	8006082 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005eea:	e0ca      	b.n	8006082 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ef4:	d166      	bne.n	8005fc4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ef6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d827      	bhi.n	8005f4e <UART_SetConfig+0x49a>
 8005efe:	a201      	add	r2, pc, #4	; (adr r2, 8005f04 <UART_SetConfig+0x450>)
 8005f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f04:	08005f29 	.word	0x08005f29
 8005f08:	08005f31 	.word	0x08005f31
 8005f0c:	08005f39 	.word	0x08005f39
 8005f10:	08005f4f 	.word	0x08005f4f
 8005f14:	08005f3f 	.word	0x08005f3f
 8005f18:	08005f4f 	.word	0x08005f4f
 8005f1c:	08005f4f 	.word	0x08005f4f
 8005f20:	08005f4f 	.word	0x08005f4f
 8005f24:	08005f47 	.word	0x08005f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f28:	f7fd f828 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8005f2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f2e:	e014      	b.n	8005f5a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f30:	f7fd f83a 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8005f34:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f36:	e010      	b.n	8005f5a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f38:	4b4e      	ldr	r3, [pc, #312]	; (8006074 <UART_SetConfig+0x5c0>)
 8005f3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f3c:	e00d      	b.n	8005f5a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f3e:	f7fc ffaf 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8005f42:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f44:	e009      	b.n	8005f5a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f4c:	e005      	b.n	8005f5a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005f58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 8090 	beq.w	8006082 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	4a44      	ldr	r2, [pc, #272]	; (8006078 <UART_SetConfig+0x5c4>)
 8005f68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f74:	005a      	lsls	r2, r3, #1
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	441a      	add	r2, r3
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	2b0f      	cmp	r3, #15
 8005f8c:	d916      	bls.n	8005fbc <UART_SetConfig+0x508>
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f94:	d212      	bcs.n	8005fbc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f96:	6a3b      	ldr	r3, [r7, #32]
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	f023 030f 	bic.w	r3, r3, #15
 8005f9e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	085b      	lsrs	r3, r3, #1
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	8bfb      	ldrh	r3, [r7, #30]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	8bfa      	ldrh	r2, [r7, #30]
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	e062      	b.n	8006082 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005fc2:	e05e      	b.n	8006082 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fc4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d828      	bhi.n	800601e <UART_SetConfig+0x56a>
 8005fcc:	a201      	add	r2, pc, #4	; (adr r2, 8005fd4 <UART_SetConfig+0x520>)
 8005fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd2:	bf00      	nop
 8005fd4:	08005ff9 	.word	0x08005ff9
 8005fd8:	08006001 	.word	0x08006001
 8005fdc:	08006009 	.word	0x08006009
 8005fe0:	0800601f 	.word	0x0800601f
 8005fe4:	0800600f 	.word	0x0800600f
 8005fe8:	0800601f 	.word	0x0800601f
 8005fec:	0800601f 	.word	0x0800601f
 8005ff0:	0800601f 	.word	0x0800601f
 8005ff4:	08006017 	.word	0x08006017
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ff8:	f7fc ffc0 	bl	8002f7c <HAL_RCC_GetPCLK1Freq>
 8005ffc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ffe:	e014      	b.n	800602a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006000:	f7fc ffd2 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8006004:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006006:	e010      	b.n	800602a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006008:	4b1a      	ldr	r3, [pc, #104]	; (8006074 <UART_SetConfig+0x5c0>)
 800600a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800600c:	e00d      	b.n	800602a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800600e:	f7fc ff47 	bl	8002ea0 <HAL_RCC_GetSysClockFreq>
 8006012:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006014:	e009      	b.n	800602a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800601a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800601c:	e005      	b.n	800602a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006028:	bf00      	nop
    }

    if (pclk != 0U)
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	2b00      	cmp	r3, #0
 800602e:	d028      	beq.n	8006082 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006034:	4a10      	ldr	r2, [pc, #64]	; (8006078 <UART_SetConfig+0x5c4>)
 8006036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800603a:	461a      	mov	r2, r3
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	085b      	lsrs	r3, r3, #1
 8006048:	441a      	add	r2, r3
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006052:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	2b0f      	cmp	r3, #15
 8006058:	d910      	bls.n	800607c <UART_SetConfig+0x5c8>
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006060:	d20c      	bcs.n	800607c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006062:	6a3b      	ldr	r3, [r7, #32]
 8006064:	b29a      	uxth	r2, r3
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	60da      	str	r2, [r3, #12]
 800606c:	e009      	b.n	8006082 <UART_SetConfig+0x5ce>
 800606e:	bf00      	nop
 8006070:	40008000 	.word	0x40008000
 8006074:	00f42400 	.word	0x00f42400
 8006078:	0800a8c8 	.word	0x0800a8c8
      }
      else
      {
        ret = HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2201      	movs	r2, #1
 8006086:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2201      	movs	r2, #1
 800608e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2200      	movs	r2, #0
 8006096:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2200      	movs	r2, #0
 800609c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800609e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3730      	adds	r7, #48	; 0x30
 80060a6:	46bd      	mov	sp, r7
 80060a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080060ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00a      	beq.n	80060d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	430a      	orrs	r2, r1
 80060d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00a      	beq.n	80060f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	430a      	orrs	r2, r1
 80060f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00a      	beq.n	800611a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611e:	f003 0308 	and.w	r3, r3, #8
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00a      	beq.n	800613c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00a      	beq.n	800615e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	430a      	orrs	r2, r1
 800615c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00a      	beq.n	8006180 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006188:	2b00      	cmp	r3, #0
 800618a:	d01a      	beq.n	80061c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061aa:	d10a      	bne.n	80061c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	605a      	str	r2, [r3, #4]
  }
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af02      	add	r7, sp, #8
 80061f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006200:	f7fb fdc8 	bl	8001d94 <HAL_GetTick>
 8006204:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0308 	and.w	r3, r3, #8
 8006210:	2b08      	cmp	r3, #8
 8006212:	d10e      	bne.n	8006232 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006214:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 f82f 	bl	8006286 <UART_WaitOnFlagUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e025      	b.n	800627e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0304 	and.w	r3, r3, #4
 800623c:	2b04      	cmp	r3, #4
 800623e:	d10e      	bne.n	800625e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006240:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006244:	9300      	str	r3, [sp, #0]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f819 	bl	8006286 <UART_WaitOnFlagUntilTimeout>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e00f      	b.n	800627e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2220      	movs	r2, #32
 8006262:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b09c      	sub	sp, #112	; 0x70
 800628a:	af00      	add	r7, sp, #0
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	603b      	str	r3, [r7, #0]
 8006292:	4613      	mov	r3, r2
 8006294:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006296:	e0a9      	b.n	80063ec <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006298:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800629a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629e:	f000 80a5 	beq.w	80063ec <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062a2:	f7fb fd77 	bl	8001d94 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d302      	bcc.n	80062b8 <UART_WaitOnFlagUntilTimeout+0x32>
 80062b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d140      	bne.n	800633a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80062c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062cc:	667b      	str	r3, [r7, #100]	; 0x64
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80062d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062d8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80062dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80062e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e6      	bne.n	80062b8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	3308      	adds	r3, #8
 80062f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062f4:	e853 3f00 	ldrex	r3, [r3]
 80062f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80062fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fc:	f023 0301 	bic.w	r3, r3, #1
 8006300:	663b      	str	r3, [r7, #96]	; 0x60
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3308      	adds	r3, #8
 8006308:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800630a:	64ba      	str	r2, [r7, #72]	; 0x48
 800630c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006310:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006312:	e841 2300 	strex	r3, r2, [r1]
 8006316:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1e5      	bne.n	80062ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2220      	movs	r2, #32
 8006322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2220      	movs	r2, #32
 800632a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e069      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0304 	and.w	r3, r3, #4
 8006344:	2b00      	cmp	r3, #0
 8006346:	d051      	beq.n	80063ec <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	69db      	ldr	r3, [r3, #28]
 800634e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006352:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006356:	d149      	bne.n	80063ec <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006360:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	e853 3f00 	ldrex	r3, [r3]
 800636e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006376:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	461a      	mov	r2, r3
 800637e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006380:	637b      	str	r3, [r7, #52]	; 0x34
 8006382:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006384:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006386:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006388:	e841 2300 	strex	r3, r2, [r1]
 800638c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800638e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1e6      	bne.n	8006362 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3308      	adds	r3, #8
 800639a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	e853 3f00 	ldrex	r3, [r3]
 80063a2:	613b      	str	r3, [r7, #16]
   return(result);
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	f023 0301 	bic.w	r3, r3, #1
 80063aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3308      	adds	r3, #8
 80063b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80063b4:	623a      	str	r2, [r7, #32]
 80063b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b8:	69f9      	ldr	r1, [r7, #28]
 80063ba:	6a3a      	ldr	r2, [r7, #32]
 80063bc:	e841 2300 	strex	r3, r2, [r1]
 80063c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1e5      	bne.n	8006394 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2220      	movs	r2, #32
 80063d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2220      	movs	r2, #32
 80063dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e010      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69da      	ldr	r2, [r3, #28]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	4013      	ands	r3, r2
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	bf0c      	ite	eq
 80063fc:	2301      	moveq	r3, #1
 80063fe:	2300      	movne	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	461a      	mov	r2, r3
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	429a      	cmp	r2, r3
 8006408:	f43f af46 	beq.w	8006298 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3770      	adds	r7, #112	; 0x70
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006416:	b480      	push	{r7}
 8006418:	b095      	sub	sp, #84	; 0x54
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006426:	e853 3f00 	ldrex	r3, [r3]
 800642a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	461a      	mov	r2, r3
 800643a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800643c:	643b      	str	r3, [r7, #64]	; 0x40
 800643e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006440:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006442:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006444:	e841 2300 	strex	r3, r2, [r1]
 8006448:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1e6      	bne.n	800641e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	3308      	adds	r3, #8
 8006456:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	e853 3f00 	ldrex	r3, [r3]
 800645e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006466:	f023 0301 	bic.w	r3, r3, #1
 800646a:	64bb      	str	r3, [r7, #72]	; 0x48
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3308      	adds	r3, #8
 8006472:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006474:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006476:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006478:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800647a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800647c:	e841 2300 	strex	r3, r2, [r1]
 8006480:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1e3      	bne.n	8006450 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800648c:	2b01      	cmp	r3, #1
 800648e:	d118      	bne.n	80064c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	e853 3f00 	ldrex	r3, [r3]
 800649c:	60bb      	str	r3, [r7, #8]
   return(result);
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	f023 0310 	bic.w	r3, r3, #16
 80064a4:	647b      	str	r3, [r7, #68]	; 0x44
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ae:	61bb      	str	r3, [r7, #24]
 80064b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	6979      	ldr	r1, [r7, #20]
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	e841 2300 	strex	r3, r2, [r1]
 80064ba:	613b      	str	r3, [r7, #16]
   return(result);
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d1e6      	bne.n	8006490 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	671a      	str	r2, [r3, #112]	; 0x70
}
 80064d6:	bf00      	nop
 80064d8:	3754      	adds	r7, #84	; 0x54
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b084      	sub	sp, #16
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f7ff fac1 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006506:	bf00      	nop
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b088      	sub	sp, #32
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	e853 3f00 	ldrex	r3, [r3]
 8006522:	60bb      	str	r3, [r7, #8]
   return(result);
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800652a:	61fb      	str	r3, [r7, #28]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	461a      	mov	r2, r3
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	61bb      	str	r3, [r7, #24]
 8006536:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	6979      	ldr	r1, [r7, #20]
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	e841 2300 	strex	r3, r2, [r1]
 8006540:	613b      	str	r3, [r7, #16]
   return(result);
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1e6      	bne.n	8006516 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2220      	movs	r2, #32
 800654c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7ff fa8c 	bl	8005a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800655c:	bf00      	nop
 800655e:	3720      	adds	r7, #32
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006580:	bf00      	nop
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d101      	bne.n	80065b6 <HAL_UARTEx_DisableFifoMode+0x16>
 80065b2:	2302      	movs	r3, #2
 80065b4:	e027      	b.n	8006606 <HAL_UARTEx_DisableFifoMode+0x66>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2224      	movs	r2, #36	; 0x24
 80065c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f022 0201 	bic.w	r2, r2, #1
 80065dc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80065e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2220      	movs	r2, #32
 80065f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b084      	sub	sp, #16
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006622:	2b01      	cmp	r3, #1
 8006624:	d101      	bne.n	800662a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006626:	2302      	movs	r3, #2
 8006628:	e02d      	b.n	8006686 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2224      	movs	r2, #36	; 0x24
 8006636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0201 	bic.w	r2, r2, #1
 8006650:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f850 	bl	800670c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2220      	movs	r2, #32
 8006678:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b084      	sub	sp, #16
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
 8006696:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d101      	bne.n	80066a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80066a2:	2302      	movs	r3, #2
 80066a4:	e02d      	b.n	8006702 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2224      	movs	r2, #36	; 0x24
 80066b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f812 	bl	800670c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2220      	movs	r2, #32
 80066f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006718:	2b00      	cmp	r3, #0
 800671a:	d108      	bne.n	800672e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800672c:	e031      	b.n	8006792 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800672e:	2308      	movs	r3, #8
 8006730:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006732:	2308      	movs	r3, #8
 8006734:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	0e5b      	lsrs	r3, r3, #25
 800673e:	b2db      	uxtb	r3, r3
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	0f5b      	lsrs	r3, r3, #29
 800674e:	b2db      	uxtb	r3, r3
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006756:	7bbb      	ldrb	r3, [r7, #14]
 8006758:	7b3a      	ldrb	r2, [r7, #12]
 800675a:	4911      	ldr	r1, [pc, #68]	; (80067a0 <UARTEx_SetNbDataToProcess+0x94>)
 800675c:	5c8a      	ldrb	r2, [r1, r2]
 800675e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006762:	7b3a      	ldrb	r2, [r7, #12]
 8006764:	490f      	ldr	r1, [pc, #60]	; (80067a4 <UARTEx_SetNbDataToProcess+0x98>)
 8006766:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006768:	fb93 f3f2 	sdiv	r3, r3, r2
 800676c:	b29a      	uxth	r2, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006774:	7bfb      	ldrb	r3, [r7, #15]
 8006776:	7b7a      	ldrb	r2, [r7, #13]
 8006778:	4909      	ldr	r1, [pc, #36]	; (80067a0 <UARTEx_SetNbDataToProcess+0x94>)
 800677a:	5c8a      	ldrb	r2, [r1, r2]
 800677c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006780:	7b7a      	ldrb	r2, [r7, #13]
 8006782:	4908      	ldr	r1, [pc, #32]	; (80067a4 <UARTEx_SetNbDataToProcess+0x98>)
 8006784:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006786:	fb93 f3f2 	sdiv	r3, r3, r2
 800678a:	b29a      	uxth	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006792:	bf00      	nop
 8006794:	3714      	adds	r7, #20
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	0800a8e0 	.word	0x0800a8e0
 80067a4:	0800a8e8 	.word	0x0800a8e8

080067a8 <__NVIC_SetPriority>:
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	4603      	mov	r3, r0
 80067b0:	6039      	str	r1, [r7, #0]
 80067b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	db0a      	blt.n	80067d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	b2da      	uxtb	r2, r3
 80067c0:	490c      	ldr	r1, [pc, #48]	; (80067f4 <__NVIC_SetPriority+0x4c>)
 80067c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067c6:	0112      	lsls	r2, r2, #4
 80067c8:	b2d2      	uxtb	r2, r2
 80067ca:	440b      	add	r3, r1
 80067cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80067d0:	e00a      	b.n	80067e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	b2da      	uxtb	r2, r3
 80067d6:	4908      	ldr	r1, [pc, #32]	; (80067f8 <__NVIC_SetPriority+0x50>)
 80067d8:	79fb      	ldrb	r3, [r7, #7]
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	3b04      	subs	r3, #4
 80067e0:	0112      	lsls	r2, r2, #4
 80067e2:	b2d2      	uxtb	r2, r2
 80067e4:	440b      	add	r3, r1
 80067e6:	761a      	strb	r2, [r3, #24]
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr
 80067f4:	e000e100 	.word	0xe000e100
 80067f8:	e000ed00 	.word	0xe000ed00

080067fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80067fc:	b580      	push	{r7, lr}
 80067fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006800:	2100      	movs	r1, #0
 8006802:	f06f 0004 	mvn.w	r0, #4
 8006806:	f7ff ffcf 	bl	80067a8 <__NVIC_SetPriority>
#endif
}
 800680a:	bf00      	nop
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006816:	f3ef 8305 	mrs	r3, IPSR
 800681a:	603b      	str	r3, [r7, #0]
  return(result);
 800681c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006822:	f06f 0305 	mvn.w	r3, #5
 8006826:	607b      	str	r3, [r7, #4]
 8006828:	e00c      	b.n	8006844 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800682a:	4b0a      	ldr	r3, [pc, #40]	; (8006854 <osKernelInitialize+0x44>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d105      	bne.n	800683e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006832:	4b08      	ldr	r3, [pc, #32]	; (8006854 <osKernelInitialize+0x44>)
 8006834:	2201      	movs	r2, #1
 8006836:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006838:	2300      	movs	r3, #0
 800683a:	607b      	str	r3, [r7, #4]
 800683c:	e002      	b.n	8006844 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800683e:	f04f 33ff 	mov.w	r3, #4294967295
 8006842:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006844:	687b      	ldr	r3, [r7, #4]
}
 8006846:	4618      	mov	r0, r3
 8006848:	370c      	adds	r7, #12
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	200002b8 	.word	0x200002b8

08006858 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800685e:	f3ef 8305 	mrs	r3, IPSR
 8006862:	603b      	str	r3, [r7, #0]
  return(result);
 8006864:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <osKernelStart+0x1a>
    stat = osErrorISR;
 800686a:	f06f 0305 	mvn.w	r3, #5
 800686e:	607b      	str	r3, [r7, #4]
 8006870:	e010      	b.n	8006894 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006872:	4b0b      	ldr	r3, [pc, #44]	; (80068a0 <osKernelStart+0x48>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d109      	bne.n	800688e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800687a:	f7ff ffbf 	bl	80067fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800687e:	4b08      	ldr	r3, [pc, #32]	; (80068a0 <osKernelStart+0x48>)
 8006880:	2202      	movs	r2, #2
 8006882:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006884:	f001 fcbc 	bl	8008200 <vTaskStartScheduler>
      stat = osOK;
 8006888:	2300      	movs	r3, #0
 800688a:	607b      	str	r3, [r7, #4]
 800688c:	e002      	b.n	8006894 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800688e:	f04f 33ff 	mov.w	r3, #4294967295
 8006892:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006894:	687b      	ldr	r3, [r7, #4]
}
 8006896:	4618      	mov	r0, r3
 8006898:	3708      	adds	r7, #8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	200002b8 	.word	0x200002b8

080068a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08e      	sub	sp, #56	; 0x38
 80068a8:	af04      	add	r7, sp, #16
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068b0:	2300      	movs	r3, #0
 80068b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068b4:	f3ef 8305 	mrs	r3, IPSR
 80068b8:	617b      	str	r3, [r7, #20]
  return(result);
 80068ba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d17e      	bne.n	80069be <osThreadNew+0x11a>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d07b      	beq.n	80069be <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80068c6:	2380      	movs	r3, #128	; 0x80
 80068c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80068ca:	2318      	movs	r3, #24
 80068cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80068ce:	2300      	movs	r3, #0
 80068d0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295
 80068d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d045      	beq.n	800696a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d002      	beq.n	80068ec <osThreadNew+0x48>
        name = attr->name;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d008      	beq.n	8006912 <osThreadNew+0x6e>
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	2b38      	cmp	r3, #56	; 0x38
 8006904:	d805      	bhi.n	8006912 <osThreadNew+0x6e>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f003 0301 	and.w	r3, r3, #1
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <osThreadNew+0x72>
        return (NULL);
 8006912:	2300      	movs	r3, #0
 8006914:	e054      	b.n	80069c0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	089b      	lsrs	r3, r3, #2
 8006924:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00e      	beq.n	800694c <osThreadNew+0xa8>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	2bbb      	cmp	r3, #187	; 0xbb
 8006934:	d90a      	bls.n	800694c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800693a:	2b00      	cmp	r3, #0
 800693c:	d006      	beq.n	800694c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d002      	beq.n	800694c <osThreadNew+0xa8>
        mem = 1;
 8006946:	2301      	movs	r3, #1
 8006948:	61bb      	str	r3, [r7, #24]
 800694a:	e010      	b.n	800696e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10c      	bne.n	800696e <osThreadNew+0xca>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d108      	bne.n	800696e <osThreadNew+0xca>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d104      	bne.n	800696e <osThreadNew+0xca>
          mem = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	61bb      	str	r3, [r7, #24]
 8006968:	e001      	b.n	800696e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800696a:	2300      	movs	r3, #0
 800696c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d110      	bne.n	8006996 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800697c:	9202      	str	r2, [sp, #8]
 800697e:	9301      	str	r3, [sp, #4]
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	6a3a      	ldr	r2, [r7, #32]
 8006988:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	f001 fa4c 	bl	8007e28 <xTaskCreateStatic>
 8006990:	4603      	mov	r3, r0
 8006992:	613b      	str	r3, [r7, #16]
 8006994:	e013      	b.n	80069be <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d110      	bne.n	80069be <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	b29a      	uxth	r2, r3
 80069a0:	f107 0310 	add.w	r3, r7, #16
 80069a4:	9301      	str	r3, [sp, #4]
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f001 fa97 	bl	8007ee2 <xTaskCreate>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d001      	beq.n	80069be <osThreadNew+0x11a>
            hTask = NULL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069be:	693b      	ldr	r3, [r7, #16]
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3728      	adds	r7, #40	; 0x28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069d0:	f3ef 8305 	mrs	r3, IPSR
 80069d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80069d6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <osDelay+0x1c>
    stat = osErrorISR;
 80069dc:	f06f 0305 	mvn.w	r3, #5
 80069e0:	60fb      	str	r3, [r7, #12]
 80069e2:	e007      	b.n	80069f4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d002      	beq.n	80069f4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f001 fbd2 	bl	8008198 <vTaskDelay>
    }
  }

  return (stat);
 80069f4:	68fb      	ldr	r3, [r7, #12]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80069fe:	b580      	push	{r7, lr}
 8006a00:	b08a      	sub	sp, #40	; 0x28
 8006a02:	af02      	add	r7, sp, #8
 8006a04:	60f8      	str	r0, [r7, #12]
 8006a06:	60b9      	str	r1, [r7, #8]
 8006a08:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a0e:	f3ef 8305 	mrs	r3, IPSR
 8006a12:	613b      	str	r3, [r7, #16]
  return(result);
 8006a14:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d175      	bne.n	8006b06 <osSemaphoreNew+0x108>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d072      	beq.n	8006b06 <osSemaphoreNew+0x108>
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d86e      	bhi.n	8006b06 <osSemaphoreNew+0x108>
    mem = -1;
 8006a28:	f04f 33ff 	mov.w	r3, #4294967295
 8006a2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d015      	beq.n	8006a60 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d006      	beq.n	8006a4a <osSemaphoreNew+0x4c>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	2b4f      	cmp	r3, #79	; 0x4f
 8006a42:	d902      	bls.n	8006a4a <osSemaphoreNew+0x4c>
        mem = 1;
 8006a44:	2301      	movs	r3, #1
 8006a46:	61bb      	str	r3, [r7, #24]
 8006a48:	e00c      	b.n	8006a64 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d108      	bne.n	8006a64 <osSemaphoreNew+0x66>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d104      	bne.n	8006a64 <osSemaphoreNew+0x66>
          mem = 0;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	61bb      	str	r3, [r7, #24]
 8006a5e:	e001      	b.n	8006a64 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006a60:	2300      	movs	r3, #0
 8006a62:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6a:	d04c      	beq.n	8006b06 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d128      	bne.n	8006ac4 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d10a      	bne.n	8006a8e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	9200      	str	r2, [sp, #0]
 8006a80:	2200      	movs	r2, #0
 8006a82:	2100      	movs	r1, #0
 8006a84:	2001      	movs	r0, #1
 8006a86:	f000 fa29 	bl	8006edc <xQueueGenericCreateStatic>
 8006a8a:	61f8      	str	r0, [r7, #28]
 8006a8c:	e005      	b.n	8006a9a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006a8e:	2203      	movs	r2, #3
 8006a90:	2100      	movs	r1, #0
 8006a92:	2001      	movs	r0, #1
 8006a94:	f000 fa9a 	bl	8006fcc <xQueueGenericCreate>
 8006a98:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d022      	beq.n	8006ae6 <osSemaphoreNew+0xe8>
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d01f      	beq.n	8006ae6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2100      	movs	r1, #0
 8006aac:	69f8      	ldr	r0, [r7, #28]
 8006aae:	f000 fb55 	bl	800715c <xQueueGenericSend>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d016      	beq.n	8006ae6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006ab8:	69f8      	ldr	r0, [r7, #28]
 8006aba:	f000 ffe1 	bl	8007a80 <vQueueDelete>
            hSemaphore = NULL;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	61fb      	str	r3, [r7, #28]
 8006ac2:	e010      	b.n	8006ae6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d108      	bne.n	8006adc <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	68b9      	ldr	r1, [r7, #8]
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f000 fad7 	bl	8007086 <xQueueCreateCountingSemaphoreStatic>
 8006ad8:	61f8      	str	r0, [r7, #28]
 8006ada:	e004      	b.n	8006ae6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006adc:	68b9      	ldr	r1, [r7, #8]
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 fb08 	bl	80070f4 <xQueueCreateCountingSemaphore>
 8006ae4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00c      	beq.n	8006b06 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <osSemaphoreNew+0xfc>
          name = attr->name;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	617b      	str	r3, [r7, #20]
 8006af8:	e001      	b.n	8006afe <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006afa:	2300      	movs	r3, #0
 8006afc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006afe:	6979      	ldr	r1, [r7, #20]
 8006b00:	69f8      	ldr	r0, [r7, #28]
 8006b02:	f001 f909 	bl	8007d18 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006b06:	69fb      	ldr	r3, [r7, #28]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3720      	adds	r7, #32
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d103      	bne.n	8006b30 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006b28:	f06f 0303 	mvn.w	r3, #3
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	e039      	b.n	8006ba4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b30:	f3ef 8305 	mrs	r3, IPSR
 8006b34:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b36:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d022      	beq.n	8006b82 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006b42:	f06f 0303 	mvn.w	r3, #3
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	e02c      	b.n	8006ba4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006b4e:	f107 0308 	add.w	r3, r7, #8
 8006b52:	461a      	mov	r2, r3
 8006b54:	2100      	movs	r1, #0
 8006b56:	6938      	ldr	r0, [r7, #16]
 8006b58:	f000 ff12 	bl	8007980 <xQueueReceiveFromISR>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d003      	beq.n	8006b6a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006b62:	f06f 0302 	mvn.w	r3, #2
 8006b66:	617b      	str	r3, [r7, #20]
 8006b68:	e01c      	b.n	8006ba4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d019      	beq.n	8006ba4 <osSemaphoreAcquire+0x94>
 8006b70:	4b0f      	ldr	r3, [pc, #60]	; (8006bb0 <osSemaphoreAcquire+0xa0>)
 8006b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	e010      	b.n	8006ba4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006b82:	6839      	ldr	r1, [r7, #0]
 8006b84:	6938      	ldr	r0, [r7, #16]
 8006b86:	f000 fdef 	bl	8007768 <xQueueSemaphoreTake>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d009      	beq.n	8006ba4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d003      	beq.n	8006b9e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006b96:	f06f 0301 	mvn.w	r3, #1
 8006b9a:	617b      	str	r3, [r7, #20]
 8006b9c:	e002      	b.n	8006ba4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006b9e:	f06f 0302 	mvn.w	r3, #2
 8006ba2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006ba4:	697b      	ldr	r3, [r7, #20]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	e000ed04 	.word	0xe000ed04

08006bb4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d103      	bne.n	8006bd2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006bca:	f06f 0303 	mvn.w	r3, #3
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e02c      	b.n	8006c2c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bd2:	f3ef 8305 	mrs	r3, IPSR
 8006bd6:	60fb      	str	r3, [r7, #12]
  return(result);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d01a      	beq.n	8006c14 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006bde:	2300      	movs	r3, #0
 8006be0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006be2:	f107 0308 	add.w	r3, r7, #8
 8006be6:	4619      	mov	r1, r3
 8006be8:	6938      	ldr	r0, [r7, #16]
 8006bea:	f000 fc50 	bl	800748e <xQueueGiveFromISR>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d003      	beq.n	8006bfc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006bf4:	f06f 0302 	mvn.w	r3, #2
 8006bf8:	617b      	str	r3, [r7, #20]
 8006bfa:	e017      	b.n	8006c2c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d014      	beq.n	8006c2c <osSemaphoreRelease+0x78>
 8006c02:	4b0d      	ldr	r3, [pc, #52]	; (8006c38 <osSemaphoreRelease+0x84>)
 8006c04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	e00b      	b.n	8006c2c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006c14:	2300      	movs	r3, #0
 8006c16:	2200      	movs	r2, #0
 8006c18:	2100      	movs	r1, #0
 8006c1a:	6938      	ldr	r0, [r7, #16]
 8006c1c:	f000 fa9e 	bl	800715c <xQueueGenericSend>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d002      	beq.n	8006c2c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006c26:	f06f 0302 	mvn.w	r3, #2
 8006c2a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006c2c:	697b      	ldr	r3, [r7, #20]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3718      	adds	r7, #24
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	e000ed04 	.word	0xe000ed04

08006c3c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006c3c:	b480      	push	{r7}
 8006c3e:	b085      	sub	sp, #20
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4a07      	ldr	r2, [pc, #28]	; (8006c68 <vApplicationGetIdleTaskMemory+0x2c>)
 8006c4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	4a06      	ldr	r2, [pc, #24]	; (8006c6c <vApplicationGetIdleTaskMemory+0x30>)
 8006c52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2280      	movs	r2, #128	; 0x80
 8006c58:	601a      	str	r2, [r3, #0]
}
 8006c5a:	bf00      	nop
 8006c5c:	3714      	adds	r7, #20
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	200002bc 	.word	0x200002bc
 8006c6c:	20000378 	.word	0x20000378

08006c70 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4a07      	ldr	r2, [pc, #28]	; (8006c9c <vApplicationGetTimerTaskMemory+0x2c>)
 8006c80:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	4a06      	ldr	r2, [pc, #24]	; (8006ca0 <vApplicationGetTimerTaskMemory+0x30>)
 8006c86:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c8e:	601a      	str	r2, [r3, #0]
}
 8006c90:	bf00      	nop
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	20000578 	.word	0x20000578
 8006ca0:	20000634 	.word	0x20000634

08006ca4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f103 0208 	add.w	r2, r3, #8
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8006cbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f103 0208 	add.w	r2, r3, #8
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f103 0208 	add.w	r2, r3, #8
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006cf2:	bf00      	nop
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr

08006cfe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b085      	sub	sp, #20
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
 8006d06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	683a      	ldr	r2, [r7, #0]
 8006d22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	1c5a      	adds	r2, r3, #1
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	601a      	str	r2, [r3, #0]
}
 8006d3a:	bf00      	nop
 8006d3c:	3714      	adds	r7, #20
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d46:	b480      	push	{r7}
 8006d48:	b085      	sub	sp, #20
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d5c:	d103      	bne.n	8006d66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	60fb      	str	r3, [r7, #12]
 8006d64:	e00c      	b.n	8006d80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	3308      	adds	r3, #8
 8006d6a:	60fb      	str	r3, [r7, #12]
 8006d6c:	e002      	b.n	8006d74 <vListInsert+0x2e>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d2f6      	bcs.n	8006d6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	601a      	str	r2, [r3, #0]
}
 8006dac:	bf00      	nop
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	6892      	ldr	r2, [r2, #8]
 8006dce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	6852      	ldr	r2, [r2, #4]
 8006dd8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d103      	bne.n	8006dec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	689a      	ldr	r2, [r3, #8]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	1e5a      	subs	r2, r3, #1
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d10a      	bne.n	8006e36 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e24:	f383 8811 	msr	BASEPRI, r3
 8006e28:	f3bf 8f6f 	isb	sy
 8006e2c:	f3bf 8f4f 	dsb	sy
 8006e30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e32:	bf00      	nop
 8006e34:	e7fe      	b.n	8006e34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006e36:	f002 fc95 	bl	8009764 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e42:	68f9      	ldr	r1, [r7, #12]
 8006e44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e46:	fb01 f303 	mul.w	r3, r1, r3
 8006e4a:	441a      	add	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e66:	3b01      	subs	r3, #1
 8006e68:	68f9      	ldr	r1, [r7, #12]
 8006e6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e6c:	fb01 f303 	mul.w	r3, r1, r3
 8006e70:	441a      	add	r2, r3
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	22ff      	movs	r2, #255	; 0xff
 8006e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	22ff      	movs	r2, #255	; 0xff
 8006e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d114      	bne.n	8006eb6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d01a      	beq.n	8006eca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3310      	adds	r3, #16
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f001 fc4b 	bl	8008734 <xTaskRemoveFromEventList>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d012      	beq.n	8006eca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ea4:	4b0c      	ldr	r3, [pc, #48]	; (8006ed8 <xQueueGenericReset+0xcc>)
 8006ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	f3bf 8f6f 	isb	sy
 8006eb4:	e009      	b.n	8006eca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	3310      	adds	r3, #16
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7ff fef2 	bl	8006ca4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	3324      	adds	r3, #36	; 0x24
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff feed 	bl	8006ca4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006eca:	f002 fc7b 	bl	80097c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ece:	2301      	movs	r3, #1
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	e000ed04 	.word	0xe000ed04

08006edc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08e      	sub	sp, #56	; 0x38
 8006ee0:	af02      	add	r7, sp, #8
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
 8006ee8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10a      	bne.n	8006f06 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef4:	f383 8811 	msr	BASEPRI, r3
 8006ef8:	f3bf 8f6f 	isb	sy
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006f02:	bf00      	nop
 8006f04:	e7fe      	b.n	8006f04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10a      	bne.n	8006f22 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f10:	f383 8811 	msr	BASEPRI, r3
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	f3bf 8f4f 	dsb	sy
 8006f1c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f1e:	bf00      	nop
 8006f20:	e7fe      	b.n	8006f20 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <xQueueGenericCreateStatic+0x52>
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <xQueueGenericCreateStatic+0x56>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e000      	b.n	8006f34 <xQueueGenericCreateStatic+0x58>
 8006f32:	2300      	movs	r3, #0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10a      	bne.n	8006f4e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	623b      	str	r3, [r7, #32]
}
 8006f4a:	bf00      	nop
 8006f4c:	e7fe      	b.n	8006f4c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d102      	bne.n	8006f5a <xQueueGenericCreateStatic+0x7e>
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <xQueueGenericCreateStatic+0x82>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e000      	b.n	8006f60 <xQueueGenericCreateStatic+0x84>
 8006f5e:	2300      	movs	r3, #0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d10a      	bne.n	8006f7a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f68:	f383 8811 	msr	BASEPRI, r3
 8006f6c:	f3bf 8f6f 	isb	sy
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	61fb      	str	r3, [r7, #28]
}
 8006f76:	bf00      	nop
 8006f78:	e7fe      	b.n	8006f78 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f7a:	2350      	movs	r3, #80	; 0x50
 8006f7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2b50      	cmp	r3, #80	; 0x50
 8006f82:	d00a      	beq.n	8006f9a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f88:	f383 8811 	msr	BASEPRI, r3
 8006f8c:	f3bf 8f6f 	isb	sy
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	61bb      	str	r3, [r7, #24]
}
 8006f96:	bf00      	nop
 8006f98:	e7fe      	b.n	8006f98 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006f9a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00d      	beq.n	8006fc2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006fae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	68b9      	ldr	r1, [r7, #8]
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f83f 	bl	8007040 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3730      	adds	r7, #48	; 0x30
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b08a      	sub	sp, #40	; 0x28
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10a      	bne.n	8006ff6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	613b      	str	r3, [r7, #16]
}
 8006ff2:	bf00      	nop
 8006ff4:	e7fe      	b.n	8006ff4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	fb02 f303 	mul.w	r3, r2, r3
 8006ffe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	3350      	adds	r3, #80	; 0x50
 8007004:	4618      	mov	r0, r3
 8007006:	f002 fccf 	bl	80099a8 <pvPortMalloc>
 800700a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d011      	beq.n	8007036 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	3350      	adds	r3, #80	; 0x50
 800701a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007024:	79fa      	ldrb	r2, [r7, #7]
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	4613      	mov	r3, r2
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	68b9      	ldr	r1, [r7, #8]
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 f805 	bl	8007040 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007036:	69bb      	ldr	r3, [r7, #24]
	}
 8007038:	4618      	mov	r0, r3
 800703a:	3720      	adds	r7, #32
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}

08007040 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
 800704c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d103      	bne.n	800705c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	e002      	b.n	8007062 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800706e:	2101      	movs	r1, #1
 8007070:	69b8      	ldr	r0, [r7, #24]
 8007072:	f7ff fecb 	bl	8006e0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	78fa      	ldrb	r2, [r7, #3]
 800707a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800707e:	bf00      	nop
 8007080:	3710      	adds	r7, #16
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}

08007086 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007086:	b580      	push	{r7, lr}
 8007088:	b08a      	sub	sp, #40	; 0x28
 800708a:	af02      	add	r7, sp, #8
 800708c:	60f8      	str	r0, [r7, #12]
 800708e:	60b9      	str	r1, [r7, #8]
 8007090:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10a      	bne.n	80070ae <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	61bb      	str	r3, [r7, #24]
}
 80070aa:	bf00      	nop
 80070ac:	e7fe      	b.n	80070ac <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d90a      	bls.n	80070cc <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80070b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	617b      	str	r3, [r7, #20]
}
 80070c8:	bf00      	nop
 80070ca:	e7fe      	b.n	80070ca <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80070cc:	2302      	movs	r3, #2
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	2100      	movs	r1, #0
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f7ff ff00 	bl	8006edc <xQueueGenericCreateStatic>
 80070dc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d002      	beq.n	80070ea <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80070ea:	69fb      	ldr	r3, [r7, #28]
	}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3720      	adds	r7, #32
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b086      	sub	sp, #24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d10a      	bne.n	800711a <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8007104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007108:	f383 8811 	msr	BASEPRI, r3
 800710c:	f3bf 8f6f 	isb	sy
 8007110:	f3bf 8f4f 	dsb	sy
 8007114:	613b      	str	r3, [r7, #16]
}
 8007116:	bf00      	nop
 8007118:	e7fe      	b.n	8007118 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800711a:	683a      	ldr	r2, [r7, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d90a      	bls.n	8007138 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8007122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007126:	f383 8811 	msr	BASEPRI, r3
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	f3bf 8f4f 	dsb	sy
 8007132:	60fb      	str	r3, [r7, #12]
}
 8007134:	bf00      	nop
 8007136:	e7fe      	b.n	8007136 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007138:	2202      	movs	r2, #2
 800713a:	2100      	movs	r1, #0
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f7ff ff45 	bl	8006fcc <xQueueGenericCreate>
 8007142:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007150:	697b      	ldr	r3, [r7, #20]
	}
 8007152:	4618      	mov	r0, r3
 8007154:	3718      	adds	r7, #24
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
	...

0800715c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b08e      	sub	sp, #56	; 0x38
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
 8007168:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800716a:	2300      	movs	r3, #0
 800716c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10a      	bne.n	800718e <xQueueGenericSend+0x32>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800718a:	bf00      	nop
 800718c:	e7fe      	b.n	800718c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d103      	bne.n	800719c <xQueueGenericSend+0x40>
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <xQueueGenericSend+0x44>
 800719c:	2301      	movs	r3, #1
 800719e:	e000      	b.n	80071a2 <xQueueGenericSend+0x46>
 80071a0:	2300      	movs	r3, #0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <xQueueGenericSend+0x60>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80071b8:	bf00      	nop
 80071ba:	e7fe      	b.n	80071ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d103      	bne.n	80071ca <xQueueGenericSend+0x6e>
 80071c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d101      	bne.n	80071ce <xQueueGenericSend+0x72>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <xQueueGenericSend+0x74>
 80071ce:	2300      	movs	r3, #0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d10a      	bne.n	80071ea <xQueueGenericSend+0x8e>
	__asm volatile
 80071d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d8:	f383 8811 	msr	BASEPRI, r3
 80071dc:	f3bf 8f6f 	isb	sy
 80071e0:	f3bf 8f4f 	dsb	sy
 80071e4:	623b      	str	r3, [r7, #32]
}
 80071e6:	bf00      	nop
 80071e8:	e7fe      	b.n	80071e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071ea:	f001 fc65 	bl	8008ab8 <xTaskGetSchedulerState>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d102      	bne.n	80071fa <xQueueGenericSend+0x9e>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <xQueueGenericSend+0xa2>
 80071fa:	2301      	movs	r3, #1
 80071fc:	e000      	b.n	8007200 <xQueueGenericSend+0xa4>
 80071fe:	2300      	movs	r3, #0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10a      	bne.n	800721a <xQueueGenericSend+0xbe>
	__asm volatile
 8007204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007208:	f383 8811 	msr	BASEPRI, r3
 800720c:	f3bf 8f6f 	isb	sy
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	61fb      	str	r3, [r7, #28]
}
 8007216:	bf00      	nop
 8007218:	e7fe      	b.n	8007218 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800721a:	f002 faa3 	bl	8009764 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800721e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007226:	429a      	cmp	r2, r3
 8007228:	d302      	bcc.n	8007230 <xQueueGenericSend+0xd4>
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b02      	cmp	r3, #2
 800722e:	d129      	bne.n	8007284 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	68b9      	ldr	r1, [r7, #8]
 8007234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007236:	f000 fc5e 	bl	8007af6 <prvCopyDataToQueue>
 800723a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007240:	2b00      	cmp	r3, #0
 8007242:	d010      	beq.n	8007266 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007246:	3324      	adds	r3, #36	; 0x24
 8007248:	4618      	mov	r0, r3
 800724a:	f001 fa73 	bl	8008734 <xTaskRemoveFromEventList>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d013      	beq.n	800727c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007254:	4b3f      	ldr	r3, [pc, #252]	; (8007354 <xQueueGenericSend+0x1f8>)
 8007256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	f3bf 8f4f 	dsb	sy
 8007260:	f3bf 8f6f 	isb	sy
 8007264:	e00a      	b.n	800727c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800726c:	4b39      	ldr	r3, [pc, #228]	; (8007354 <xQueueGenericSend+0x1f8>)
 800726e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007272:	601a      	str	r2, [r3, #0]
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800727c:	f002 faa2 	bl	80097c4 <vPortExitCritical>
				return pdPASS;
 8007280:	2301      	movs	r3, #1
 8007282:	e063      	b.n	800734c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d103      	bne.n	8007292 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800728a:	f002 fa9b 	bl	80097c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800728e:	2300      	movs	r3, #0
 8007290:	e05c      	b.n	800734c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007294:	2b00      	cmp	r3, #0
 8007296:	d106      	bne.n	80072a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007298:	f107 0314 	add.w	r3, r7, #20
 800729c:	4618      	mov	r0, r3
 800729e:	f001 faad 	bl	80087fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072a2:	2301      	movs	r3, #1
 80072a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072a6:	f002 fa8d 	bl	80097c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072aa:	f001 f819 	bl	80082e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072ae:	f002 fa59 	bl	8009764 <vPortEnterCritical>
 80072b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072b8:	b25b      	sxtb	r3, r3
 80072ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072be:	d103      	bne.n	80072c8 <xQueueGenericSend+0x16c>
 80072c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072ce:	b25b      	sxtb	r3, r3
 80072d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d4:	d103      	bne.n	80072de <xQueueGenericSend+0x182>
 80072d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072de:	f002 fa71 	bl	80097c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072e2:	1d3a      	adds	r2, r7, #4
 80072e4:	f107 0314 	add.w	r3, r7, #20
 80072e8:	4611      	mov	r1, r2
 80072ea:	4618      	mov	r0, r3
 80072ec:	f001 fa9c 	bl	8008828 <xTaskCheckForTimeOut>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d124      	bne.n	8007340 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072f8:	f000 fcf5 	bl	8007ce6 <prvIsQueueFull>
 80072fc:	4603      	mov	r3, r0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d018      	beq.n	8007334 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007304:	3310      	adds	r3, #16
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4611      	mov	r1, r2
 800730a:	4618      	mov	r0, r3
 800730c:	f001 f9c2 	bl	8008694 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007312:	f000 fc80 	bl	8007c16 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007316:	f000 fff1 	bl	80082fc <xTaskResumeAll>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	f47f af7c 	bne.w	800721a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007322:	4b0c      	ldr	r3, [pc, #48]	; (8007354 <xQueueGenericSend+0x1f8>)
 8007324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	e772      	b.n	800721a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007336:	f000 fc6e 	bl	8007c16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800733a:	f000 ffdf 	bl	80082fc <xTaskResumeAll>
 800733e:	e76c      	b.n	800721a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007340:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007342:	f000 fc68 	bl	8007c16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007346:	f000 ffd9 	bl	80082fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800734a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800734c:	4618      	mov	r0, r3
 800734e:	3738      	adds	r7, #56	; 0x38
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	e000ed04 	.word	0xe000ed04

08007358 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b090      	sub	sp, #64	; 0x40
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
 8007364:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800736a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007382:	bf00      	nop
 8007384:	e7fe      	b.n	8007384 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d103      	bne.n	8007394 <xQueueGenericSendFromISR+0x3c>
 800738c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <xQueueGenericSendFromISR+0x40>
 8007394:	2301      	movs	r3, #1
 8007396:	e000      	b.n	800739a <xQueueGenericSendFromISR+0x42>
 8007398:	2300      	movs	r3, #0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10a      	bne.n	80073b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80073b0:	bf00      	nop
 80073b2:	e7fe      	b.n	80073b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d103      	bne.n	80073c2 <xQueueGenericSendFromISR+0x6a>
 80073ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d101      	bne.n	80073c6 <xQueueGenericSendFromISR+0x6e>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e000      	b.n	80073c8 <xQueueGenericSendFromISR+0x70>
 80073c6:	2300      	movs	r3, #0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10a      	bne.n	80073e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	623b      	str	r3, [r7, #32]
}
 80073de:	bf00      	nop
 80073e0:	e7fe      	b.n	80073e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073e2:	f002 faa1 	bl	8009928 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80073e6:	f3ef 8211 	mrs	r2, BASEPRI
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	61fa      	str	r2, [r7, #28]
 80073fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80073fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007400:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740a:	429a      	cmp	r2, r3
 800740c:	d302      	bcc.n	8007414 <xQueueGenericSendFromISR+0xbc>
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b02      	cmp	r3, #2
 8007412:	d12f      	bne.n	8007474 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800741a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800741e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007422:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007424:	683a      	ldr	r2, [r7, #0]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800742a:	f000 fb64 	bl	8007af6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800742e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007436:	d112      	bne.n	800745e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	2b00      	cmp	r3, #0
 800743e:	d016      	beq.n	800746e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007442:	3324      	adds	r3, #36	; 0x24
 8007444:	4618      	mov	r0, r3
 8007446:	f001 f975 	bl	8008734 <xTaskRemoveFromEventList>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00e      	beq.n	800746e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00b      	beq.n	800746e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2201      	movs	r2, #1
 800745a:	601a      	str	r2, [r3, #0]
 800745c:	e007      	b.n	800746e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800745e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007462:	3301      	adds	r3, #1
 8007464:	b2db      	uxtb	r3, r3
 8007466:	b25a      	sxtb	r2, r3
 8007468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800746e:	2301      	movs	r3, #1
 8007470:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007472:	e001      	b.n	8007478 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007474:	2300      	movs	r3, #0
 8007476:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800747a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007482:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007486:	4618      	mov	r0, r3
 8007488:	3740      	adds	r7, #64	; 0x40
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b08e      	sub	sp, #56	; 0x38
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10a      	bne.n	80074b8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	623b      	str	r3, [r7, #32]
}
 80074b4:	bf00      	nop
 80074b6:	e7fe      	b.n	80074b6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <xQueueGiveFromISR+0x48>
	__asm volatile
 80074c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	61fb      	str	r3, [r7, #28]
}
 80074d2:	bf00      	nop
 80074d4:	e7fe      	b.n	80074d4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80074d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d103      	bne.n	80074e6 <xQueueGiveFromISR+0x58>
 80074de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <xQueueGiveFromISR+0x5c>
 80074e6:	2301      	movs	r3, #1
 80074e8:	e000      	b.n	80074ec <xQueueGiveFromISR+0x5e>
 80074ea:	2300      	movs	r3, #0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d10a      	bne.n	8007506 <xQueueGiveFromISR+0x78>
	__asm volatile
 80074f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f4:	f383 8811 	msr	BASEPRI, r3
 80074f8:	f3bf 8f6f 	isb	sy
 80074fc:	f3bf 8f4f 	dsb	sy
 8007500:	61bb      	str	r3, [r7, #24]
}
 8007502:	bf00      	nop
 8007504:	e7fe      	b.n	8007504 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007506:	f002 fa0f 	bl	8009928 <vPortValidateInterruptPriority>
	__asm volatile
 800750a:	f3ef 8211 	mrs	r2, BASEPRI
 800750e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007512:	f383 8811 	msr	BASEPRI, r3
 8007516:	f3bf 8f6f 	isb	sy
 800751a:	f3bf 8f4f 	dsb	sy
 800751e:	617a      	str	r2, [r7, #20]
 8007520:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007522:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007524:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800752c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007530:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007532:	429a      	cmp	r2, r3
 8007534:	d22b      	bcs.n	800758e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007538:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800753c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007546:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007548:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800754c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007550:	d112      	bne.n	8007578 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007556:	2b00      	cmp	r3, #0
 8007558:	d016      	beq.n	8007588 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800755a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755c:	3324      	adds	r3, #36	; 0x24
 800755e:	4618      	mov	r0, r3
 8007560:	f001 f8e8 	bl	8008734 <xTaskRemoveFromEventList>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00e      	beq.n	8007588 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00b      	beq.n	8007588 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2201      	movs	r2, #1
 8007574:	601a      	str	r2, [r3, #0]
 8007576:	e007      	b.n	8007588 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800757c:	3301      	adds	r3, #1
 800757e:	b2db      	uxtb	r3, r3
 8007580:	b25a      	sxtb	r2, r3
 8007582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007588:	2301      	movs	r3, #1
 800758a:	637b      	str	r3, [r7, #52]	; 0x34
 800758c:	e001      	b.n	8007592 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800758e:	2300      	movs	r3, #0
 8007590:	637b      	str	r3, [r7, #52]	; 0x34
 8007592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007594:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f383 8811 	msr	BASEPRI, r3
}
 800759c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800759e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3738      	adds	r7, #56	; 0x38
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08c      	sub	sp, #48	; 0x30
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80075b4:	2300      	movs	r3, #0
 80075b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80075bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d10a      	bne.n	80075d8 <xQueueReceive+0x30>
	__asm volatile
 80075c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c6:	f383 8811 	msr	BASEPRI, r3
 80075ca:	f3bf 8f6f 	isb	sy
 80075ce:	f3bf 8f4f 	dsb	sy
 80075d2:	623b      	str	r3, [r7, #32]
}
 80075d4:	bf00      	nop
 80075d6:	e7fe      	b.n	80075d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d103      	bne.n	80075e6 <xQueueReceive+0x3e>
 80075de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <xQueueReceive+0x42>
 80075e6:	2301      	movs	r3, #1
 80075e8:	e000      	b.n	80075ec <xQueueReceive+0x44>
 80075ea:	2300      	movs	r3, #0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d10a      	bne.n	8007606 <xQueueReceive+0x5e>
	__asm volatile
 80075f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f4:	f383 8811 	msr	BASEPRI, r3
 80075f8:	f3bf 8f6f 	isb	sy
 80075fc:	f3bf 8f4f 	dsb	sy
 8007600:	61fb      	str	r3, [r7, #28]
}
 8007602:	bf00      	nop
 8007604:	e7fe      	b.n	8007604 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007606:	f001 fa57 	bl	8008ab8 <xTaskGetSchedulerState>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d102      	bne.n	8007616 <xQueueReceive+0x6e>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <xQueueReceive+0x72>
 8007616:	2301      	movs	r3, #1
 8007618:	e000      	b.n	800761c <xQueueReceive+0x74>
 800761a:	2300      	movs	r3, #0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10a      	bne.n	8007636 <xQueueReceive+0x8e>
	__asm volatile
 8007620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007624:	f383 8811 	msr	BASEPRI, r3
 8007628:	f3bf 8f6f 	isb	sy
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	61bb      	str	r3, [r7, #24]
}
 8007632:	bf00      	nop
 8007634:	e7fe      	b.n	8007634 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007636:	f002 f895 	bl	8009764 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800763a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800763c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007642:	2b00      	cmp	r3, #0
 8007644:	d01f      	beq.n	8007686 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007646:	68b9      	ldr	r1, [r7, #8]
 8007648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800764a:	f000 fabe 	bl	8007bca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800764e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007650:	1e5a      	subs	r2, r3, #1
 8007652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007654:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00f      	beq.n	800767e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800765e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007660:	3310      	adds	r3, #16
 8007662:	4618      	mov	r0, r3
 8007664:	f001 f866 	bl	8008734 <xTaskRemoveFromEventList>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d007      	beq.n	800767e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800766e:	4b3d      	ldr	r3, [pc, #244]	; (8007764 <xQueueReceive+0x1bc>)
 8007670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800767e:	f002 f8a1 	bl	80097c4 <vPortExitCritical>
				return pdPASS;
 8007682:	2301      	movs	r3, #1
 8007684:	e069      	b.n	800775a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d103      	bne.n	8007694 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800768c:	f002 f89a 	bl	80097c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007690:	2300      	movs	r3, #0
 8007692:	e062      	b.n	800775a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007696:	2b00      	cmp	r3, #0
 8007698:	d106      	bne.n	80076a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800769a:	f107 0310 	add.w	r3, r7, #16
 800769e:	4618      	mov	r0, r3
 80076a0:	f001 f8ac 	bl	80087fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80076a4:	2301      	movs	r3, #1
 80076a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80076a8:	f002 f88c 	bl	80097c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80076ac:	f000 fe18 	bl	80082e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80076b0:	f002 f858 	bl	8009764 <vPortEnterCritical>
 80076b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076ba:	b25b      	sxtb	r3, r3
 80076bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c0:	d103      	bne.n	80076ca <xQueueReceive+0x122>
 80076c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076d0:	b25b      	sxtb	r3, r3
 80076d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d6:	d103      	bne.n	80076e0 <xQueueReceive+0x138>
 80076d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076e0:	f002 f870 	bl	80097c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076e4:	1d3a      	adds	r2, r7, #4
 80076e6:	f107 0310 	add.w	r3, r7, #16
 80076ea:	4611      	mov	r1, r2
 80076ec:	4618      	mov	r0, r3
 80076ee:	f001 f89b 	bl	8008828 <xTaskCheckForTimeOut>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d123      	bne.n	8007740 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076fa:	f000 fade 	bl	8007cba <prvIsQueueEmpty>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d017      	beq.n	8007734 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007706:	3324      	adds	r3, #36	; 0x24
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	4611      	mov	r1, r2
 800770c:	4618      	mov	r0, r3
 800770e:	f000 ffc1 	bl	8008694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007712:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007714:	f000 fa7f 	bl	8007c16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007718:	f000 fdf0 	bl	80082fc <xTaskResumeAll>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d189      	bne.n	8007636 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007722:	4b10      	ldr	r3, [pc, #64]	; (8007764 <xQueueReceive+0x1bc>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	e780      	b.n	8007636 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007736:	f000 fa6e 	bl	8007c16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800773a:	f000 fddf 	bl	80082fc <xTaskResumeAll>
 800773e:	e77a      	b.n	8007636 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007742:	f000 fa68 	bl	8007c16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007746:	f000 fdd9 	bl	80082fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800774a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800774c:	f000 fab5 	bl	8007cba <prvIsQueueEmpty>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	f43f af6f 	beq.w	8007636 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007758:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800775a:	4618      	mov	r0, r3
 800775c:	3730      	adds	r7, #48	; 0x30
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	e000ed04 	.word	0xe000ed04

08007768 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b08e      	sub	sp, #56	; 0x38
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007772:	2300      	movs	r3, #0
 8007774:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800777a:	2300      	movs	r3, #0
 800777c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800777e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10a      	bne.n	800779a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	623b      	str	r3, [r7, #32]
}
 8007796:	bf00      	nop
 8007798:	e7fe      	b.n	8007798 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800779a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00a      	beq.n	80077b8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80077a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a6:	f383 8811 	msr	BASEPRI, r3
 80077aa:	f3bf 8f6f 	isb	sy
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	61fb      	str	r3, [r7, #28]
}
 80077b4:	bf00      	nop
 80077b6:	e7fe      	b.n	80077b6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077b8:	f001 f97e 	bl	8008ab8 <xTaskGetSchedulerState>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d102      	bne.n	80077c8 <xQueueSemaphoreTake+0x60>
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <xQueueSemaphoreTake+0x64>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e000      	b.n	80077ce <xQueueSemaphoreTake+0x66>
 80077cc:	2300      	movs	r3, #0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10a      	bne.n	80077e8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	61bb      	str	r3, [r7, #24]
}
 80077e4:	bf00      	nop
 80077e6:	e7fe      	b.n	80077e6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077e8:	f001 ffbc 	bl	8009764 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80077ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80077f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d024      	beq.n	8007842 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	1e5a      	subs	r2, r3, #1
 80077fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077fe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d104      	bne.n	8007812 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007808:	f001 facc 	bl	8008da4 <pvTaskIncrementMutexHeldCount>
 800780c:	4602      	mov	r2, r0
 800780e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007810:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00f      	beq.n	800783a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800781a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781c:	3310      	adds	r3, #16
 800781e:	4618      	mov	r0, r3
 8007820:	f000 ff88 	bl	8008734 <xTaskRemoveFromEventList>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d007      	beq.n	800783a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800782a:	4b54      	ldr	r3, [pc, #336]	; (800797c <xQueueSemaphoreTake+0x214>)
 800782c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	f3bf 8f4f 	dsb	sy
 8007836:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800783a:	f001 ffc3 	bl	80097c4 <vPortExitCritical>
				return pdPASS;
 800783e:	2301      	movs	r3, #1
 8007840:	e097      	b.n	8007972 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d111      	bne.n	800786c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00a      	beq.n	8007864 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800784e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	617b      	str	r3, [r7, #20]
}
 8007860:	bf00      	nop
 8007862:	e7fe      	b.n	8007862 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007864:	f001 ffae 	bl	80097c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007868:	2300      	movs	r3, #0
 800786a:	e082      	b.n	8007972 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800786c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800786e:	2b00      	cmp	r3, #0
 8007870:	d106      	bne.n	8007880 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007872:	f107 030c 	add.w	r3, r7, #12
 8007876:	4618      	mov	r0, r3
 8007878:	f000 ffc0 	bl	80087fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800787c:	2301      	movs	r3, #1
 800787e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007880:	f001 ffa0 	bl	80097c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007884:	f000 fd2c 	bl	80082e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007888:	f001 ff6c 	bl	8009764 <vPortEnterCritical>
 800788c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800788e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007892:	b25b      	sxtb	r3, r3
 8007894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007898:	d103      	bne.n	80078a2 <xQueueSemaphoreTake+0x13a>
 800789a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800789c:	2200      	movs	r2, #0
 800789e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80078a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078a8:	b25b      	sxtb	r3, r3
 80078aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ae:	d103      	bne.n	80078b8 <xQueueSemaphoreTake+0x150>
 80078b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80078b8:	f001 ff84 	bl	80097c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078bc:	463a      	mov	r2, r7
 80078be:	f107 030c 	add.w	r3, r7, #12
 80078c2:	4611      	mov	r1, r2
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 ffaf 	bl	8008828 <xTaskCheckForTimeOut>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d132      	bne.n	8007936 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80078d2:	f000 f9f2 	bl	8007cba <prvIsQueueEmpty>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d026      	beq.n	800792a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d109      	bne.n	80078f8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80078e4:	f001 ff3e 	bl	8009764 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	4618      	mov	r0, r3
 80078ee:	f001 f901 	bl	8008af4 <xTaskPriorityInherit>
 80078f2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80078f4:	f001 ff66 	bl	80097c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fa:	3324      	adds	r3, #36	; 0x24
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	4611      	mov	r1, r2
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fec7 	bl	8008694 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007906:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007908:	f000 f985 	bl	8007c16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800790c:	f000 fcf6 	bl	80082fc <xTaskResumeAll>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	f47f af68 	bne.w	80077e8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007918:	4b18      	ldr	r3, [pc, #96]	; (800797c <xQueueSemaphoreTake+0x214>)
 800791a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800791e:	601a      	str	r2, [r3, #0]
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	e75e      	b.n	80077e8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800792a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800792c:	f000 f973 	bl	8007c16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007930:	f000 fce4 	bl	80082fc <xTaskResumeAll>
 8007934:	e758      	b.n	80077e8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007936:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007938:	f000 f96d 	bl	8007c16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800793c:	f000 fcde 	bl	80082fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007940:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007942:	f000 f9ba 	bl	8007cba <prvIsQueueEmpty>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	f43f af4d 	beq.w	80077e8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800794e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00d      	beq.n	8007970 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007954:	f001 ff06 	bl	8009764 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007958:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800795a:	f000 f8b4 	bl	8007ac6 <prvGetDisinheritPriorityAfterTimeout>
 800795e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007966:	4618      	mov	r0, r3
 8007968:	f001 f99a 	bl	8008ca0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800796c:	f001 ff2a 	bl	80097c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007970:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007972:	4618      	mov	r0, r3
 8007974:	3738      	adds	r7, #56	; 0x38
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	e000ed04 	.word	0xe000ed04

08007980 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b08e      	sub	sp, #56	; 0x38
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10a      	bne.n	80079ac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799a:	f383 8811 	msr	BASEPRI, r3
 800799e:	f3bf 8f6f 	isb	sy
 80079a2:	f3bf 8f4f 	dsb	sy
 80079a6:	623b      	str	r3, [r7, #32]
}
 80079a8:	bf00      	nop
 80079aa:	e7fe      	b.n	80079aa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d103      	bne.n	80079ba <xQueueReceiveFromISR+0x3a>
 80079b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <xQueueReceiveFromISR+0x3e>
 80079ba:	2301      	movs	r3, #1
 80079bc:	e000      	b.n	80079c0 <xQueueReceiveFromISR+0x40>
 80079be:	2300      	movs	r3, #0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d10a      	bne.n	80079da <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80079c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c8:	f383 8811 	msr	BASEPRI, r3
 80079cc:	f3bf 8f6f 	isb	sy
 80079d0:	f3bf 8f4f 	dsb	sy
 80079d4:	61fb      	str	r3, [r7, #28]
}
 80079d6:	bf00      	nop
 80079d8:	e7fe      	b.n	80079d8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079da:	f001 ffa5 	bl	8009928 <vPortValidateInterruptPriority>
	__asm volatile
 80079de:	f3ef 8211 	mrs	r2, BASEPRI
 80079e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	61ba      	str	r2, [r7, #24]
 80079f4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80079f6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d02f      	beq.n	8007a66 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a10:	68b9      	ldr	r1, [r7, #8]
 8007a12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007a14:	f000 f8d9 	bl	8007bca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1a:	1e5a      	subs	r2, r3, #1
 8007a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a1e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007a20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a28:	d112      	bne.n	8007a50 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d016      	beq.n	8007a60 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a34:	3310      	adds	r3, #16
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fe7c 	bl	8008734 <xTaskRemoveFromEventList>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d00e      	beq.n	8007a60 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
 8007a4e:	e007      	b.n	8007a60 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a54:	3301      	adds	r3, #1
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	b25a      	sxtb	r2, r3
 8007a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007a60:	2301      	movs	r3, #1
 8007a62:	637b      	str	r3, [r7, #52]	; 0x34
 8007a64:	e001      	b.n	8007a6a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007a66:	2300      	movs	r3, #0
 8007a68:	637b      	str	r3, [r7, #52]	; 0x34
 8007a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a6c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	f383 8811 	msr	BASEPRI, r3
}
 8007a74:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3738      	adds	r7, #56	; 0x38
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d10a      	bne.n	8007aa8 <vQueueDelete+0x28>
	__asm volatile
 8007a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a96:	f383 8811 	msr	BASEPRI, r3
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	f3bf 8f4f 	dsb	sy
 8007aa2:	60bb      	str	r3, [r7, #8]
}
 8007aa4:	bf00      	nop
 8007aa6:	e7fe      	b.n	8007aa6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f000 f95f 	bl	8007d6c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d102      	bne.n	8007abe <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f002 f841 	bl	8009b40 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007abe:	bf00      	nop
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b085      	sub	sp, #20
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d006      	beq.n	8007ae4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007ae0:	60fb      	str	r3, [r7, #12]
 8007ae2:	e001      	b.n	8007ae8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
	}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr

08007af6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b086      	sub	sp, #24
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	60f8      	str	r0, [r7, #12]
 8007afe:	60b9      	str	r1, [r7, #8]
 8007b00:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b02:	2300      	movs	r3, #0
 8007b04:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10d      	bne.n	8007b30 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d14d      	bne.n	8007bb8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f84f 	bl	8008bc4 <xTaskPriorityDisinherit>
 8007b26:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	609a      	str	r2, [r3, #8]
 8007b2e:	e043      	b.n	8007bb8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d119      	bne.n	8007b6a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6858      	ldr	r0, [r3, #4]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3e:	461a      	mov	r2, r3
 8007b40:	68b9      	ldr	r1, [r7, #8]
 8007b42:	f002 f947 	bl	8009dd4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	685a      	ldr	r2, [r3, #4]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4e:	441a      	add	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d32b      	bcc.n	8007bb8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	605a      	str	r2, [r3, #4]
 8007b68:	e026      	b.n	8007bb8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	68d8      	ldr	r0, [r3, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b72:	461a      	mov	r2, r3
 8007b74:	68b9      	ldr	r1, [r7, #8]
 8007b76:	f002 f92d 	bl	8009dd4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	68da      	ldr	r2, [r3, #12]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b82:	425b      	negs	r3, r3
 8007b84:	441a      	add	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d207      	bcs.n	8007ba6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	689a      	ldr	r2, [r3, #8]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9e:	425b      	negs	r3, r3
 8007ba0:	441a      	add	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d105      	bne.n	8007bb8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d002      	beq.n	8007bb8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007bc0:	697b      	ldr	r3, [r7, #20]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3718      	adds	r7, #24
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007bca:	b580      	push	{r7, lr}
 8007bcc:	b082      	sub	sp, #8
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
 8007bd2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d018      	beq.n	8007c0e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	68da      	ldr	r2, [r3, #12]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be4:	441a      	add	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68da      	ldr	r2, [r3, #12]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d303      	bcc.n	8007bfe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	68d9      	ldr	r1, [r3, #12]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	461a      	mov	r2, r3
 8007c08:	6838      	ldr	r0, [r7, #0]
 8007c0a:	f002 f8e3 	bl	8009dd4 <memcpy>
	}
}
 8007c0e:	bf00      	nop
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b084      	sub	sp, #16
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c1e:	f001 fda1 	bl	8009764 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c28:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c2a:	e011      	b.n	8007c50 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d012      	beq.n	8007c5a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3324      	adds	r3, #36	; 0x24
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f000 fd7b 	bl	8008734 <xTaskRemoveFromEventList>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d001      	beq.n	8007c48 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c44:	f000 fe52 	bl	80088ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c48:	7bfb      	ldrb	r3, [r7, #15]
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	dce9      	bgt.n	8007c2c <prvUnlockQueue+0x16>
 8007c58:	e000      	b.n	8007c5c <prvUnlockQueue+0x46>
					break;
 8007c5a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	22ff      	movs	r2, #255	; 0xff
 8007c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007c64:	f001 fdae 	bl	80097c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007c68:	f001 fd7c 	bl	8009764 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c72:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c74:	e011      	b.n	8007c9a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d012      	beq.n	8007ca4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3310      	adds	r3, #16
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 fd56 	bl	8008734 <xTaskRemoveFromEventList>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007c8e:	f000 fe2d 	bl	80088ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007c9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	dce9      	bgt.n	8007c76 <prvUnlockQueue+0x60>
 8007ca2:	e000      	b.n	8007ca6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ca4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	22ff      	movs	r2, #255	; 0xff
 8007caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007cae:	f001 fd89 	bl	80097c4 <vPortExitCritical>
}
 8007cb2:	bf00      	nop
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cc2:	f001 fd4f 	bl	8009764 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d102      	bne.n	8007cd4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	60fb      	str	r3, [r7, #12]
 8007cd2:	e001      	b.n	8007cd8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007cd8:	f001 fd74 	bl	80097c4 <vPortExitCritical>

	return xReturn;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cee:	f001 fd39 	bl	8009764 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d102      	bne.n	8007d04 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	60fb      	str	r3, [r7, #12]
 8007d02:	e001      	b.n	8007d08 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d04:	2300      	movs	r3, #0
 8007d06:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d08:	f001 fd5c 	bl	80097c4 <vPortExitCritical>

	return xReturn;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d22:	2300      	movs	r3, #0
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	e014      	b.n	8007d52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d28:	4a0f      	ldr	r2, [pc, #60]	; (8007d68 <vQueueAddToRegistry+0x50>)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10b      	bne.n	8007d4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d34:	490c      	ldr	r1, [pc, #48]	; (8007d68 <vQueueAddToRegistry+0x50>)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	683a      	ldr	r2, [r7, #0]
 8007d3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d3e:	4a0a      	ldr	r2, [pc, #40]	; (8007d68 <vQueueAddToRegistry+0x50>)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	00db      	lsls	r3, r3, #3
 8007d44:	4413      	add	r3, r2
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007d4a:	e006      	b.n	8007d5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	3301      	adds	r3, #1
 8007d50:	60fb      	str	r3, [r7, #12]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2b07      	cmp	r3, #7
 8007d56:	d9e7      	bls.n	8007d28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007d58:	bf00      	nop
 8007d5a:	bf00      	nop
 8007d5c:	3714      	adds	r7, #20
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	20000a34 	.word	0x20000a34

08007d6c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d74:	2300      	movs	r3, #0
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	e016      	b.n	8007da8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007d7a:	4a10      	ldr	r2, [pc, #64]	; (8007dbc <vQueueUnregisterQueue+0x50>)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	4413      	add	r3, r2
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d10b      	bne.n	8007da2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007d8a:	4a0c      	ldr	r2, [pc, #48]	; (8007dbc <vQueueUnregisterQueue+0x50>)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2100      	movs	r1, #0
 8007d90:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007d94:	4a09      	ldr	r2, [pc, #36]	; (8007dbc <vQueueUnregisterQueue+0x50>)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	00db      	lsls	r3, r3, #3
 8007d9a:	4413      	add	r3, r2
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	605a      	str	r2, [r3, #4]
				break;
 8007da0:	e006      	b.n	8007db0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	3301      	adds	r3, #1
 8007da6:	60fb      	str	r3, [r7, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2b07      	cmp	r3, #7
 8007dac:	d9e5      	bls.n	8007d7a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007dae:	bf00      	nop
 8007db0:	bf00      	nop
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	20000a34 	.word	0x20000a34

08007dc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b086      	sub	sp, #24
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007dd0:	f001 fcc8 	bl	8009764 <vPortEnterCritical>
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dda:	b25b      	sxtb	r3, r3
 8007ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de0:	d103      	bne.n	8007dea <vQueueWaitForMessageRestricted+0x2a>
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007df0:	b25b      	sxtb	r3, r3
 8007df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df6:	d103      	bne.n	8007e00 <vQueueWaitForMessageRestricted+0x40>
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e00:	f001 fce0 	bl	80097c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d106      	bne.n	8007e1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	3324      	adds	r3, #36	; 0x24
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	68b9      	ldr	r1, [r7, #8]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f000 fc61 	bl	80086dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007e1a:	6978      	ldr	r0, [r7, #20]
 8007e1c:	f7ff fefb 	bl	8007c16 <prvUnlockQueue>
	}
 8007e20:	bf00      	nop
 8007e22:	3718      	adds	r7, #24
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b08e      	sub	sp, #56	; 0x38
 8007e2c:	af04      	add	r7, sp, #16
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	607a      	str	r2, [r7, #4]
 8007e34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10a      	bne.n	8007e52 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e40:	f383 8811 	msr	BASEPRI, r3
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	623b      	str	r3, [r7, #32]
}
 8007e4e:	bf00      	nop
 8007e50:	e7fe      	b.n	8007e50 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10a      	bne.n	8007e6e <xTaskCreateStatic+0x46>
	__asm volatile
 8007e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5c:	f383 8811 	msr	BASEPRI, r3
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	61fb      	str	r3, [r7, #28]
}
 8007e6a:	bf00      	nop
 8007e6c:	e7fe      	b.n	8007e6c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e6e:	23bc      	movs	r3, #188	; 0xbc
 8007e70:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	2bbc      	cmp	r3, #188	; 0xbc
 8007e76:	d00a      	beq.n	8007e8e <xTaskCreateStatic+0x66>
	__asm volatile
 8007e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7c:	f383 8811 	msr	BASEPRI, r3
 8007e80:	f3bf 8f6f 	isb	sy
 8007e84:	f3bf 8f4f 	dsb	sy
 8007e88:	61bb      	str	r3, [r7, #24]
}
 8007e8a:	bf00      	nop
 8007e8c:	e7fe      	b.n	8007e8c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e8e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d01e      	beq.n	8007ed4 <xTaskCreateStatic+0xac>
 8007e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d01b      	beq.n	8007ed4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e9e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ea4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007eae:	2300      	movs	r3, #0
 8007eb0:	9303      	str	r3, [sp, #12]
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	9302      	str	r3, [sp, #8]
 8007eb6:	f107 0314 	add.w	r3, r7, #20
 8007eba:	9301      	str	r3, [sp, #4]
 8007ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	68b9      	ldr	r1, [r7, #8]
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 f850 	bl	8007f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ecc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ece:	f000 f8f3 	bl	80080b8 <prvAddNewTaskToReadyList>
 8007ed2:	e001      	b.n	8007ed8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ed8:	697b      	ldr	r3, [r7, #20]
	}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3728      	adds	r7, #40	; 0x28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b08c      	sub	sp, #48	; 0x30
 8007ee6:	af04      	add	r7, sp, #16
 8007ee8:	60f8      	str	r0, [r7, #12]
 8007eea:	60b9      	str	r1, [r7, #8]
 8007eec:	603b      	str	r3, [r7, #0]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ef2:	88fb      	ldrh	r3, [r7, #6]
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f001 fd56 	bl	80099a8 <pvPortMalloc>
 8007efc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00e      	beq.n	8007f22 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007f04:	20bc      	movs	r0, #188	; 0xbc
 8007f06:	f001 fd4f 	bl	80099a8 <pvPortMalloc>
 8007f0a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d003      	beq.n	8007f1a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	631a      	str	r2, [r3, #48]	; 0x30
 8007f18:	e005      	b.n	8007f26 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f1a:	6978      	ldr	r0, [r7, #20]
 8007f1c:	f001 fe10 	bl	8009b40 <vPortFree>
 8007f20:	e001      	b.n	8007f26 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d017      	beq.n	8007f5c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f34:	88fa      	ldrh	r2, [r7, #6]
 8007f36:	2300      	movs	r3, #0
 8007f38:	9303      	str	r3, [sp, #12]
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	9302      	str	r3, [sp, #8]
 8007f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f40:	9301      	str	r3, [sp, #4]
 8007f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f44:	9300      	str	r3, [sp, #0]
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	68b9      	ldr	r1, [r7, #8]
 8007f4a:	68f8      	ldr	r0, [r7, #12]
 8007f4c:	f000 f80e 	bl	8007f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f50:	69f8      	ldr	r0, [r7, #28]
 8007f52:	f000 f8b1 	bl	80080b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007f56:	2301      	movs	r3, #1
 8007f58:	61bb      	str	r3, [r7, #24]
 8007f5a:	e002      	b.n	8007f62 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f62:	69bb      	ldr	r3, [r7, #24]
	}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3720      	adds	r7, #32
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b088      	sub	sp, #32
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
 8007f78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	461a      	mov	r2, r3
 8007f84:	21a5      	movs	r1, #165	; 0xa5
 8007f86:	f001 ff33 	bl	8009df0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007f94:	3b01      	subs	r3, #1
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f023 0307 	bic.w	r3, r3, #7
 8007fa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	f003 0307 	and.w	r3, r3, #7
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00a      	beq.n	8007fc4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	617b      	str	r3, [r7, #20]
}
 8007fc0:	bf00      	nop
 8007fc2:	e7fe      	b.n	8007fc2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d01f      	beq.n	800800a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61fb      	str	r3, [r7, #28]
 8007fce:	e012      	b.n	8007ff6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	7819      	ldrb	r1, [r3, #0]
 8007fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	4413      	add	r3, r2
 8007fde:	3334      	adds	r3, #52	; 0x34
 8007fe0:	460a      	mov	r2, r1
 8007fe2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007fe4:	68ba      	ldr	r2, [r7, #8]
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	4413      	add	r3, r2
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d006      	beq.n	8007ffe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	61fb      	str	r3, [r7, #28]
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	2b0f      	cmp	r3, #15
 8007ffa:	d9e9      	bls.n	8007fd0 <prvInitialiseNewTask+0x64>
 8007ffc:	e000      	b.n	8008000 <prvInitialiseNewTask+0x94>
			{
				break;
 8007ffe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008002:	2200      	movs	r2, #0
 8008004:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008008:	e003      	b.n	8008012 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800800a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800c:	2200      	movs	r2, #0
 800800e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008014:	2b37      	cmp	r3, #55	; 0x37
 8008016:	d901      	bls.n	800801c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008018:	2337      	movs	r3, #55	; 0x37
 800801a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800801c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008020:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008026:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802a:	2200      	movs	r2, #0
 800802c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800802e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008030:	3304      	adds	r3, #4
 8008032:	4618      	mov	r0, r3
 8008034:	f7fe fe56 	bl	8006ce4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803a:	3318      	adds	r3, #24
 800803c:	4618      	mov	r0, r3
 800803e:	f7fe fe51 	bl	8006ce4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008046:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800804e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008050:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008056:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805a:	2200      	movs	r2, #0
 800805c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008062:	2200      	movs	r2, #0
 8008064:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800806a:	3354      	adds	r3, #84	; 0x54
 800806c:	2260      	movs	r2, #96	; 0x60
 800806e:	2100      	movs	r1, #0
 8008070:	4618      	mov	r0, r3
 8008072:	f001 febd 	bl	8009df0 <memset>
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	4a0c      	ldr	r2, [pc, #48]	; (80080ac <prvInitialiseNewTask+0x140>)
 800807a:	659a      	str	r2, [r3, #88]	; 0x58
 800807c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807e:	4a0c      	ldr	r2, [pc, #48]	; (80080b0 <prvInitialiseNewTask+0x144>)
 8008080:	65da      	str	r2, [r3, #92]	; 0x5c
 8008082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008084:	4a0b      	ldr	r2, [pc, #44]	; (80080b4 <prvInitialiseNewTask+0x148>)
 8008086:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	68f9      	ldr	r1, [r7, #12]
 800808c:	69b8      	ldr	r0, [r7, #24]
 800808e:	f001 fa3f 	bl	8009510 <pxPortInitialiseStack>
 8008092:	4602      	mov	r2, r0
 8008094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008096:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800809a:	2b00      	cmp	r3, #0
 800809c:	d002      	beq.n	80080a4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800809e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080a2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080a4:	bf00      	nop
 80080a6:	3720      	adds	r7, #32
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	0800a910 	.word	0x0800a910
 80080b0:	0800a930 	.word	0x0800a930
 80080b4:	0800a8f0 	.word	0x0800a8f0

080080b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080c0:	f001 fb50 	bl	8009764 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080c4:	4b2d      	ldr	r3, [pc, #180]	; (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	3301      	adds	r3, #1
 80080ca:	4a2c      	ldr	r2, [pc, #176]	; (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080ce:	4b2c      	ldr	r3, [pc, #176]	; (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d109      	bne.n	80080ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080d6:	4a2a      	ldr	r2, [pc, #168]	; (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080dc:	4b27      	ldr	r3, [pc, #156]	; (800817c <prvAddNewTaskToReadyList+0xc4>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d110      	bne.n	8008106 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080e4:	f000 fc26 	bl	8008934 <prvInitialiseTaskLists>
 80080e8:	e00d      	b.n	8008106 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080ea:	4b26      	ldr	r3, [pc, #152]	; (8008184 <prvAddNewTaskToReadyList+0xcc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d109      	bne.n	8008106 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080f2:	4b23      	ldr	r3, [pc, #140]	; (8008180 <prvAddNewTaskToReadyList+0xc8>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d802      	bhi.n	8008106 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008100:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <prvAddNewTaskToReadyList+0xc8>)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008106:	4b20      	ldr	r3, [pc, #128]	; (8008188 <prvAddNewTaskToReadyList+0xd0>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	3301      	adds	r3, #1
 800810c:	4a1e      	ldr	r2, [pc, #120]	; (8008188 <prvAddNewTaskToReadyList+0xd0>)
 800810e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008110:	4b1d      	ldr	r3, [pc, #116]	; (8008188 <prvAddNewTaskToReadyList+0xd0>)
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800811c:	4b1b      	ldr	r3, [pc, #108]	; (800818c <prvAddNewTaskToReadyList+0xd4>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	429a      	cmp	r2, r3
 8008122:	d903      	bls.n	800812c <prvAddNewTaskToReadyList+0x74>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008128:	4a18      	ldr	r2, [pc, #96]	; (800818c <prvAddNewTaskToReadyList+0xd4>)
 800812a:	6013      	str	r3, [r2, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008130:	4613      	mov	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	4a15      	ldr	r2, [pc, #84]	; (8008190 <prvAddNewTaskToReadyList+0xd8>)
 800813a:	441a      	add	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	3304      	adds	r3, #4
 8008140:	4619      	mov	r1, r3
 8008142:	4610      	mov	r0, r2
 8008144:	f7fe fddb 	bl	8006cfe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008148:	f001 fb3c 	bl	80097c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800814c:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <prvAddNewTaskToReadyList+0xcc>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00e      	beq.n	8008172 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008154:	4b0a      	ldr	r3, [pc, #40]	; (8008180 <prvAddNewTaskToReadyList+0xc8>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800815e:	429a      	cmp	r2, r3
 8008160:	d207      	bcs.n	8008172 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008162:	4b0c      	ldr	r3, [pc, #48]	; (8008194 <prvAddNewTaskToReadyList+0xdc>)
 8008164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008168:	601a      	str	r2, [r3, #0]
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008172:	bf00      	nop
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	20000f48 	.word	0x20000f48
 8008180:	20000a74 	.word	0x20000a74
 8008184:	20000f54 	.word	0x20000f54
 8008188:	20000f64 	.word	0x20000f64
 800818c:	20000f50 	.word	0x20000f50
 8008190:	20000a78 	.word	0x20000a78
 8008194:	e000ed04 	.word	0xe000ed04

08008198 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80081a0:	2300      	movs	r3, #0
 80081a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d017      	beq.n	80081da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80081aa:	4b13      	ldr	r3, [pc, #76]	; (80081f8 <vTaskDelay+0x60>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00a      	beq.n	80081c8 <vTaskDelay+0x30>
	__asm volatile
 80081b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b6:	f383 8811 	msr	BASEPRI, r3
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	60bb      	str	r3, [r7, #8]
}
 80081c4:	bf00      	nop
 80081c6:	e7fe      	b.n	80081c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80081c8:	f000 f88a 	bl	80082e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80081cc:	2100      	movs	r1, #0
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fdfc 	bl	8008dcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80081d4:	f000 f892 	bl	80082fc <xTaskResumeAll>
 80081d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d107      	bne.n	80081f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80081e0:	4b06      	ldr	r3, [pc, #24]	; (80081fc <vTaskDelay+0x64>)
 80081e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081f0:	bf00      	nop
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	20000f70 	.word	0x20000f70
 80081fc:	e000ed04 	.word	0xe000ed04

08008200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b08a      	sub	sp, #40	; 0x28
 8008204:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008206:	2300      	movs	r3, #0
 8008208:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800820a:	2300      	movs	r3, #0
 800820c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800820e:	463a      	mov	r2, r7
 8008210:	1d39      	adds	r1, r7, #4
 8008212:	f107 0308 	add.w	r3, r7, #8
 8008216:	4618      	mov	r0, r3
 8008218:	f7fe fd10 	bl	8006c3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800821c:	6839      	ldr	r1, [r7, #0]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	9202      	str	r2, [sp, #8]
 8008224:	9301      	str	r3, [sp, #4]
 8008226:	2300      	movs	r3, #0
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	2300      	movs	r3, #0
 800822c:	460a      	mov	r2, r1
 800822e:	4924      	ldr	r1, [pc, #144]	; (80082c0 <vTaskStartScheduler+0xc0>)
 8008230:	4824      	ldr	r0, [pc, #144]	; (80082c4 <vTaskStartScheduler+0xc4>)
 8008232:	f7ff fdf9 	bl	8007e28 <xTaskCreateStatic>
 8008236:	4603      	mov	r3, r0
 8008238:	4a23      	ldr	r2, [pc, #140]	; (80082c8 <vTaskStartScheduler+0xc8>)
 800823a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800823c:	4b22      	ldr	r3, [pc, #136]	; (80082c8 <vTaskStartScheduler+0xc8>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d002      	beq.n	800824a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008244:	2301      	movs	r3, #1
 8008246:	617b      	str	r3, [r7, #20]
 8008248:	e001      	b.n	800824e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800824a:	2300      	movs	r3, #0
 800824c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d102      	bne.n	800825a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008254:	f000 fe0e 	bl	8008e74 <xTimerCreateTimerTask>
 8008258:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d11b      	bne.n	8008298 <vTaskStartScheduler+0x98>
	__asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	613b      	str	r3, [r7, #16]
}
 8008272:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008274:	4b15      	ldr	r3, [pc, #84]	; (80082cc <vTaskStartScheduler+0xcc>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	3354      	adds	r3, #84	; 0x54
 800827a:	4a15      	ldr	r2, [pc, #84]	; (80082d0 <vTaskStartScheduler+0xd0>)
 800827c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800827e:	4b15      	ldr	r3, [pc, #84]	; (80082d4 <vTaskStartScheduler+0xd4>)
 8008280:	f04f 32ff 	mov.w	r2, #4294967295
 8008284:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008286:	4b14      	ldr	r3, [pc, #80]	; (80082d8 <vTaskStartScheduler+0xd8>)
 8008288:	2201      	movs	r2, #1
 800828a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800828c:	4b13      	ldr	r3, [pc, #76]	; (80082dc <vTaskStartScheduler+0xdc>)
 800828e:	2200      	movs	r2, #0
 8008290:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008292:	f001 f9c5 	bl	8009620 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008296:	e00e      	b.n	80082b6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829e:	d10a      	bne.n	80082b6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60fb      	str	r3, [r7, #12]
}
 80082b2:	bf00      	nop
 80082b4:	e7fe      	b.n	80082b4 <vTaskStartScheduler+0xb4>
}
 80082b6:	bf00      	nop
 80082b8:	3718      	adds	r7, #24
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	0800a7f8 	.word	0x0800a7f8
 80082c4:	08008905 	.word	0x08008905
 80082c8:	20000f6c 	.word	0x20000f6c
 80082cc:	20000a74 	.word	0x20000a74
 80082d0:	20000014 	.word	0x20000014
 80082d4:	20000f68 	.word	0x20000f68
 80082d8:	20000f54 	.word	0x20000f54
 80082dc:	20000f4c 	.word	0x20000f4c

080082e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80082e4:	4b04      	ldr	r3, [pc, #16]	; (80082f8 <vTaskSuspendAll+0x18>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	3301      	adds	r3, #1
 80082ea:	4a03      	ldr	r2, [pc, #12]	; (80082f8 <vTaskSuspendAll+0x18>)
 80082ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80082ee:	bf00      	nop
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	20000f70 	.word	0x20000f70

080082fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008302:	2300      	movs	r3, #0
 8008304:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008306:	2300      	movs	r3, #0
 8008308:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800830a:	4b42      	ldr	r3, [pc, #264]	; (8008414 <xTaskResumeAll+0x118>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d10a      	bne.n	8008328 <xTaskResumeAll+0x2c>
	__asm volatile
 8008312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	603b      	str	r3, [r7, #0]
}
 8008324:	bf00      	nop
 8008326:	e7fe      	b.n	8008326 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008328:	f001 fa1c 	bl	8009764 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800832c:	4b39      	ldr	r3, [pc, #228]	; (8008414 <xTaskResumeAll+0x118>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	3b01      	subs	r3, #1
 8008332:	4a38      	ldr	r2, [pc, #224]	; (8008414 <xTaskResumeAll+0x118>)
 8008334:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008336:	4b37      	ldr	r3, [pc, #220]	; (8008414 <xTaskResumeAll+0x118>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d162      	bne.n	8008404 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800833e:	4b36      	ldr	r3, [pc, #216]	; (8008418 <xTaskResumeAll+0x11c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d05e      	beq.n	8008404 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008346:	e02f      	b.n	80083a8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008348:	4b34      	ldr	r3, [pc, #208]	; (800841c <xTaskResumeAll+0x120>)
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	3318      	adds	r3, #24
 8008354:	4618      	mov	r0, r3
 8008356:	f7fe fd2f 	bl	8006db8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	3304      	adds	r3, #4
 800835e:	4618      	mov	r0, r3
 8008360:	f7fe fd2a 	bl	8006db8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008368:	4b2d      	ldr	r3, [pc, #180]	; (8008420 <xTaskResumeAll+0x124>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	429a      	cmp	r2, r3
 800836e:	d903      	bls.n	8008378 <xTaskResumeAll+0x7c>
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008374:	4a2a      	ldr	r2, [pc, #168]	; (8008420 <xTaskResumeAll+0x124>)
 8008376:	6013      	str	r3, [r2, #0]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4a27      	ldr	r2, [pc, #156]	; (8008424 <xTaskResumeAll+0x128>)
 8008386:	441a      	add	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	3304      	adds	r3, #4
 800838c:	4619      	mov	r1, r3
 800838e:	4610      	mov	r0, r2
 8008390:	f7fe fcb5 	bl	8006cfe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008398:	4b23      	ldr	r3, [pc, #140]	; (8008428 <xTaskResumeAll+0x12c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800839e:	429a      	cmp	r2, r3
 80083a0:	d302      	bcc.n	80083a8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80083a2:	4b22      	ldr	r3, [pc, #136]	; (800842c <xTaskResumeAll+0x130>)
 80083a4:	2201      	movs	r2, #1
 80083a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083a8:	4b1c      	ldr	r3, [pc, #112]	; (800841c <xTaskResumeAll+0x120>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1cb      	bne.n	8008348 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d001      	beq.n	80083ba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80083b6:	f000 fb5f 	bl	8008a78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80083ba:	4b1d      	ldr	r3, [pc, #116]	; (8008430 <xTaskResumeAll+0x134>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d010      	beq.n	80083e8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80083c6:	f000 f847 	bl	8008458 <xTaskIncrementTick>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d002      	beq.n	80083d6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80083d0:	4b16      	ldr	r3, [pc, #88]	; (800842c <xTaskResumeAll+0x130>)
 80083d2:	2201      	movs	r2, #1
 80083d4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	3b01      	subs	r3, #1
 80083da:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1f1      	bne.n	80083c6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80083e2:	4b13      	ldr	r3, [pc, #76]	; (8008430 <xTaskResumeAll+0x134>)
 80083e4:	2200      	movs	r2, #0
 80083e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80083e8:	4b10      	ldr	r3, [pc, #64]	; (800842c <xTaskResumeAll+0x130>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d009      	beq.n	8008404 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80083f0:	2301      	movs	r3, #1
 80083f2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80083f4:	4b0f      	ldr	r3, [pc, #60]	; (8008434 <xTaskResumeAll+0x138>)
 80083f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083fa:	601a      	str	r2, [r3, #0]
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008404:	f001 f9de 	bl	80097c4 <vPortExitCritical>

	return xAlreadyYielded;
 8008408:	68bb      	ldr	r3, [r7, #8]
}
 800840a:	4618      	mov	r0, r3
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000f70 	.word	0x20000f70
 8008418:	20000f48 	.word	0x20000f48
 800841c:	20000f08 	.word	0x20000f08
 8008420:	20000f50 	.word	0x20000f50
 8008424:	20000a78 	.word	0x20000a78
 8008428:	20000a74 	.word	0x20000a74
 800842c:	20000f5c 	.word	0x20000f5c
 8008430:	20000f58 	.word	0x20000f58
 8008434:	e000ed04 	.word	0xe000ed04

08008438 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800843e:	4b05      	ldr	r3, [pc, #20]	; (8008454 <xTaskGetTickCount+0x1c>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008444:	687b      	ldr	r3, [r7, #4]
}
 8008446:	4618      	mov	r0, r3
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	20000f4c 	.word	0x20000f4c

08008458 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800845e:	2300      	movs	r3, #0
 8008460:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008462:	4b4f      	ldr	r3, [pc, #316]	; (80085a0 <xTaskIncrementTick+0x148>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	f040 808f 	bne.w	800858a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800846c:	4b4d      	ldr	r3, [pc, #308]	; (80085a4 <xTaskIncrementTick+0x14c>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	3301      	adds	r3, #1
 8008472:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008474:	4a4b      	ldr	r2, [pc, #300]	; (80085a4 <xTaskIncrementTick+0x14c>)
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d120      	bne.n	80084c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008480:	4b49      	ldr	r3, [pc, #292]	; (80085a8 <xTaskIncrementTick+0x150>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00a      	beq.n	80084a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800848a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	603b      	str	r3, [r7, #0]
}
 800849c:	bf00      	nop
 800849e:	e7fe      	b.n	800849e <xTaskIncrementTick+0x46>
 80084a0:	4b41      	ldr	r3, [pc, #260]	; (80085a8 <xTaskIncrementTick+0x150>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	60fb      	str	r3, [r7, #12]
 80084a6:	4b41      	ldr	r3, [pc, #260]	; (80085ac <xTaskIncrementTick+0x154>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a3f      	ldr	r2, [pc, #252]	; (80085a8 <xTaskIncrementTick+0x150>)
 80084ac:	6013      	str	r3, [r2, #0]
 80084ae:	4a3f      	ldr	r2, [pc, #252]	; (80085ac <xTaskIncrementTick+0x154>)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	4b3e      	ldr	r3, [pc, #248]	; (80085b0 <xTaskIncrementTick+0x158>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3301      	adds	r3, #1
 80084ba:	4a3d      	ldr	r2, [pc, #244]	; (80085b0 <xTaskIncrementTick+0x158>)
 80084bc:	6013      	str	r3, [r2, #0]
 80084be:	f000 fadb 	bl	8008a78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80084c2:	4b3c      	ldr	r3, [pc, #240]	; (80085b4 <xTaskIncrementTick+0x15c>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d349      	bcc.n	8008560 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084cc:	4b36      	ldr	r3, [pc, #216]	; (80085a8 <xTaskIncrementTick+0x150>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d104      	bne.n	80084e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084d6:	4b37      	ldr	r3, [pc, #220]	; (80085b4 <xTaskIncrementTick+0x15c>)
 80084d8:	f04f 32ff 	mov.w	r2, #4294967295
 80084dc:	601a      	str	r2, [r3, #0]
					break;
 80084de:	e03f      	b.n	8008560 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e0:	4b31      	ldr	r3, [pc, #196]	; (80085a8 <xTaskIncrementTick+0x150>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80084f0:	693a      	ldr	r2, [r7, #16]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d203      	bcs.n	8008500 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80084f8:	4a2e      	ldr	r2, [pc, #184]	; (80085b4 <xTaskIncrementTick+0x15c>)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80084fe:	e02f      	b.n	8008560 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	3304      	adds	r3, #4
 8008504:	4618      	mov	r0, r3
 8008506:	f7fe fc57 	bl	8006db8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850e:	2b00      	cmp	r3, #0
 8008510:	d004      	beq.n	800851c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	3318      	adds	r3, #24
 8008516:	4618      	mov	r0, r3
 8008518:	f7fe fc4e 	bl	8006db8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008520:	4b25      	ldr	r3, [pc, #148]	; (80085b8 <xTaskIncrementTick+0x160>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	429a      	cmp	r2, r3
 8008526:	d903      	bls.n	8008530 <xTaskIncrementTick+0xd8>
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800852c:	4a22      	ldr	r2, [pc, #136]	; (80085b8 <xTaskIncrementTick+0x160>)
 800852e:	6013      	str	r3, [r2, #0]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008534:	4613      	mov	r3, r2
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	4413      	add	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <xTaskIncrementTick+0x164>)
 800853e:	441a      	add	r2, r3
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	3304      	adds	r3, #4
 8008544:	4619      	mov	r1, r3
 8008546:	4610      	mov	r0, r2
 8008548:	f7fe fbd9 	bl	8006cfe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008550:	4b1b      	ldr	r3, [pc, #108]	; (80085c0 <xTaskIncrementTick+0x168>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008556:	429a      	cmp	r2, r3
 8008558:	d3b8      	bcc.n	80084cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800855a:	2301      	movs	r3, #1
 800855c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800855e:	e7b5      	b.n	80084cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008560:	4b17      	ldr	r3, [pc, #92]	; (80085c0 <xTaskIncrementTick+0x168>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008566:	4915      	ldr	r1, [pc, #84]	; (80085bc <xTaskIncrementTick+0x164>)
 8008568:	4613      	mov	r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	4413      	add	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	440b      	add	r3, r1
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	2b01      	cmp	r3, #1
 8008576:	d901      	bls.n	800857c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008578:	2301      	movs	r3, #1
 800857a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800857c:	4b11      	ldr	r3, [pc, #68]	; (80085c4 <xTaskIncrementTick+0x16c>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d007      	beq.n	8008594 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008584:	2301      	movs	r3, #1
 8008586:	617b      	str	r3, [r7, #20]
 8008588:	e004      	b.n	8008594 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800858a:	4b0f      	ldr	r3, [pc, #60]	; (80085c8 <xTaskIncrementTick+0x170>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	3301      	adds	r3, #1
 8008590:	4a0d      	ldr	r2, [pc, #52]	; (80085c8 <xTaskIncrementTick+0x170>)
 8008592:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008594:	697b      	ldr	r3, [r7, #20]
}
 8008596:	4618      	mov	r0, r3
 8008598:	3718      	adds	r7, #24
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	20000f70 	.word	0x20000f70
 80085a4:	20000f4c 	.word	0x20000f4c
 80085a8:	20000f00 	.word	0x20000f00
 80085ac:	20000f04 	.word	0x20000f04
 80085b0:	20000f60 	.word	0x20000f60
 80085b4:	20000f68 	.word	0x20000f68
 80085b8:	20000f50 	.word	0x20000f50
 80085bc:	20000a78 	.word	0x20000a78
 80085c0:	20000a74 	.word	0x20000a74
 80085c4:	20000f5c 	.word	0x20000f5c
 80085c8:	20000f58 	.word	0x20000f58

080085cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80085d2:	4b2a      	ldr	r3, [pc, #168]	; (800867c <vTaskSwitchContext+0xb0>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d003      	beq.n	80085e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80085da:	4b29      	ldr	r3, [pc, #164]	; (8008680 <vTaskSwitchContext+0xb4>)
 80085dc:	2201      	movs	r2, #1
 80085de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80085e0:	e046      	b.n	8008670 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80085e2:	4b27      	ldr	r3, [pc, #156]	; (8008680 <vTaskSwitchContext+0xb4>)
 80085e4:	2200      	movs	r2, #0
 80085e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085e8:	4b26      	ldr	r3, [pc, #152]	; (8008684 <vTaskSwitchContext+0xb8>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	e010      	b.n	8008612 <vTaskSwitchContext+0x46>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d10a      	bne.n	800860c <vTaskSwitchContext+0x40>
	__asm volatile
 80085f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fa:	f383 8811 	msr	BASEPRI, r3
 80085fe:	f3bf 8f6f 	isb	sy
 8008602:	f3bf 8f4f 	dsb	sy
 8008606:	607b      	str	r3, [r7, #4]
}
 8008608:	bf00      	nop
 800860a:	e7fe      	b.n	800860a <vTaskSwitchContext+0x3e>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3b01      	subs	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	491d      	ldr	r1, [pc, #116]	; (8008688 <vTaskSwitchContext+0xbc>)
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	4613      	mov	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4413      	add	r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	440b      	add	r3, r1
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0e4      	beq.n	80085f0 <vTaskSwitchContext+0x24>
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	4613      	mov	r3, r2
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	4413      	add	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4a15      	ldr	r2, [pc, #84]	; (8008688 <vTaskSwitchContext+0xbc>)
 8008632:	4413      	add	r3, r2
 8008634:	60bb      	str	r3, [r7, #8]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	605a      	str	r2, [r3, #4]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	685a      	ldr	r2, [r3, #4]
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	3308      	adds	r3, #8
 8008648:	429a      	cmp	r2, r3
 800864a:	d104      	bne.n	8008656 <vTaskSwitchContext+0x8a>
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	685a      	ldr	r2, [r3, #4]
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	605a      	str	r2, [r3, #4]
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	4a0b      	ldr	r2, [pc, #44]	; (800868c <vTaskSwitchContext+0xc0>)
 800865e:	6013      	str	r3, [r2, #0]
 8008660:	4a08      	ldr	r2, [pc, #32]	; (8008684 <vTaskSwitchContext+0xb8>)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008666:	4b09      	ldr	r3, [pc, #36]	; (800868c <vTaskSwitchContext+0xc0>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	3354      	adds	r3, #84	; 0x54
 800866c:	4a08      	ldr	r2, [pc, #32]	; (8008690 <vTaskSwitchContext+0xc4>)
 800866e:	6013      	str	r3, [r2, #0]
}
 8008670:	bf00      	nop
 8008672:	3714      	adds	r7, #20
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	20000f70 	.word	0x20000f70
 8008680:	20000f5c 	.word	0x20000f5c
 8008684:	20000f50 	.word	0x20000f50
 8008688:	20000a78 	.word	0x20000a78
 800868c:	20000a74 	.word	0x20000a74
 8008690:	20000014 	.word	0x20000014

08008694 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d10a      	bne.n	80086ba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80086a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a8:	f383 8811 	msr	BASEPRI, r3
 80086ac:	f3bf 8f6f 	isb	sy
 80086b0:	f3bf 8f4f 	dsb	sy
 80086b4:	60fb      	str	r3, [r7, #12]
}
 80086b6:	bf00      	nop
 80086b8:	e7fe      	b.n	80086b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086ba:	4b07      	ldr	r3, [pc, #28]	; (80086d8 <vTaskPlaceOnEventList+0x44>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3318      	adds	r3, #24
 80086c0:	4619      	mov	r1, r3
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7fe fb3f 	bl	8006d46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80086c8:	2101      	movs	r1, #1
 80086ca:	6838      	ldr	r0, [r7, #0]
 80086cc:	f000 fb7e 	bl	8008dcc <prvAddCurrentTaskToDelayedList>
}
 80086d0:	bf00      	nop
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	20000a74 	.word	0x20000a74

080086dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d10a      	bne.n	8008704 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80086ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	617b      	str	r3, [r7, #20]
}
 8008700:	bf00      	nop
 8008702:	e7fe      	b.n	8008702 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008704:	4b0a      	ldr	r3, [pc, #40]	; (8008730 <vTaskPlaceOnEventListRestricted+0x54>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	3318      	adds	r3, #24
 800870a:	4619      	mov	r1, r3
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f7fe faf6 	bl	8006cfe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d002      	beq.n	800871e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008718:	f04f 33ff 	mov.w	r3, #4294967295
 800871c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800871e:	6879      	ldr	r1, [r7, #4]
 8008720:	68b8      	ldr	r0, [r7, #8]
 8008722:	f000 fb53 	bl	8008dcc <prvAddCurrentTaskToDelayedList>
	}
 8008726:	bf00      	nop
 8008728:	3718      	adds	r7, #24
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	20000a74 	.word	0x20000a74

08008734 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	60fb      	str	r3, [r7, #12]
}
 800875c:	bf00      	nop
 800875e:	e7fe      	b.n	800875e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	3318      	adds	r3, #24
 8008764:	4618      	mov	r0, r3
 8008766:	f7fe fb27 	bl	8006db8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800876a:	4b1e      	ldr	r3, [pc, #120]	; (80087e4 <xTaskRemoveFromEventList+0xb0>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d11d      	bne.n	80087ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	3304      	adds	r3, #4
 8008776:	4618      	mov	r0, r3
 8008778:	f7fe fb1e 	bl	8006db8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008780:	4b19      	ldr	r3, [pc, #100]	; (80087e8 <xTaskRemoveFromEventList+0xb4>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	429a      	cmp	r2, r3
 8008786:	d903      	bls.n	8008790 <xTaskRemoveFromEventList+0x5c>
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878c:	4a16      	ldr	r2, [pc, #88]	; (80087e8 <xTaskRemoveFromEventList+0xb4>)
 800878e:	6013      	str	r3, [r2, #0]
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008794:	4613      	mov	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4a13      	ldr	r2, [pc, #76]	; (80087ec <xTaskRemoveFromEventList+0xb8>)
 800879e:	441a      	add	r2, r3
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	3304      	adds	r3, #4
 80087a4:	4619      	mov	r1, r3
 80087a6:	4610      	mov	r0, r2
 80087a8:	f7fe faa9 	bl	8006cfe <vListInsertEnd>
 80087ac:	e005      	b.n	80087ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	3318      	adds	r3, #24
 80087b2:	4619      	mov	r1, r3
 80087b4:	480e      	ldr	r0, [pc, #56]	; (80087f0 <xTaskRemoveFromEventList+0xbc>)
 80087b6:	f7fe faa2 	bl	8006cfe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087be:	4b0d      	ldr	r3, [pc, #52]	; (80087f4 <xTaskRemoveFromEventList+0xc0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d905      	bls.n	80087d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80087c8:	2301      	movs	r3, #1
 80087ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80087cc:	4b0a      	ldr	r3, [pc, #40]	; (80087f8 <xTaskRemoveFromEventList+0xc4>)
 80087ce:	2201      	movs	r2, #1
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	e001      	b.n	80087d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80087d4:	2300      	movs	r3, #0
 80087d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80087d8:	697b      	ldr	r3, [r7, #20]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3718      	adds	r7, #24
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	20000f70 	.word	0x20000f70
 80087e8:	20000f50 	.word	0x20000f50
 80087ec:	20000a78 	.word	0x20000a78
 80087f0:	20000f08 	.word	0x20000f08
 80087f4:	20000a74 	.word	0x20000a74
 80087f8:	20000f5c 	.word	0x20000f5c

080087fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008804:	4b06      	ldr	r3, [pc, #24]	; (8008820 <vTaskInternalSetTimeOutState+0x24>)
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800880c:	4b05      	ldr	r3, [pc, #20]	; (8008824 <vTaskInternalSetTimeOutState+0x28>)
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	605a      	str	r2, [r3, #4]
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000f60 	.word	0x20000f60
 8008824:	20000f4c 	.word	0x20000f4c

08008828 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b088      	sub	sp, #32
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d10a      	bne.n	800884e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883c:	f383 8811 	msr	BASEPRI, r3
 8008840:	f3bf 8f6f 	isb	sy
 8008844:	f3bf 8f4f 	dsb	sy
 8008848:	613b      	str	r3, [r7, #16]
}
 800884a:	bf00      	nop
 800884c:	e7fe      	b.n	800884c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d10a      	bne.n	800886a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	60fb      	str	r3, [r7, #12]
}
 8008866:	bf00      	nop
 8008868:	e7fe      	b.n	8008868 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800886a:	f000 ff7b 	bl	8009764 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800886e:	4b1d      	ldr	r3, [pc, #116]	; (80088e4 <xTaskCheckForTimeOut+0xbc>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	69ba      	ldr	r2, [r7, #24]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008886:	d102      	bne.n	800888e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008888:	2300      	movs	r3, #0
 800888a:	61fb      	str	r3, [r7, #28]
 800888c:	e023      	b.n	80088d6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	4b15      	ldr	r3, [pc, #84]	; (80088e8 <xTaskCheckForTimeOut+0xc0>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	429a      	cmp	r2, r3
 8008898:	d007      	beq.n	80088aa <xTaskCheckForTimeOut+0x82>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	69ba      	ldr	r2, [r7, #24]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d302      	bcc.n	80088aa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80088a4:	2301      	movs	r3, #1
 80088a6:	61fb      	str	r3, [r7, #28]
 80088a8:	e015      	b.n	80088d6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d20b      	bcs.n	80088cc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	1ad2      	subs	r2, r2, r3
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff ff9b 	bl	80087fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80088c6:	2300      	movs	r3, #0
 80088c8:	61fb      	str	r3, [r7, #28]
 80088ca:	e004      	b.n	80088d6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	2200      	movs	r2, #0
 80088d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80088d2:	2301      	movs	r3, #1
 80088d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80088d6:	f000 ff75 	bl	80097c4 <vPortExitCritical>

	return xReturn;
 80088da:	69fb      	ldr	r3, [r7, #28]
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3720      	adds	r7, #32
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	20000f4c 	.word	0x20000f4c
 80088e8:	20000f60 	.word	0x20000f60

080088ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80088ec:	b480      	push	{r7}
 80088ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80088f0:	4b03      	ldr	r3, [pc, #12]	; (8008900 <vTaskMissedYield+0x14>)
 80088f2:	2201      	movs	r2, #1
 80088f4:	601a      	str	r2, [r3, #0]
}
 80088f6:	bf00      	nop
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr
 8008900:	20000f5c 	.word	0x20000f5c

08008904 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800890c:	f000 f852 	bl	80089b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008910:	4b06      	ldr	r3, [pc, #24]	; (800892c <prvIdleTask+0x28>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b01      	cmp	r3, #1
 8008916:	d9f9      	bls.n	800890c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008918:	4b05      	ldr	r3, [pc, #20]	; (8008930 <prvIdleTask+0x2c>)
 800891a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800891e:	601a      	str	r2, [r3, #0]
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008928:	e7f0      	b.n	800890c <prvIdleTask+0x8>
 800892a:	bf00      	nop
 800892c:	20000a78 	.word	0x20000a78
 8008930:	e000ed04 	.word	0xe000ed04

08008934 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800893a:	2300      	movs	r3, #0
 800893c:	607b      	str	r3, [r7, #4]
 800893e:	e00c      	b.n	800895a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	4613      	mov	r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4a12      	ldr	r2, [pc, #72]	; (8008994 <prvInitialiseTaskLists+0x60>)
 800894c:	4413      	add	r3, r2
 800894e:	4618      	mov	r0, r3
 8008950:	f7fe f9a8 	bl	8006ca4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	3301      	adds	r3, #1
 8008958:	607b      	str	r3, [r7, #4]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b37      	cmp	r3, #55	; 0x37
 800895e:	d9ef      	bls.n	8008940 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008960:	480d      	ldr	r0, [pc, #52]	; (8008998 <prvInitialiseTaskLists+0x64>)
 8008962:	f7fe f99f 	bl	8006ca4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008966:	480d      	ldr	r0, [pc, #52]	; (800899c <prvInitialiseTaskLists+0x68>)
 8008968:	f7fe f99c 	bl	8006ca4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800896c:	480c      	ldr	r0, [pc, #48]	; (80089a0 <prvInitialiseTaskLists+0x6c>)
 800896e:	f7fe f999 	bl	8006ca4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008972:	480c      	ldr	r0, [pc, #48]	; (80089a4 <prvInitialiseTaskLists+0x70>)
 8008974:	f7fe f996 	bl	8006ca4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008978:	480b      	ldr	r0, [pc, #44]	; (80089a8 <prvInitialiseTaskLists+0x74>)
 800897a:	f7fe f993 	bl	8006ca4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800897e:	4b0b      	ldr	r3, [pc, #44]	; (80089ac <prvInitialiseTaskLists+0x78>)
 8008980:	4a05      	ldr	r2, [pc, #20]	; (8008998 <prvInitialiseTaskLists+0x64>)
 8008982:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008984:	4b0a      	ldr	r3, [pc, #40]	; (80089b0 <prvInitialiseTaskLists+0x7c>)
 8008986:	4a05      	ldr	r2, [pc, #20]	; (800899c <prvInitialiseTaskLists+0x68>)
 8008988:	601a      	str	r2, [r3, #0]
}
 800898a:	bf00      	nop
 800898c:	3708      	adds	r7, #8
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	20000a78 	.word	0x20000a78
 8008998:	20000ed8 	.word	0x20000ed8
 800899c:	20000eec 	.word	0x20000eec
 80089a0:	20000f08 	.word	0x20000f08
 80089a4:	20000f1c 	.word	0x20000f1c
 80089a8:	20000f34 	.word	0x20000f34
 80089ac:	20000f00 	.word	0x20000f00
 80089b0:	20000f04 	.word	0x20000f04

080089b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089ba:	e019      	b.n	80089f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80089bc:	f000 fed2 	bl	8009764 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c0:	4b10      	ldr	r3, [pc, #64]	; (8008a04 <prvCheckTasksWaitingTermination+0x50>)
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	3304      	adds	r3, #4
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7fe f9f3 	bl	8006db8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80089d2:	4b0d      	ldr	r3, [pc, #52]	; (8008a08 <prvCheckTasksWaitingTermination+0x54>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	3b01      	subs	r3, #1
 80089d8:	4a0b      	ldr	r2, [pc, #44]	; (8008a08 <prvCheckTasksWaitingTermination+0x54>)
 80089da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80089dc:	4b0b      	ldr	r3, [pc, #44]	; (8008a0c <prvCheckTasksWaitingTermination+0x58>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	3b01      	subs	r3, #1
 80089e2:	4a0a      	ldr	r2, [pc, #40]	; (8008a0c <prvCheckTasksWaitingTermination+0x58>)
 80089e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80089e6:	f000 feed 	bl	80097c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 f810 	bl	8008a10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089f0:	4b06      	ldr	r3, [pc, #24]	; (8008a0c <prvCheckTasksWaitingTermination+0x58>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e1      	bne.n	80089bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80089f8:	bf00      	nop
 80089fa:	bf00      	nop
 80089fc:	3708      	adds	r7, #8
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	20000f1c 	.word	0x20000f1c
 8008a08:	20000f48 	.word	0x20000f48
 8008a0c:	20000f30 	.word	0x20000f30

08008a10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b084      	sub	sp, #16
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	3354      	adds	r3, #84	; 0x54
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f001 fa91 	bl	8009f44 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d108      	bne.n	8008a3e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a30:	4618      	mov	r0, r3
 8008a32:	f001 f885 	bl	8009b40 <vPortFree>
				vPortFree( pxTCB );
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f001 f882 	bl	8009b40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008a3c:	e018      	b.n	8008a70 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d103      	bne.n	8008a50 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f001 f879 	bl	8009b40 <vPortFree>
	}
 8008a4e:	e00f      	b.n	8008a70 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	d00a      	beq.n	8008a70 <prvDeleteTCB+0x60>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	60fb      	str	r3, [r7, #12]
}
 8008a6c:	bf00      	nop
 8008a6e:	e7fe      	b.n	8008a6e <prvDeleteTCB+0x5e>
	}
 8008a70:	bf00      	nop
 8008a72:	3710      	adds	r7, #16
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a7e:	4b0c      	ldr	r3, [pc, #48]	; (8008ab0 <prvResetNextTaskUnblockTime+0x38>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d104      	bne.n	8008a92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a88:	4b0a      	ldr	r3, [pc, #40]	; (8008ab4 <prvResetNextTaskUnblockTime+0x3c>)
 8008a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a90:	e008      	b.n	8008aa4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a92:	4b07      	ldr	r3, [pc, #28]	; (8008ab0 <prvResetNextTaskUnblockTime+0x38>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	4a04      	ldr	r2, [pc, #16]	; (8008ab4 <prvResetNextTaskUnblockTime+0x3c>)
 8008aa2:	6013      	str	r3, [r2, #0]
}
 8008aa4:	bf00      	nop
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	20000f00 	.word	0x20000f00
 8008ab4:	20000f68 	.word	0x20000f68

08008ab8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008abe:	4b0b      	ldr	r3, [pc, #44]	; (8008aec <xTaskGetSchedulerState+0x34>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d102      	bne.n	8008acc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	607b      	str	r3, [r7, #4]
 8008aca:	e008      	b.n	8008ade <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008acc:	4b08      	ldr	r3, [pc, #32]	; (8008af0 <xTaskGetSchedulerState+0x38>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d102      	bne.n	8008ada <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	607b      	str	r3, [r7, #4]
 8008ad8:	e001      	b.n	8008ade <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008ada:	2300      	movs	r3, #0
 8008adc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008ade:	687b      	ldr	r3, [r7, #4]
	}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr
 8008aec:	20000f54 	.word	0x20000f54
 8008af0:	20000f70 	.word	0x20000f70

08008af4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008b00:	2300      	movs	r3, #0
 8008b02:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d051      	beq.n	8008bae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b0e:	4b2a      	ldr	r3, [pc, #168]	; (8008bb8 <xTaskPriorityInherit+0xc4>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d241      	bcs.n	8008b9c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	699b      	ldr	r3, [r3, #24]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	db06      	blt.n	8008b2e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b20:	4b25      	ldr	r3, [pc, #148]	; (8008bb8 <xTaskPriorityInherit+0xc4>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b26:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	6959      	ldr	r1, [r3, #20]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b36:	4613      	mov	r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4a1f      	ldr	r2, [pc, #124]	; (8008bbc <xTaskPriorityInherit+0xc8>)
 8008b40:	4413      	add	r3, r2
 8008b42:	4299      	cmp	r1, r3
 8008b44:	d122      	bne.n	8008b8c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	3304      	adds	r3, #4
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7fe f934 	bl	8006db8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008b50:	4b19      	ldr	r3, [pc, #100]	; (8008bb8 <xTaskPriorityInherit+0xc4>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b5e:	4b18      	ldr	r3, [pc, #96]	; (8008bc0 <xTaskPriorityInherit+0xcc>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d903      	bls.n	8008b6e <xTaskPriorityInherit+0x7a>
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b6a:	4a15      	ldr	r2, [pc, #84]	; (8008bc0 <xTaskPriorityInherit+0xcc>)
 8008b6c:	6013      	str	r3, [r2, #0]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b72:	4613      	mov	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4413      	add	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4a10      	ldr	r2, [pc, #64]	; (8008bbc <xTaskPriorityInherit+0xc8>)
 8008b7c:	441a      	add	r2, r3
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	3304      	adds	r3, #4
 8008b82:	4619      	mov	r1, r3
 8008b84:	4610      	mov	r0, r2
 8008b86:	f7fe f8ba 	bl	8006cfe <vListInsertEnd>
 8008b8a:	e004      	b.n	8008b96 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008b8c:	4b0a      	ldr	r3, [pc, #40]	; (8008bb8 <xTaskPriorityInherit+0xc4>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008b96:	2301      	movs	r3, #1
 8008b98:	60fb      	str	r3, [r7, #12]
 8008b9a:	e008      	b.n	8008bae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ba0:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <xTaskPriorityInherit+0xc4>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d201      	bcs.n	8008bae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008baa:	2301      	movs	r3, #1
 8008bac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008bae:	68fb      	ldr	r3, [r7, #12]
	}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	20000a74 	.word	0x20000a74
 8008bbc:	20000a78 	.word	0x20000a78
 8008bc0:	20000f50 	.word	0x20000f50

08008bc4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b086      	sub	sp, #24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d056      	beq.n	8008c88 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008bda:	4b2e      	ldr	r3, [pc, #184]	; (8008c94 <xTaskPriorityDisinherit+0xd0>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d00a      	beq.n	8008bfa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be8:	f383 8811 	msr	BASEPRI, r3
 8008bec:	f3bf 8f6f 	isb	sy
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	60fb      	str	r3, [r7, #12]
}
 8008bf6:	bf00      	nop
 8008bf8:	e7fe      	b.n	8008bf8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10a      	bne.n	8008c18 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	60bb      	str	r3, [r7, #8]
}
 8008c14:	bf00      	nop
 8008c16:	e7fe      	b.n	8008c16 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c1c:	1e5a      	subs	r2, r3, #1
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d02c      	beq.n	8008c88 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d128      	bne.n	8008c88 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	3304      	adds	r3, #4
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fe f8bc 	bl	8006db8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c58:	4b0f      	ldr	r3, [pc, #60]	; (8008c98 <xTaskPriorityDisinherit+0xd4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d903      	bls.n	8008c68 <xTaskPriorityDisinherit+0xa4>
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c64:	4a0c      	ldr	r2, [pc, #48]	; (8008c98 <xTaskPriorityDisinherit+0xd4>)
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4a09      	ldr	r2, [pc, #36]	; (8008c9c <xTaskPriorityDisinherit+0xd8>)
 8008c76:	441a      	add	r2, r3
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	4610      	mov	r0, r2
 8008c80:	f7fe f83d 	bl	8006cfe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008c84:	2301      	movs	r3, #1
 8008c86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c88:	697b      	ldr	r3, [r7, #20]
	}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3718      	adds	r7, #24
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	20000a74 	.word	0x20000a74
 8008c98:	20000f50 	.word	0x20000f50
 8008c9c:	20000a78 	.word	0x20000a78

08008ca0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b088      	sub	sp, #32
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d06a      	beq.n	8008d8e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d10a      	bne.n	8008cd6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	e7fe      	b.n	8008cd4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d902      	bls.n	8008ce6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	61fb      	str	r3, [r7, #28]
 8008ce4:	e002      	b.n	8008cec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cea:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf0:	69fa      	ldr	r2, [r7, #28]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d04b      	beq.n	8008d8e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d146      	bne.n	8008d8e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008d00:	4b25      	ldr	r3, [pc, #148]	; (8008d98 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d10a      	bne.n	8008d20 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0e:	f383 8811 	msr	BASEPRI, r3
 8008d12:	f3bf 8f6f 	isb	sy
 8008d16:	f3bf 8f4f 	dsb	sy
 8008d1a:	60bb      	str	r3, [r7, #8]
}
 8008d1c:	bf00      	nop
 8008d1e:	e7fe      	b.n	8008d1e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008d20:	69bb      	ldr	r3, [r7, #24]
 8008d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d24:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008d26:	69bb      	ldr	r3, [r7, #24]
 8008d28:	69fa      	ldr	r2, [r7, #28]
 8008d2a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	db04      	blt.n	8008d3e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008d3e:	69bb      	ldr	r3, [r7, #24]
 8008d40:	6959      	ldr	r1, [r3, #20]
 8008d42:	693a      	ldr	r2, [r7, #16]
 8008d44:	4613      	mov	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4413      	add	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	4a13      	ldr	r2, [pc, #76]	; (8008d9c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008d4e:	4413      	add	r3, r2
 8008d50:	4299      	cmp	r1, r3
 8008d52:	d11c      	bne.n	8008d8e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d54:	69bb      	ldr	r3, [r7, #24]
 8008d56:	3304      	adds	r3, #4
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7fe f82d 	bl	8006db8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d62:	4b0f      	ldr	r3, [pc, #60]	; (8008da0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d903      	bls.n	8008d72 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d6e:	4a0c      	ldr	r2, [pc, #48]	; (8008da0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008d70:	6013      	str	r3, [r2, #0]
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d76:	4613      	mov	r3, r2
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4413      	add	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4a07      	ldr	r2, [pc, #28]	; (8008d9c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008d80:	441a      	add	r2, r3
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	3304      	adds	r3, #4
 8008d86:	4619      	mov	r1, r3
 8008d88:	4610      	mov	r0, r2
 8008d8a:	f7fd ffb8 	bl	8006cfe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d8e:	bf00      	nop
 8008d90:	3720      	adds	r7, #32
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20000a74 	.word	0x20000a74
 8008d9c:	20000a78 	.word	0x20000a78
 8008da0:	20000f50 	.word	0x20000f50

08008da4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008da4:	b480      	push	{r7}
 8008da6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008da8:	4b07      	ldr	r3, [pc, #28]	; (8008dc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d004      	beq.n	8008dba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008db0:	4b05      	ldr	r3, [pc, #20]	; (8008dc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008db6:	3201      	adds	r2, #1
 8008db8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008dba:	4b03      	ldr	r3, [pc, #12]	; (8008dc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
	}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr
 8008dc8:	20000a74 	.word	0x20000a74

08008dcc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008dd6:	4b21      	ldr	r3, [pc, #132]	; (8008e5c <prvAddCurrentTaskToDelayedList+0x90>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ddc:	4b20      	ldr	r3, [pc, #128]	; (8008e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	3304      	adds	r3, #4
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fd ffe8 	bl	8006db8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dee:	d10a      	bne.n	8008e06 <prvAddCurrentTaskToDelayedList+0x3a>
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d007      	beq.n	8008e06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008df6:	4b1a      	ldr	r3, [pc, #104]	; (8008e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	4819      	ldr	r0, [pc, #100]	; (8008e64 <prvAddCurrentTaskToDelayedList+0x98>)
 8008e00:	f7fd ff7d 	bl	8006cfe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008e04:	e026      	b.n	8008e54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008e06:	68fa      	ldr	r2, [r7, #12]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008e0e:	4b14      	ldr	r3, [pc, #80]	; (8008e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008e16:	68ba      	ldr	r2, [r7, #8]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d209      	bcs.n	8008e32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e1e:	4b12      	ldr	r3, [pc, #72]	; (8008e68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	4b0f      	ldr	r3, [pc, #60]	; (8008e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	3304      	adds	r3, #4
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4610      	mov	r0, r2
 8008e2c:	f7fd ff8b 	bl	8006d46 <vListInsert>
}
 8008e30:	e010      	b.n	8008e54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e32:	4b0e      	ldr	r3, [pc, #56]	; (8008e6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	4b0a      	ldr	r3, [pc, #40]	; (8008e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	3304      	adds	r3, #4
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	4610      	mov	r0, r2
 8008e40:	f7fd ff81 	bl	8006d46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008e44:	4b0a      	ldr	r3, [pc, #40]	; (8008e70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d202      	bcs.n	8008e54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008e4e:	4a08      	ldr	r2, [pc, #32]	; (8008e70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	6013      	str	r3, [r2, #0]
}
 8008e54:	bf00      	nop
 8008e56:	3710      	adds	r7, #16
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	20000f4c 	.word	0x20000f4c
 8008e60:	20000a74 	.word	0x20000a74
 8008e64:	20000f34 	.word	0x20000f34
 8008e68:	20000f04 	.word	0x20000f04
 8008e6c:	20000f00 	.word	0x20000f00
 8008e70:	20000f68 	.word	0x20000f68

08008e74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b08a      	sub	sp, #40	; 0x28
 8008e78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008e7e:	f000 fb07 	bl	8009490 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008e82:	4b1c      	ldr	r3, [pc, #112]	; (8008ef4 <xTimerCreateTimerTask+0x80>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d021      	beq.n	8008ece <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008e92:	1d3a      	adds	r2, r7, #4
 8008e94:	f107 0108 	add.w	r1, r7, #8
 8008e98:	f107 030c 	add.w	r3, r7, #12
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f7fd fee7 	bl	8006c70 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ea2:	6879      	ldr	r1, [r7, #4]
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	9202      	str	r2, [sp, #8]
 8008eaa:	9301      	str	r3, [sp, #4]
 8008eac:	2302      	movs	r3, #2
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	460a      	mov	r2, r1
 8008eb4:	4910      	ldr	r1, [pc, #64]	; (8008ef8 <xTimerCreateTimerTask+0x84>)
 8008eb6:	4811      	ldr	r0, [pc, #68]	; (8008efc <xTimerCreateTimerTask+0x88>)
 8008eb8:	f7fe ffb6 	bl	8007e28 <xTaskCreateStatic>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	4a10      	ldr	r2, [pc, #64]	; (8008f00 <xTimerCreateTimerTask+0x8c>)
 8008ec0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008ec2:	4b0f      	ldr	r3, [pc, #60]	; (8008f00 <xTimerCreateTimerTask+0x8c>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10a      	bne.n	8008eea <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed8:	f383 8811 	msr	BASEPRI, r3
 8008edc:	f3bf 8f6f 	isb	sy
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	613b      	str	r3, [r7, #16]
}
 8008ee6:	bf00      	nop
 8008ee8:	e7fe      	b.n	8008ee8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008eea:	697b      	ldr	r3, [r7, #20]
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	20000fa4 	.word	0x20000fa4
 8008ef8:	0800a800 	.word	0x0800a800
 8008efc:	08009039 	.word	0x08009039
 8008f00:	20000fa8 	.word	0x20000fa8

08008f04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b08a      	sub	sp, #40	; 0x28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
 8008f10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008f12:	2300      	movs	r3, #0
 8008f14:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d10a      	bne.n	8008f32 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f20:	f383 8811 	msr	BASEPRI, r3
 8008f24:	f3bf 8f6f 	isb	sy
 8008f28:	f3bf 8f4f 	dsb	sy
 8008f2c:	623b      	str	r3, [r7, #32]
}
 8008f2e:	bf00      	nop
 8008f30:	e7fe      	b.n	8008f30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008f32:	4b1a      	ldr	r3, [pc, #104]	; (8008f9c <xTimerGenericCommand+0x98>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d02a      	beq.n	8008f90 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	2b05      	cmp	r3, #5
 8008f4a:	dc18      	bgt.n	8008f7e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f4c:	f7ff fdb4 	bl	8008ab8 <xTaskGetSchedulerState>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d109      	bne.n	8008f6a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f56:	4b11      	ldr	r3, [pc, #68]	; (8008f9c <xTimerGenericCommand+0x98>)
 8008f58:	6818      	ldr	r0, [r3, #0]
 8008f5a:	f107 0110 	add.w	r1, r7, #16
 8008f5e:	2300      	movs	r3, #0
 8008f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f62:	f7fe f8fb 	bl	800715c <xQueueGenericSend>
 8008f66:	6278      	str	r0, [r7, #36]	; 0x24
 8008f68:	e012      	b.n	8008f90 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f6a:	4b0c      	ldr	r3, [pc, #48]	; (8008f9c <xTimerGenericCommand+0x98>)
 8008f6c:	6818      	ldr	r0, [r3, #0]
 8008f6e:	f107 0110 	add.w	r1, r7, #16
 8008f72:	2300      	movs	r3, #0
 8008f74:	2200      	movs	r2, #0
 8008f76:	f7fe f8f1 	bl	800715c <xQueueGenericSend>
 8008f7a:	6278      	str	r0, [r7, #36]	; 0x24
 8008f7c:	e008      	b.n	8008f90 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008f7e:	4b07      	ldr	r3, [pc, #28]	; (8008f9c <xTimerGenericCommand+0x98>)
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	f107 0110 	add.w	r1, r7, #16
 8008f86:	2300      	movs	r3, #0
 8008f88:	683a      	ldr	r2, [r7, #0]
 8008f8a:	f7fe f9e5 	bl	8007358 <xQueueGenericSendFromISR>
 8008f8e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3728      	adds	r7, #40	; 0x28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20000fa4 	.word	0x20000fa4

08008fa0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b088      	sub	sp, #32
 8008fa4:	af02      	add	r7, sp, #8
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008faa:	4b22      	ldr	r3, [pc, #136]	; (8009034 <prvProcessExpiredTimer+0x94>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7fd fefd 	bl	8006db8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fc4:	f003 0304 	and.w	r3, r3, #4
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d022      	beq.n	8009012 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	699a      	ldr	r2, [r3, #24]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	18d1      	adds	r1, r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	6978      	ldr	r0, [r7, #20]
 8008fda:	f000 f8d1 	bl	8009180 <prvInsertTimerInActiveList>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d01f      	beq.n	8009024 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	2300      	movs	r3, #0
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	2100      	movs	r1, #0
 8008fee:	6978      	ldr	r0, [r7, #20]
 8008ff0:	f7ff ff88 	bl	8008f04 <xTimerGenericCommand>
 8008ff4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d113      	bne.n	8009024 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009000:	f383 8811 	msr	BASEPRI, r3
 8009004:	f3bf 8f6f 	isb	sy
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	60fb      	str	r3, [r7, #12]
}
 800900e:	bf00      	nop
 8009010:	e7fe      	b.n	8009010 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009018:	f023 0301 	bic.w	r3, r3, #1
 800901c:	b2da      	uxtb	r2, r3
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	6978      	ldr	r0, [r7, #20]
 800902a:	4798      	blx	r3
}
 800902c:	bf00      	nop
 800902e:	3718      	adds	r7, #24
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}
 8009034:	20000f9c 	.word	0x20000f9c

08009038 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009040:	f107 0308 	add.w	r3, r7, #8
 8009044:	4618      	mov	r0, r3
 8009046:	f000 f857 	bl	80090f8 <prvGetNextExpireTime>
 800904a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	4619      	mov	r1, r3
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 f803 	bl	800905c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009056:	f000 f8d5 	bl	8009204 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800905a:	e7f1      	b.n	8009040 <prvTimerTask+0x8>

0800905c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009066:	f7ff f93b 	bl	80082e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800906a:	f107 0308 	add.w	r3, r7, #8
 800906e:	4618      	mov	r0, r3
 8009070:	f000 f866 	bl	8009140 <prvSampleTimeNow>
 8009074:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d130      	bne.n	80090de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10a      	bne.n	8009098 <prvProcessTimerOrBlockTask+0x3c>
 8009082:	687a      	ldr	r2, [r7, #4]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	429a      	cmp	r2, r3
 8009088:	d806      	bhi.n	8009098 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800908a:	f7ff f937 	bl	80082fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800908e:	68f9      	ldr	r1, [r7, #12]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f7ff ff85 	bl	8008fa0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009096:	e024      	b.n	80090e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d008      	beq.n	80090b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800909e:	4b13      	ldr	r3, [pc, #76]	; (80090ec <prvProcessTimerOrBlockTask+0x90>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <prvProcessTimerOrBlockTask+0x50>
 80090a8:	2301      	movs	r3, #1
 80090aa:	e000      	b.n	80090ae <prvProcessTimerOrBlockTask+0x52>
 80090ac:	2300      	movs	r3, #0
 80090ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80090b0:	4b0f      	ldr	r3, [pc, #60]	; (80090f0 <prvProcessTimerOrBlockTask+0x94>)
 80090b2:	6818      	ldr	r0, [r3, #0]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	4619      	mov	r1, r3
 80090be:	f7fe fe7f 	bl	8007dc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80090c2:	f7ff f91b 	bl	80082fc <xTaskResumeAll>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10a      	bne.n	80090e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80090cc:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <prvProcessTimerOrBlockTask+0x98>)
 80090ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	f3bf 8f4f 	dsb	sy
 80090d8:	f3bf 8f6f 	isb	sy
}
 80090dc:	e001      	b.n	80090e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80090de:	f7ff f90d 	bl	80082fc <xTaskResumeAll>
}
 80090e2:	bf00      	nop
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	20000fa0 	.word	0x20000fa0
 80090f0:	20000fa4 	.word	0x20000fa4
 80090f4:	e000ed04 	.word	0xe000ed04

080090f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009100:	4b0e      	ldr	r3, [pc, #56]	; (800913c <prvGetNextExpireTime+0x44>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d101      	bne.n	800910e <prvGetNextExpireTime+0x16>
 800910a:	2201      	movs	r2, #1
 800910c:	e000      	b.n	8009110 <prvGetNextExpireTime+0x18>
 800910e:	2200      	movs	r2, #0
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d105      	bne.n	8009128 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800911c:	4b07      	ldr	r3, [pc, #28]	; (800913c <prvGetNextExpireTime+0x44>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	60fb      	str	r3, [r7, #12]
 8009126:	e001      	b.n	800912c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009128:	2300      	movs	r3, #0
 800912a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800912c:	68fb      	ldr	r3, [r7, #12]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3714      	adds	r7, #20
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop
 800913c:	20000f9c 	.word	0x20000f9c

08009140 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009148:	f7ff f976 	bl	8008438 <xTaskGetTickCount>
 800914c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800914e:	4b0b      	ldr	r3, [pc, #44]	; (800917c <prvSampleTimeNow+0x3c>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	68fa      	ldr	r2, [r7, #12]
 8009154:	429a      	cmp	r2, r3
 8009156:	d205      	bcs.n	8009164 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009158:	f000 f936 	bl	80093c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2201      	movs	r2, #1
 8009160:	601a      	str	r2, [r3, #0]
 8009162:	e002      	b.n	800916a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800916a:	4a04      	ldr	r2, [pc, #16]	; (800917c <prvSampleTimeNow+0x3c>)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009170:	68fb      	ldr	r3, [r7, #12]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	20000fac 	.word	0x20000fac

08009180 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b086      	sub	sp, #24
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
 800918c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800918e:	2300      	movs	r3, #0
 8009190:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d812      	bhi.n	80091cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	1ad2      	subs	r2, r2, r3
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	699b      	ldr	r3, [r3, #24]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d302      	bcc.n	80091ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80091b4:	2301      	movs	r3, #1
 80091b6:	617b      	str	r3, [r7, #20]
 80091b8:	e01b      	b.n	80091f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80091ba:	4b10      	ldr	r3, [pc, #64]	; (80091fc <prvInsertTimerInActiveList+0x7c>)
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	3304      	adds	r3, #4
 80091c2:	4619      	mov	r1, r3
 80091c4:	4610      	mov	r0, r2
 80091c6:	f7fd fdbe 	bl	8006d46 <vListInsert>
 80091ca:	e012      	b.n	80091f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d206      	bcs.n	80091e2 <prvInsertTimerInActiveList+0x62>
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d302      	bcc.n	80091e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80091dc:	2301      	movs	r3, #1
 80091de:	617b      	str	r3, [r7, #20]
 80091e0:	e007      	b.n	80091f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091e2:	4b07      	ldr	r3, [pc, #28]	; (8009200 <prvInsertTimerInActiveList+0x80>)
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	3304      	adds	r3, #4
 80091ea:	4619      	mov	r1, r3
 80091ec:	4610      	mov	r0, r2
 80091ee:	f7fd fdaa 	bl	8006d46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80091f2:	697b      	ldr	r3, [r7, #20]
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3718      	adds	r7, #24
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	20000fa0 	.word	0x20000fa0
 8009200:	20000f9c 	.word	0x20000f9c

08009204 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b08e      	sub	sp, #56	; 0x38
 8009208:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800920a:	e0ca      	b.n	80093a2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	da18      	bge.n	8009244 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009212:	1d3b      	adds	r3, r7, #4
 8009214:	3304      	adds	r3, #4
 8009216:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10a      	bne.n	8009234 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800921e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009222:	f383 8811 	msr	BASEPRI, r3
 8009226:	f3bf 8f6f 	isb	sy
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	61fb      	str	r3, [r7, #28]
}
 8009230:	bf00      	nop
 8009232:	e7fe      	b.n	8009232 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800923a:	6850      	ldr	r0, [r2, #4]
 800923c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800923e:	6892      	ldr	r2, [r2, #8]
 8009240:	4611      	mov	r1, r2
 8009242:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	f2c0 80aa 	blt.w	80093a0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009252:	695b      	ldr	r3, [r3, #20]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d004      	beq.n	8009262 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925a:	3304      	adds	r3, #4
 800925c:	4618      	mov	r0, r3
 800925e:	f7fd fdab 	bl	8006db8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009262:	463b      	mov	r3, r7
 8009264:	4618      	mov	r0, r3
 8009266:	f7ff ff6b 	bl	8009140 <prvSampleTimeNow>
 800926a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b09      	cmp	r3, #9
 8009270:	f200 8097 	bhi.w	80093a2 <prvProcessReceivedCommands+0x19e>
 8009274:	a201      	add	r2, pc, #4	; (adr r2, 800927c <prvProcessReceivedCommands+0x78>)
 8009276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800927a:	bf00      	nop
 800927c:	080092a5 	.word	0x080092a5
 8009280:	080092a5 	.word	0x080092a5
 8009284:	080092a5 	.word	0x080092a5
 8009288:	08009319 	.word	0x08009319
 800928c:	0800932d 	.word	0x0800932d
 8009290:	08009377 	.word	0x08009377
 8009294:	080092a5 	.word	0x080092a5
 8009298:	080092a5 	.word	0x080092a5
 800929c:	08009319 	.word	0x08009319
 80092a0:	0800932d 	.word	0x0800932d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80092a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092aa:	f043 0301 	orr.w	r3, r3, #1
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	18d1      	adds	r1, r2, r3
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092c4:	f7ff ff5c 	bl	8009180 <prvInsertTimerInActiveList>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d069      	beq.n	80093a2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d0:	6a1b      	ldr	r3, [r3, #32]
 80092d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092dc:	f003 0304 	and.w	r3, r3, #4
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d05e      	beq.n	80093a2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	699b      	ldr	r3, [r3, #24]
 80092ea:	441a      	add	r2, r3
 80092ec:	2300      	movs	r3, #0
 80092ee:	9300      	str	r3, [sp, #0]
 80092f0:	2300      	movs	r3, #0
 80092f2:	2100      	movs	r1, #0
 80092f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092f6:	f7ff fe05 	bl	8008f04 <xTimerGenericCommand>
 80092fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80092fc:	6a3b      	ldr	r3, [r7, #32]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d14f      	bne.n	80093a2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	61bb      	str	r3, [r7, #24]
}
 8009314:	bf00      	nop
 8009316:	e7fe      	b.n	8009316 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800931e:	f023 0301 	bic.w	r3, r3, #1
 8009322:	b2da      	uxtb	r2, r3
 8009324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009326:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800932a:	e03a      	b.n	80093a2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800932c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800932e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009332:	f043 0301 	orr.w	r3, r3, #1
 8009336:	b2da      	uxtb	r2, r3
 8009338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800933e:	68ba      	ldr	r2, [r7, #8]
 8009340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009342:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009346:	699b      	ldr	r3, [r3, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d10a      	bne.n	8009362 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800934c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009350:	f383 8811 	msr	BASEPRI, r3
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	617b      	str	r3, [r7, #20]
}
 800935e:	bf00      	nop
 8009360:	e7fe      	b.n	8009360 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009364:	699a      	ldr	r2, [r3, #24]
 8009366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009368:	18d1      	adds	r1, r2, r3
 800936a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800936e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009370:	f7ff ff06 	bl	8009180 <prvInsertTimerInActiveList>
					break;
 8009374:	e015      	b.n	80093a2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009378:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800937c:	f003 0302 	and.w	r3, r3, #2
 8009380:	2b00      	cmp	r3, #0
 8009382:	d103      	bne.n	800938c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009384:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009386:	f000 fbdb 	bl	8009b40 <vPortFree>
 800938a:	e00a      	b.n	80093a2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800938c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800938e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009392:	f023 0301 	bic.w	r3, r3, #1
 8009396:	b2da      	uxtb	r2, r3
 8009398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800939e:	e000      	b.n	80093a2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80093a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80093a2:	4b08      	ldr	r3, [pc, #32]	; (80093c4 <prvProcessReceivedCommands+0x1c0>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	1d39      	adds	r1, r7, #4
 80093a8:	2200      	movs	r2, #0
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fe f8fc 	bl	80075a8 <xQueueReceive>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f47f af2a 	bne.w	800920c <prvProcessReceivedCommands+0x8>
	}
}
 80093b8:	bf00      	nop
 80093ba:	bf00      	nop
 80093bc:	3730      	adds	r7, #48	; 0x30
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	bf00      	nop
 80093c4:	20000fa4 	.word	0x20000fa4

080093c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b088      	sub	sp, #32
 80093cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093ce:	e048      	b.n	8009462 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093d0:	4b2d      	ldr	r3, [pc, #180]	; (8009488 <prvSwitchTimerLists+0xc0>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093da:	4b2b      	ldr	r3, [pc, #172]	; (8009488 <prvSwitchTimerLists+0xc0>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	68db      	ldr	r3, [r3, #12]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	3304      	adds	r3, #4
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7fd fce5 	bl	8006db8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6a1b      	ldr	r3, [r3, #32]
 80093f2:	68f8      	ldr	r0, [r7, #12]
 80093f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093fc:	f003 0304 	and.w	r3, r3, #4
 8009400:	2b00      	cmp	r3, #0
 8009402:	d02e      	beq.n	8009462 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	699b      	ldr	r3, [r3, #24]
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	4413      	add	r3, r2
 800940c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	429a      	cmp	r2, r3
 8009414:	d90e      	bls.n	8009434 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	68ba      	ldr	r2, [r7, #8]
 800941a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	68fa      	ldr	r2, [r7, #12]
 8009420:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009422:	4b19      	ldr	r3, [pc, #100]	; (8009488 <prvSwitchTimerLists+0xc0>)
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	3304      	adds	r3, #4
 800942a:	4619      	mov	r1, r3
 800942c:	4610      	mov	r0, r2
 800942e:	f7fd fc8a 	bl	8006d46 <vListInsert>
 8009432:	e016      	b.n	8009462 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009434:	2300      	movs	r3, #0
 8009436:	9300      	str	r3, [sp, #0]
 8009438:	2300      	movs	r3, #0
 800943a:	693a      	ldr	r2, [r7, #16]
 800943c:	2100      	movs	r1, #0
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f7ff fd60 	bl	8008f04 <xTimerGenericCommand>
 8009444:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10a      	bne.n	8009462 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800944c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009450:	f383 8811 	msr	BASEPRI, r3
 8009454:	f3bf 8f6f 	isb	sy
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	603b      	str	r3, [r7, #0]
}
 800945e:	bf00      	nop
 8009460:	e7fe      	b.n	8009460 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009462:	4b09      	ldr	r3, [pc, #36]	; (8009488 <prvSwitchTimerLists+0xc0>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1b1      	bne.n	80093d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800946c:	4b06      	ldr	r3, [pc, #24]	; (8009488 <prvSwitchTimerLists+0xc0>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009472:	4b06      	ldr	r3, [pc, #24]	; (800948c <prvSwitchTimerLists+0xc4>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a04      	ldr	r2, [pc, #16]	; (8009488 <prvSwitchTimerLists+0xc0>)
 8009478:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800947a:	4a04      	ldr	r2, [pc, #16]	; (800948c <prvSwitchTimerLists+0xc4>)
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	6013      	str	r3, [r2, #0]
}
 8009480:	bf00      	nop
 8009482:	3718      	adds	r7, #24
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	20000f9c 	.word	0x20000f9c
 800948c:	20000fa0 	.word	0x20000fa0

08009490 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009496:	f000 f965 	bl	8009764 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800949a:	4b15      	ldr	r3, [pc, #84]	; (80094f0 <prvCheckForValidListAndQueue+0x60>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d120      	bne.n	80094e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80094a2:	4814      	ldr	r0, [pc, #80]	; (80094f4 <prvCheckForValidListAndQueue+0x64>)
 80094a4:	f7fd fbfe 	bl	8006ca4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80094a8:	4813      	ldr	r0, [pc, #76]	; (80094f8 <prvCheckForValidListAndQueue+0x68>)
 80094aa:	f7fd fbfb 	bl	8006ca4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80094ae:	4b13      	ldr	r3, [pc, #76]	; (80094fc <prvCheckForValidListAndQueue+0x6c>)
 80094b0:	4a10      	ldr	r2, [pc, #64]	; (80094f4 <prvCheckForValidListAndQueue+0x64>)
 80094b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80094b4:	4b12      	ldr	r3, [pc, #72]	; (8009500 <prvCheckForValidListAndQueue+0x70>)
 80094b6:	4a10      	ldr	r2, [pc, #64]	; (80094f8 <prvCheckForValidListAndQueue+0x68>)
 80094b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80094ba:	2300      	movs	r3, #0
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	4b11      	ldr	r3, [pc, #68]	; (8009504 <prvCheckForValidListAndQueue+0x74>)
 80094c0:	4a11      	ldr	r2, [pc, #68]	; (8009508 <prvCheckForValidListAndQueue+0x78>)
 80094c2:	2110      	movs	r1, #16
 80094c4:	200a      	movs	r0, #10
 80094c6:	f7fd fd09 	bl	8006edc <xQueueGenericCreateStatic>
 80094ca:	4603      	mov	r3, r0
 80094cc:	4a08      	ldr	r2, [pc, #32]	; (80094f0 <prvCheckForValidListAndQueue+0x60>)
 80094ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80094d0:	4b07      	ldr	r3, [pc, #28]	; (80094f0 <prvCheckForValidListAndQueue+0x60>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d005      	beq.n	80094e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80094d8:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <prvCheckForValidListAndQueue+0x60>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	490b      	ldr	r1, [pc, #44]	; (800950c <prvCheckForValidListAndQueue+0x7c>)
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fe fc1a 	bl	8007d18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094e4:	f000 f96e 	bl	80097c4 <vPortExitCritical>
}
 80094e8:	bf00      	nop
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	20000fa4 	.word	0x20000fa4
 80094f4:	20000f74 	.word	0x20000f74
 80094f8:	20000f88 	.word	0x20000f88
 80094fc:	20000f9c 	.word	0x20000f9c
 8009500:	20000fa0 	.word	0x20000fa0
 8009504:	20001050 	.word	0x20001050
 8009508:	20000fb0 	.word	0x20000fb0
 800950c:	0800a808 	.word	0x0800a808

08009510 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	3b04      	subs	r3, #4
 8009520:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009528:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	3b04      	subs	r3, #4
 800952e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	f023 0201 	bic.w	r2, r3, #1
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	3b04      	subs	r3, #4
 800953e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009540:	4a0c      	ldr	r2, [pc, #48]	; (8009574 <pxPortInitialiseStack+0x64>)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	3b14      	subs	r3, #20
 800954a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	3b04      	subs	r3, #4
 8009556:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f06f 0202 	mvn.w	r2, #2
 800955e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	3b20      	subs	r3, #32
 8009564:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009566:	68fb      	ldr	r3, [r7, #12]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3714      	adds	r7, #20
 800956c:	46bd      	mov	sp, r7
 800956e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009572:	4770      	bx	lr
 8009574:	08009579 	.word	0x08009579

08009578 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009578:	b480      	push	{r7}
 800957a:	b085      	sub	sp, #20
 800957c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800957e:	2300      	movs	r3, #0
 8009580:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009582:	4b12      	ldr	r3, [pc, #72]	; (80095cc <prvTaskExitError+0x54>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800958a:	d00a      	beq.n	80095a2 <prvTaskExitError+0x2a>
	__asm volatile
 800958c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009590:	f383 8811 	msr	BASEPRI, r3
 8009594:	f3bf 8f6f 	isb	sy
 8009598:	f3bf 8f4f 	dsb	sy
 800959c:	60fb      	str	r3, [r7, #12]
}
 800959e:	bf00      	nop
 80095a0:	e7fe      	b.n	80095a0 <prvTaskExitError+0x28>
	__asm volatile
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	f383 8811 	msr	BASEPRI, r3
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	60bb      	str	r3, [r7, #8]
}
 80095b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80095b6:	bf00      	nop
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d0fc      	beq.n	80095b8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80095be:	bf00      	nop
 80095c0:	bf00      	nop
 80095c2:	3714      	adds	r7, #20
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	20000010 	.word	0x20000010

080095d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095d0:	4b07      	ldr	r3, [pc, #28]	; (80095f0 <pxCurrentTCBConst2>)
 80095d2:	6819      	ldr	r1, [r3, #0]
 80095d4:	6808      	ldr	r0, [r1, #0]
 80095d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095da:	f380 8809 	msr	PSP, r0
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f04f 0000 	mov.w	r0, #0
 80095e6:	f380 8811 	msr	BASEPRI, r0
 80095ea:	4770      	bx	lr
 80095ec:	f3af 8000 	nop.w

080095f0 <pxCurrentTCBConst2>:
 80095f0:	20000a74 	.word	0x20000a74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095f4:	bf00      	nop
 80095f6:	bf00      	nop

080095f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80095f8:	4808      	ldr	r0, [pc, #32]	; (800961c <prvPortStartFirstTask+0x24>)
 80095fa:	6800      	ldr	r0, [r0, #0]
 80095fc:	6800      	ldr	r0, [r0, #0]
 80095fe:	f380 8808 	msr	MSP, r0
 8009602:	f04f 0000 	mov.w	r0, #0
 8009606:	f380 8814 	msr	CONTROL, r0
 800960a:	b662      	cpsie	i
 800960c:	b661      	cpsie	f
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	f3bf 8f6f 	isb	sy
 8009616:	df00      	svc	0
 8009618:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800961a:	bf00      	nop
 800961c:	e000ed08 	.word	0xe000ed08

08009620 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009626:	4b46      	ldr	r3, [pc, #280]	; (8009740 <xPortStartScheduler+0x120>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a46      	ldr	r2, [pc, #280]	; (8009744 <xPortStartScheduler+0x124>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d10a      	bne.n	8009646 <xPortStartScheduler+0x26>
	__asm volatile
 8009630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009634:	f383 8811 	msr	BASEPRI, r3
 8009638:	f3bf 8f6f 	isb	sy
 800963c:	f3bf 8f4f 	dsb	sy
 8009640:	613b      	str	r3, [r7, #16]
}
 8009642:	bf00      	nop
 8009644:	e7fe      	b.n	8009644 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009646:	4b3e      	ldr	r3, [pc, #248]	; (8009740 <xPortStartScheduler+0x120>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a3f      	ldr	r2, [pc, #252]	; (8009748 <xPortStartScheduler+0x128>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d10a      	bne.n	8009666 <xPortStartScheduler+0x46>
	__asm volatile
 8009650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	60fb      	str	r3, [r7, #12]
}
 8009662:	bf00      	nop
 8009664:	e7fe      	b.n	8009664 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009666:	4b39      	ldr	r3, [pc, #228]	; (800974c <xPortStartScheduler+0x12c>)
 8009668:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	b2db      	uxtb	r3, r3
 8009670:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	22ff      	movs	r2, #255	; 0xff
 8009676:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	b2db      	uxtb	r3, r3
 800967e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009680:	78fb      	ldrb	r3, [r7, #3]
 8009682:	b2db      	uxtb	r3, r3
 8009684:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009688:	b2da      	uxtb	r2, r3
 800968a:	4b31      	ldr	r3, [pc, #196]	; (8009750 <xPortStartScheduler+0x130>)
 800968c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800968e:	4b31      	ldr	r3, [pc, #196]	; (8009754 <xPortStartScheduler+0x134>)
 8009690:	2207      	movs	r2, #7
 8009692:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009694:	e009      	b.n	80096aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009696:	4b2f      	ldr	r3, [pc, #188]	; (8009754 <xPortStartScheduler+0x134>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	3b01      	subs	r3, #1
 800969c:	4a2d      	ldr	r2, [pc, #180]	; (8009754 <xPortStartScheduler+0x134>)
 800969e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80096a0:	78fb      	ldrb	r3, [r7, #3]
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	005b      	lsls	r3, r3, #1
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80096aa:	78fb      	ldrb	r3, [r7, #3]
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b2:	2b80      	cmp	r3, #128	; 0x80
 80096b4:	d0ef      	beq.n	8009696 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80096b6:	4b27      	ldr	r3, [pc, #156]	; (8009754 <xPortStartScheduler+0x134>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f1c3 0307 	rsb	r3, r3, #7
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d00a      	beq.n	80096d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80096c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096c6:	f383 8811 	msr	BASEPRI, r3
 80096ca:	f3bf 8f6f 	isb	sy
 80096ce:	f3bf 8f4f 	dsb	sy
 80096d2:	60bb      	str	r3, [r7, #8]
}
 80096d4:	bf00      	nop
 80096d6:	e7fe      	b.n	80096d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80096d8:	4b1e      	ldr	r3, [pc, #120]	; (8009754 <xPortStartScheduler+0x134>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	021b      	lsls	r3, r3, #8
 80096de:	4a1d      	ldr	r2, [pc, #116]	; (8009754 <xPortStartScheduler+0x134>)
 80096e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096e2:	4b1c      	ldr	r3, [pc, #112]	; (8009754 <xPortStartScheduler+0x134>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096ea:	4a1a      	ldr	r2, [pc, #104]	; (8009754 <xPortStartScheduler+0x134>)
 80096ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	b2da      	uxtb	r2, r3
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096f6:	4b18      	ldr	r3, [pc, #96]	; (8009758 <xPortStartScheduler+0x138>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a17      	ldr	r2, [pc, #92]	; (8009758 <xPortStartScheduler+0x138>)
 80096fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009700:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009702:	4b15      	ldr	r3, [pc, #84]	; (8009758 <xPortStartScheduler+0x138>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a14      	ldr	r2, [pc, #80]	; (8009758 <xPortStartScheduler+0x138>)
 8009708:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800970c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800970e:	f000 f8dd 	bl	80098cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009712:	4b12      	ldr	r3, [pc, #72]	; (800975c <xPortStartScheduler+0x13c>)
 8009714:	2200      	movs	r2, #0
 8009716:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009718:	f000 f8fc 	bl	8009914 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800971c:	4b10      	ldr	r3, [pc, #64]	; (8009760 <xPortStartScheduler+0x140>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a0f      	ldr	r2, [pc, #60]	; (8009760 <xPortStartScheduler+0x140>)
 8009722:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009726:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009728:	f7ff ff66 	bl	80095f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800972c:	f7fe ff4e 	bl	80085cc <vTaskSwitchContext>
	prvTaskExitError();
 8009730:	f7ff ff22 	bl	8009578 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	e000ed00 	.word	0xe000ed00
 8009744:	410fc271 	.word	0x410fc271
 8009748:	410fc270 	.word	0x410fc270
 800974c:	e000e400 	.word	0xe000e400
 8009750:	200010a0 	.word	0x200010a0
 8009754:	200010a4 	.word	0x200010a4
 8009758:	e000ed20 	.word	0xe000ed20
 800975c:	20000010 	.word	0x20000010
 8009760:	e000ef34 	.word	0xe000ef34

08009764 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
	__asm volatile
 800976a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800976e:	f383 8811 	msr	BASEPRI, r3
 8009772:	f3bf 8f6f 	isb	sy
 8009776:	f3bf 8f4f 	dsb	sy
 800977a:	607b      	str	r3, [r7, #4]
}
 800977c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800977e:	4b0f      	ldr	r3, [pc, #60]	; (80097bc <vPortEnterCritical+0x58>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	3301      	adds	r3, #1
 8009784:	4a0d      	ldr	r2, [pc, #52]	; (80097bc <vPortEnterCritical+0x58>)
 8009786:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009788:	4b0c      	ldr	r3, [pc, #48]	; (80097bc <vPortEnterCritical+0x58>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d10f      	bne.n	80097b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009790:	4b0b      	ldr	r3, [pc, #44]	; (80097c0 <vPortEnterCritical+0x5c>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b00      	cmp	r3, #0
 8009798:	d00a      	beq.n	80097b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800979a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	603b      	str	r3, [r7, #0]
}
 80097ac:	bf00      	nop
 80097ae:	e7fe      	b.n	80097ae <vPortEnterCritical+0x4a>
	}
}
 80097b0:	bf00      	nop
 80097b2:	370c      	adds	r7, #12
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr
 80097bc:	20000010 	.word	0x20000010
 80097c0:	e000ed04 	.word	0xe000ed04

080097c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80097ca:	4b12      	ldr	r3, [pc, #72]	; (8009814 <vPortExitCritical+0x50>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10a      	bne.n	80097e8 <vPortExitCritical+0x24>
	__asm volatile
 80097d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	607b      	str	r3, [r7, #4]
}
 80097e4:	bf00      	nop
 80097e6:	e7fe      	b.n	80097e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80097e8:	4b0a      	ldr	r3, [pc, #40]	; (8009814 <vPortExitCritical+0x50>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3b01      	subs	r3, #1
 80097ee:	4a09      	ldr	r2, [pc, #36]	; (8009814 <vPortExitCritical+0x50>)
 80097f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80097f2:	4b08      	ldr	r3, [pc, #32]	; (8009814 <vPortExitCritical+0x50>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d105      	bne.n	8009806 <vPortExitCritical+0x42>
 80097fa:	2300      	movs	r3, #0
 80097fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	f383 8811 	msr	BASEPRI, r3
}
 8009804:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009806:	bf00      	nop
 8009808:	370c      	adds	r7, #12
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	20000010 	.word	0x20000010
	...

08009820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009820:	f3ef 8009 	mrs	r0, PSP
 8009824:	f3bf 8f6f 	isb	sy
 8009828:	4b15      	ldr	r3, [pc, #84]	; (8009880 <pxCurrentTCBConst>)
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	f01e 0f10 	tst.w	lr, #16
 8009830:	bf08      	it	eq
 8009832:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009836:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800983a:	6010      	str	r0, [r2, #0]
 800983c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009840:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009844:	f380 8811 	msr	BASEPRI, r0
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	f3bf 8f6f 	isb	sy
 8009850:	f7fe febc 	bl	80085cc <vTaskSwitchContext>
 8009854:	f04f 0000 	mov.w	r0, #0
 8009858:	f380 8811 	msr	BASEPRI, r0
 800985c:	bc09      	pop	{r0, r3}
 800985e:	6819      	ldr	r1, [r3, #0]
 8009860:	6808      	ldr	r0, [r1, #0]
 8009862:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009866:	f01e 0f10 	tst.w	lr, #16
 800986a:	bf08      	it	eq
 800986c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009870:	f380 8809 	msr	PSP, r0
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	f3af 8000 	nop.w

08009880 <pxCurrentTCBConst>:
 8009880:	20000a74 	.word	0x20000a74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009884:	bf00      	nop
 8009886:	bf00      	nop

08009888 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
	__asm volatile
 800988e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009892:	f383 8811 	msr	BASEPRI, r3
 8009896:	f3bf 8f6f 	isb	sy
 800989a:	f3bf 8f4f 	dsb	sy
 800989e:	607b      	str	r3, [r7, #4]
}
 80098a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80098a2:	f7fe fdd9 	bl	8008458 <xTaskIncrementTick>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d003      	beq.n	80098b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098ac:	4b06      	ldr	r3, [pc, #24]	; (80098c8 <xPortSysTickHandler+0x40>)
 80098ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098b2:	601a      	str	r2, [r3, #0]
 80098b4:	2300      	movs	r3, #0
 80098b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	f383 8811 	msr	BASEPRI, r3
}
 80098be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80098c0:	bf00      	nop
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	e000ed04 	.word	0xe000ed04

080098cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098cc:	b480      	push	{r7}
 80098ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098d0:	4b0b      	ldr	r3, [pc, #44]	; (8009900 <vPortSetupTimerInterrupt+0x34>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098d6:	4b0b      	ldr	r3, [pc, #44]	; (8009904 <vPortSetupTimerInterrupt+0x38>)
 80098d8:	2200      	movs	r2, #0
 80098da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098dc:	4b0a      	ldr	r3, [pc, #40]	; (8009908 <vPortSetupTimerInterrupt+0x3c>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a0a      	ldr	r2, [pc, #40]	; (800990c <vPortSetupTimerInterrupt+0x40>)
 80098e2:	fba2 2303 	umull	r2, r3, r2, r3
 80098e6:	099b      	lsrs	r3, r3, #6
 80098e8:	4a09      	ldr	r2, [pc, #36]	; (8009910 <vPortSetupTimerInterrupt+0x44>)
 80098ea:	3b01      	subs	r3, #1
 80098ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098ee:	4b04      	ldr	r3, [pc, #16]	; (8009900 <vPortSetupTimerInterrupt+0x34>)
 80098f0:	2207      	movs	r2, #7
 80098f2:	601a      	str	r2, [r3, #0]
}
 80098f4:	bf00      	nop
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	e000e010 	.word	0xe000e010
 8009904:	e000e018 	.word	0xe000e018
 8009908:	20000004 	.word	0x20000004
 800990c:	10624dd3 	.word	0x10624dd3
 8009910:	e000e014 	.word	0xe000e014

08009914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009914:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009924 <vPortEnableVFP+0x10>
 8009918:	6801      	ldr	r1, [r0, #0]
 800991a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800991e:	6001      	str	r1, [r0, #0]
 8009920:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009922:	bf00      	nop
 8009924:	e000ed88 	.word	0xe000ed88

08009928 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800992e:	f3ef 8305 	mrs	r3, IPSR
 8009932:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2b0f      	cmp	r3, #15
 8009938:	d914      	bls.n	8009964 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800993a:	4a17      	ldr	r2, [pc, #92]	; (8009998 <vPortValidateInterruptPriority+0x70>)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	4413      	add	r3, r2
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009944:	4b15      	ldr	r3, [pc, #84]	; (800999c <vPortValidateInterruptPriority+0x74>)
 8009946:	781b      	ldrb	r3, [r3, #0]
 8009948:	7afa      	ldrb	r2, [r7, #11]
 800994a:	429a      	cmp	r2, r3
 800994c:	d20a      	bcs.n	8009964 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800994e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	607b      	str	r3, [r7, #4]
}
 8009960:	bf00      	nop
 8009962:	e7fe      	b.n	8009962 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009964:	4b0e      	ldr	r3, [pc, #56]	; (80099a0 <vPortValidateInterruptPriority+0x78>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800996c:	4b0d      	ldr	r3, [pc, #52]	; (80099a4 <vPortValidateInterruptPriority+0x7c>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	429a      	cmp	r2, r3
 8009972:	d90a      	bls.n	800998a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009978:	f383 8811 	msr	BASEPRI, r3
 800997c:	f3bf 8f6f 	isb	sy
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	603b      	str	r3, [r7, #0]
}
 8009986:	bf00      	nop
 8009988:	e7fe      	b.n	8009988 <vPortValidateInterruptPriority+0x60>
	}
 800998a:	bf00      	nop
 800998c:	3714      	adds	r7, #20
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	e000e3f0 	.word	0xe000e3f0
 800999c:	200010a0 	.word	0x200010a0
 80099a0:	e000ed0c 	.word	0xe000ed0c
 80099a4:	200010a4 	.word	0x200010a4

080099a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b08a      	sub	sp, #40	; 0x28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80099b4:	f7fe fc94 	bl	80082e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80099b8:	4b5b      	ldr	r3, [pc, #364]	; (8009b28 <pvPortMalloc+0x180>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80099c0:	f000 f920 	bl	8009c04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80099c4:	4b59      	ldr	r3, [pc, #356]	; (8009b2c <pvPortMalloc+0x184>)
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4013      	ands	r3, r2
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f040 8093 	bne.w	8009af8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d01d      	beq.n	8009a14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80099d8:	2208      	movs	r2, #8
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4413      	add	r3, r2
 80099de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f003 0307 	and.w	r3, r3, #7
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d014      	beq.n	8009a14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f023 0307 	bic.w	r3, r3, #7
 80099f0:	3308      	adds	r3, #8
 80099f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f003 0307 	and.w	r3, r3, #7
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00a      	beq.n	8009a14 <pvPortMalloc+0x6c>
	__asm volatile
 80099fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a02:	f383 8811 	msr	BASEPRI, r3
 8009a06:	f3bf 8f6f 	isb	sy
 8009a0a:	f3bf 8f4f 	dsb	sy
 8009a0e:	617b      	str	r3, [r7, #20]
}
 8009a10:	bf00      	nop
 8009a12:	e7fe      	b.n	8009a12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d06e      	beq.n	8009af8 <pvPortMalloc+0x150>
 8009a1a:	4b45      	ldr	r3, [pc, #276]	; (8009b30 <pvPortMalloc+0x188>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d869      	bhi.n	8009af8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a24:	4b43      	ldr	r3, [pc, #268]	; (8009b34 <pvPortMalloc+0x18c>)
 8009a26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a28:	4b42      	ldr	r3, [pc, #264]	; (8009b34 <pvPortMalloc+0x18c>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a2e:	e004      	b.n	8009a3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d903      	bls.n	8009a4c <pvPortMalloc+0xa4>
 8009a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d1f1      	bne.n	8009a30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a4c:	4b36      	ldr	r3, [pc, #216]	; (8009b28 <pvPortMalloc+0x180>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d050      	beq.n	8009af8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2208      	movs	r2, #8
 8009a5c:	4413      	add	r3, r2
 8009a5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	6a3b      	ldr	r3, [r7, #32]
 8009a66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	1ad2      	subs	r2, r2, r3
 8009a70:	2308      	movs	r3, #8
 8009a72:	005b      	lsls	r3, r3, #1
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d91f      	bls.n	8009ab8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	f003 0307 	and.w	r3, r3, #7
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d00a      	beq.n	8009aa0 <pvPortMalloc+0xf8>
	__asm volatile
 8009a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a8e:	f383 8811 	msr	BASEPRI, r3
 8009a92:	f3bf 8f6f 	isb	sy
 8009a96:	f3bf 8f4f 	dsb	sy
 8009a9a:	613b      	str	r3, [r7, #16]
}
 8009a9c:	bf00      	nop
 8009a9e:	e7fe      	b.n	8009a9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa2:	685a      	ldr	r2, [r3, #4]
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	1ad2      	subs	r2, r2, r3
 8009aa8:	69bb      	ldr	r3, [r7, #24]
 8009aaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009ab2:	69b8      	ldr	r0, [r7, #24]
 8009ab4:	f000 f908 	bl	8009cc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ab8:	4b1d      	ldr	r3, [pc, #116]	; (8009b30 <pvPortMalloc+0x188>)
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	4a1b      	ldr	r2, [pc, #108]	; (8009b30 <pvPortMalloc+0x188>)
 8009ac4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009ac6:	4b1a      	ldr	r3, [pc, #104]	; (8009b30 <pvPortMalloc+0x188>)
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	4b1b      	ldr	r3, [pc, #108]	; (8009b38 <pvPortMalloc+0x190>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	d203      	bcs.n	8009ada <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ad2:	4b17      	ldr	r3, [pc, #92]	; (8009b30 <pvPortMalloc+0x188>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a18      	ldr	r2, [pc, #96]	; (8009b38 <pvPortMalloc+0x190>)
 8009ad8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009adc:	685a      	ldr	r2, [r3, #4]
 8009ade:	4b13      	ldr	r3, [pc, #76]	; (8009b2c <pvPortMalloc+0x184>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	431a      	orrs	r2, r3
 8009ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aea:	2200      	movs	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009aee:	4b13      	ldr	r3, [pc, #76]	; (8009b3c <pvPortMalloc+0x194>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	3301      	adds	r3, #1
 8009af4:	4a11      	ldr	r2, [pc, #68]	; (8009b3c <pvPortMalloc+0x194>)
 8009af6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009af8:	f7fe fc00 	bl	80082fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009afc:	69fb      	ldr	r3, [r7, #28]
 8009afe:	f003 0307 	and.w	r3, r3, #7
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00a      	beq.n	8009b1c <pvPortMalloc+0x174>
	__asm volatile
 8009b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b0a:	f383 8811 	msr	BASEPRI, r3
 8009b0e:	f3bf 8f6f 	isb	sy
 8009b12:	f3bf 8f4f 	dsb	sy
 8009b16:	60fb      	str	r3, [r7, #12]
}
 8009b18:	bf00      	nop
 8009b1a:	e7fe      	b.n	8009b1a <pvPortMalloc+0x172>
	return pvReturn;
 8009b1c:	69fb      	ldr	r3, [r7, #28]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3728      	adds	r7, #40	; 0x28
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	20001cb0 	.word	0x20001cb0
 8009b2c:	20001cc4 	.word	0x20001cc4
 8009b30:	20001cb4 	.word	0x20001cb4
 8009b34:	20001ca8 	.word	0x20001ca8
 8009b38:	20001cb8 	.word	0x20001cb8
 8009b3c:	20001cbc 	.word	0x20001cbc

08009b40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b086      	sub	sp, #24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d04d      	beq.n	8009bee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b52:	2308      	movs	r3, #8
 8009b54:	425b      	negs	r3, r3
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	4413      	add	r3, r2
 8009b5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	685a      	ldr	r2, [r3, #4]
 8009b64:	4b24      	ldr	r3, [pc, #144]	; (8009bf8 <vPortFree+0xb8>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4013      	ands	r3, r2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d10a      	bne.n	8009b84 <vPortFree+0x44>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	60fb      	str	r3, [r7, #12]
}
 8009b80:	bf00      	nop
 8009b82:	e7fe      	b.n	8009b82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d00a      	beq.n	8009ba2 <vPortFree+0x62>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b90:	f383 8811 	msr	BASEPRI, r3
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	60bb      	str	r3, [r7, #8]
}
 8009b9e:	bf00      	nop
 8009ba0:	e7fe      	b.n	8009ba0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	685a      	ldr	r2, [r3, #4]
 8009ba6:	4b14      	ldr	r3, [pc, #80]	; (8009bf8 <vPortFree+0xb8>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4013      	ands	r3, r2
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d01e      	beq.n	8009bee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d11a      	bne.n	8009bee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	685a      	ldr	r2, [r3, #4]
 8009bbc:	4b0e      	ldr	r3, [pc, #56]	; (8009bf8 <vPortFree+0xb8>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	43db      	mvns	r3, r3
 8009bc2:	401a      	ands	r2, r3
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009bc8:	f7fe fb8a 	bl	80082e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	4b0a      	ldr	r3, [pc, #40]	; (8009bfc <vPortFree+0xbc>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4413      	add	r3, r2
 8009bd6:	4a09      	ldr	r2, [pc, #36]	; (8009bfc <vPortFree+0xbc>)
 8009bd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009bda:	6938      	ldr	r0, [r7, #16]
 8009bdc:	f000 f874 	bl	8009cc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009be0:	4b07      	ldr	r3, [pc, #28]	; (8009c00 <vPortFree+0xc0>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	3301      	adds	r3, #1
 8009be6:	4a06      	ldr	r2, [pc, #24]	; (8009c00 <vPortFree+0xc0>)
 8009be8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009bea:	f7fe fb87 	bl	80082fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009bee:	bf00      	nop
 8009bf0:	3718      	adds	r7, #24
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
 8009bf6:	bf00      	nop
 8009bf8:	20001cc4 	.word	0x20001cc4
 8009bfc:	20001cb4 	.word	0x20001cb4
 8009c00:	20001cc0 	.word	0x20001cc0

08009c04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c0a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009c0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c10:	4b27      	ldr	r3, [pc, #156]	; (8009cb0 <prvHeapInit+0xac>)
 8009c12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f003 0307 	and.w	r3, r3, #7
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00c      	beq.n	8009c38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	3307      	adds	r3, #7
 8009c22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f023 0307 	bic.w	r3, r3, #7
 8009c2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c2c:	68ba      	ldr	r2, [r7, #8]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	1ad3      	subs	r3, r2, r3
 8009c32:	4a1f      	ldr	r2, [pc, #124]	; (8009cb0 <prvHeapInit+0xac>)
 8009c34:	4413      	add	r3, r2
 8009c36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c3c:	4a1d      	ldr	r2, [pc, #116]	; (8009cb4 <prvHeapInit+0xb0>)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c42:	4b1c      	ldr	r3, [pc, #112]	; (8009cb4 <prvHeapInit+0xb0>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	68ba      	ldr	r2, [r7, #8]
 8009c4c:	4413      	add	r3, r2
 8009c4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c50:	2208      	movs	r2, #8
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	1a9b      	subs	r3, r3, r2
 8009c56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f023 0307 	bic.w	r3, r3, #7
 8009c5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	4a15      	ldr	r2, [pc, #84]	; (8009cb8 <prvHeapInit+0xb4>)
 8009c64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c66:	4b14      	ldr	r3, [pc, #80]	; (8009cb8 <prvHeapInit+0xb4>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c6e:	4b12      	ldr	r3, [pc, #72]	; (8009cb8 <prvHeapInit+0xb4>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2200      	movs	r2, #0
 8009c74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	1ad2      	subs	r2, r2, r3
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c84:	4b0c      	ldr	r3, [pc, #48]	; (8009cb8 <prvHeapInit+0xb4>)
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	4a0a      	ldr	r2, [pc, #40]	; (8009cbc <prvHeapInit+0xb8>)
 8009c92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	4a09      	ldr	r2, [pc, #36]	; (8009cc0 <prvHeapInit+0xbc>)
 8009c9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c9c:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <prvHeapInit+0xc0>)
 8009c9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ca2:	601a      	str	r2, [r3, #0]
}
 8009ca4:	bf00      	nop
 8009ca6:	3714      	adds	r7, #20
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr
 8009cb0:	200010a8 	.word	0x200010a8
 8009cb4:	20001ca8 	.word	0x20001ca8
 8009cb8:	20001cb0 	.word	0x20001cb0
 8009cbc:	20001cb8 	.word	0x20001cb8
 8009cc0:	20001cb4 	.word	0x20001cb4
 8009cc4:	20001cc4 	.word	0x20001cc4

08009cc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b085      	sub	sp, #20
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009cd0:	4b28      	ldr	r3, [pc, #160]	; (8009d74 <prvInsertBlockIntoFreeList+0xac>)
 8009cd2:	60fb      	str	r3, [r7, #12]
 8009cd4:	e002      	b.n	8009cdc <prvInsertBlockIntoFreeList+0x14>
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	60fb      	str	r3, [r7, #12]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d8f7      	bhi.n	8009cd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d108      	bne.n	8009d0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	685a      	ldr	r2, [r3, #4]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	441a      	add	r2, r3
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	441a      	add	r2, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d118      	bne.n	8009d50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681a      	ldr	r2, [r3, #0]
 8009d22:	4b15      	ldr	r3, [pc, #84]	; (8009d78 <prvInsertBlockIntoFreeList+0xb0>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d00d      	beq.n	8009d46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	685a      	ldr	r2, [r3, #4]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	441a      	add	r2, r3
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	601a      	str	r2, [r3, #0]
 8009d44:	e008      	b.n	8009d58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d46:	4b0c      	ldr	r3, [pc, #48]	; (8009d78 <prvInsertBlockIntoFreeList+0xb0>)
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	601a      	str	r2, [r3, #0]
 8009d4e:	e003      	b.n	8009d58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d002      	beq.n	8009d66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d66:	bf00      	nop
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	20001ca8 	.word	0x20001ca8
 8009d78:	20001cb0 	.word	0x20001cb0

08009d7c <__errno>:
 8009d7c:	4b01      	ldr	r3, [pc, #4]	; (8009d84 <__errno+0x8>)
 8009d7e:	6818      	ldr	r0, [r3, #0]
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	20000014 	.word	0x20000014

08009d88 <__libc_init_array>:
 8009d88:	b570      	push	{r4, r5, r6, lr}
 8009d8a:	4d0d      	ldr	r5, [pc, #52]	; (8009dc0 <__libc_init_array+0x38>)
 8009d8c:	4c0d      	ldr	r4, [pc, #52]	; (8009dc4 <__libc_init_array+0x3c>)
 8009d8e:	1b64      	subs	r4, r4, r5
 8009d90:	10a4      	asrs	r4, r4, #2
 8009d92:	2600      	movs	r6, #0
 8009d94:	42a6      	cmp	r6, r4
 8009d96:	d109      	bne.n	8009dac <__libc_init_array+0x24>
 8009d98:	4d0b      	ldr	r5, [pc, #44]	; (8009dc8 <__libc_init_array+0x40>)
 8009d9a:	4c0c      	ldr	r4, [pc, #48]	; (8009dcc <__libc_init_array+0x44>)
 8009d9c:	f000 fcf8 	bl	800a790 <_init>
 8009da0:	1b64      	subs	r4, r4, r5
 8009da2:	10a4      	asrs	r4, r4, #2
 8009da4:	2600      	movs	r6, #0
 8009da6:	42a6      	cmp	r6, r4
 8009da8:	d105      	bne.n	8009db6 <__libc_init_array+0x2e>
 8009daa:	bd70      	pop	{r4, r5, r6, pc}
 8009dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8009db0:	4798      	blx	r3
 8009db2:	3601      	adds	r6, #1
 8009db4:	e7ee      	b.n	8009d94 <__libc_init_array+0xc>
 8009db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dba:	4798      	blx	r3
 8009dbc:	3601      	adds	r6, #1
 8009dbe:	e7f2      	b.n	8009da6 <__libc_init_array+0x1e>
 8009dc0:	0800a98c 	.word	0x0800a98c
 8009dc4:	0800a98c 	.word	0x0800a98c
 8009dc8:	0800a98c 	.word	0x0800a98c
 8009dcc:	0800a990 	.word	0x0800a990

08009dd0 <__retarget_lock_acquire_recursive>:
 8009dd0:	4770      	bx	lr

08009dd2 <__retarget_lock_release_recursive>:
 8009dd2:	4770      	bx	lr

08009dd4 <memcpy>:
 8009dd4:	440a      	add	r2, r1
 8009dd6:	4291      	cmp	r1, r2
 8009dd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ddc:	d100      	bne.n	8009de0 <memcpy+0xc>
 8009dde:	4770      	bx	lr
 8009de0:	b510      	push	{r4, lr}
 8009de2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009de6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dea:	4291      	cmp	r1, r2
 8009dec:	d1f9      	bne.n	8009de2 <memcpy+0xe>
 8009dee:	bd10      	pop	{r4, pc}

08009df0 <memset>:
 8009df0:	4402      	add	r2, r0
 8009df2:	4603      	mov	r3, r0
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d100      	bne.n	8009dfa <memset+0xa>
 8009df8:	4770      	bx	lr
 8009dfa:	f803 1b01 	strb.w	r1, [r3], #1
 8009dfe:	e7f9      	b.n	8009df4 <memset+0x4>

08009e00 <sbrk_aligned>:
 8009e00:	b570      	push	{r4, r5, r6, lr}
 8009e02:	4e0e      	ldr	r6, [pc, #56]	; (8009e3c <sbrk_aligned+0x3c>)
 8009e04:	460c      	mov	r4, r1
 8009e06:	6831      	ldr	r1, [r6, #0]
 8009e08:	4605      	mov	r5, r0
 8009e0a:	b911      	cbnz	r1, 8009e12 <sbrk_aligned+0x12>
 8009e0c:	f000 f8f6 	bl	8009ffc <_sbrk_r>
 8009e10:	6030      	str	r0, [r6, #0]
 8009e12:	4621      	mov	r1, r4
 8009e14:	4628      	mov	r0, r5
 8009e16:	f000 f8f1 	bl	8009ffc <_sbrk_r>
 8009e1a:	1c43      	adds	r3, r0, #1
 8009e1c:	d00a      	beq.n	8009e34 <sbrk_aligned+0x34>
 8009e1e:	1cc4      	adds	r4, r0, #3
 8009e20:	f024 0403 	bic.w	r4, r4, #3
 8009e24:	42a0      	cmp	r0, r4
 8009e26:	d007      	beq.n	8009e38 <sbrk_aligned+0x38>
 8009e28:	1a21      	subs	r1, r4, r0
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	f000 f8e6 	bl	8009ffc <_sbrk_r>
 8009e30:	3001      	adds	r0, #1
 8009e32:	d101      	bne.n	8009e38 <sbrk_aligned+0x38>
 8009e34:	f04f 34ff 	mov.w	r4, #4294967295
 8009e38:	4620      	mov	r0, r4
 8009e3a:	bd70      	pop	{r4, r5, r6, pc}
 8009e3c:	20001cd0 	.word	0x20001cd0

08009e40 <_malloc_r>:
 8009e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e44:	1ccd      	adds	r5, r1, #3
 8009e46:	f025 0503 	bic.w	r5, r5, #3
 8009e4a:	3508      	adds	r5, #8
 8009e4c:	2d0c      	cmp	r5, #12
 8009e4e:	bf38      	it	cc
 8009e50:	250c      	movcc	r5, #12
 8009e52:	2d00      	cmp	r5, #0
 8009e54:	4607      	mov	r7, r0
 8009e56:	db01      	blt.n	8009e5c <_malloc_r+0x1c>
 8009e58:	42a9      	cmp	r1, r5
 8009e5a:	d905      	bls.n	8009e68 <_malloc_r+0x28>
 8009e5c:	230c      	movs	r3, #12
 8009e5e:	603b      	str	r3, [r7, #0]
 8009e60:	2600      	movs	r6, #0
 8009e62:	4630      	mov	r0, r6
 8009e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e68:	4e2e      	ldr	r6, [pc, #184]	; (8009f24 <_malloc_r+0xe4>)
 8009e6a:	f000 f8f7 	bl	800a05c <__malloc_lock>
 8009e6e:	6833      	ldr	r3, [r6, #0]
 8009e70:	461c      	mov	r4, r3
 8009e72:	bb34      	cbnz	r4, 8009ec2 <_malloc_r+0x82>
 8009e74:	4629      	mov	r1, r5
 8009e76:	4638      	mov	r0, r7
 8009e78:	f7ff ffc2 	bl	8009e00 <sbrk_aligned>
 8009e7c:	1c43      	adds	r3, r0, #1
 8009e7e:	4604      	mov	r4, r0
 8009e80:	d14d      	bne.n	8009f1e <_malloc_r+0xde>
 8009e82:	6834      	ldr	r4, [r6, #0]
 8009e84:	4626      	mov	r6, r4
 8009e86:	2e00      	cmp	r6, #0
 8009e88:	d140      	bne.n	8009f0c <_malloc_r+0xcc>
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	4631      	mov	r1, r6
 8009e8e:	4638      	mov	r0, r7
 8009e90:	eb04 0803 	add.w	r8, r4, r3
 8009e94:	f000 f8b2 	bl	8009ffc <_sbrk_r>
 8009e98:	4580      	cmp	r8, r0
 8009e9a:	d13a      	bne.n	8009f12 <_malloc_r+0xd2>
 8009e9c:	6821      	ldr	r1, [r4, #0]
 8009e9e:	3503      	adds	r5, #3
 8009ea0:	1a6d      	subs	r5, r5, r1
 8009ea2:	f025 0503 	bic.w	r5, r5, #3
 8009ea6:	3508      	adds	r5, #8
 8009ea8:	2d0c      	cmp	r5, #12
 8009eaa:	bf38      	it	cc
 8009eac:	250c      	movcc	r5, #12
 8009eae:	4629      	mov	r1, r5
 8009eb0:	4638      	mov	r0, r7
 8009eb2:	f7ff ffa5 	bl	8009e00 <sbrk_aligned>
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d02b      	beq.n	8009f12 <_malloc_r+0xd2>
 8009eba:	6823      	ldr	r3, [r4, #0]
 8009ebc:	442b      	add	r3, r5
 8009ebe:	6023      	str	r3, [r4, #0]
 8009ec0:	e00e      	b.n	8009ee0 <_malloc_r+0xa0>
 8009ec2:	6822      	ldr	r2, [r4, #0]
 8009ec4:	1b52      	subs	r2, r2, r5
 8009ec6:	d41e      	bmi.n	8009f06 <_malloc_r+0xc6>
 8009ec8:	2a0b      	cmp	r2, #11
 8009eca:	d916      	bls.n	8009efa <_malloc_r+0xba>
 8009ecc:	1961      	adds	r1, r4, r5
 8009ece:	42a3      	cmp	r3, r4
 8009ed0:	6025      	str	r5, [r4, #0]
 8009ed2:	bf18      	it	ne
 8009ed4:	6059      	strne	r1, [r3, #4]
 8009ed6:	6863      	ldr	r3, [r4, #4]
 8009ed8:	bf08      	it	eq
 8009eda:	6031      	streq	r1, [r6, #0]
 8009edc:	5162      	str	r2, [r4, r5]
 8009ede:	604b      	str	r3, [r1, #4]
 8009ee0:	4638      	mov	r0, r7
 8009ee2:	f104 060b 	add.w	r6, r4, #11
 8009ee6:	f000 f8bf 	bl	800a068 <__malloc_unlock>
 8009eea:	f026 0607 	bic.w	r6, r6, #7
 8009eee:	1d23      	adds	r3, r4, #4
 8009ef0:	1af2      	subs	r2, r6, r3
 8009ef2:	d0b6      	beq.n	8009e62 <_malloc_r+0x22>
 8009ef4:	1b9b      	subs	r3, r3, r6
 8009ef6:	50a3      	str	r3, [r4, r2]
 8009ef8:	e7b3      	b.n	8009e62 <_malloc_r+0x22>
 8009efa:	6862      	ldr	r2, [r4, #4]
 8009efc:	42a3      	cmp	r3, r4
 8009efe:	bf0c      	ite	eq
 8009f00:	6032      	streq	r2, [r6, #0]
 8009f02:	605a      	strne	r2, [r3, #4]
 8009f04:	e7ec      	b.n	8009ee0 <_malloc_r+0xa0>
 8009f06:	4623      	mov	r3, r4
 8009f08:	6864      	ldr	r4, [r4, #4]
 8009f0a:	e7b2      	b.n	8009e72 <_malloc_r+0x32>
 8009f0c:	4634      	mov	r4, r6
 8009f0e:	6876      	ldr	r6, [r6, #4]
 8009f10:	e7b9      	b.n	8009e86 <_malloc_r+0x46>
 8009f12:	230c      	movs	r3, #12
 8009f14:	603b      	str	r3, [r7, #0]
 8009f16:	4638      	mov	r0, r7
 8009f18:	f000 f8a6 	bl	800a068 <__malloc_unlock>
 8009f1c:	e7a1      	b.n	8009e62 <_malloc_r+0x22>
 8009f1e:	6025      	str	r5, [r4, #0]
 8009f20:	e7de      	b.n	8009ee0 <_malloc_r+0xa0>
 8009f22:	bf00      	nop
 8009f24:	20001ccc 	.word	0x20001ccc

08009f28 <cleanup_glue>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	6809      	ldr	r1, [r1, #0]
 8009f2e:	4605      	mov	r5, r0
 8009f30:	b109      	cbz	r1, 8009f36 <cleanup_glue+0xe>
 8009f32:	f7ff fff9 	bl	8009f28 <cleanup_glue>
 8009f36:	4621      	mov	r1, r4
 8009f38:	4628      	mov	r0, r5
 8009f3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f3e:	f000 b899 	b.w	800a074 <_free_r>
	...

08009f44 <_reclaim_reent>:
 8009f44:	4b2c      	ldr	r3, [pc, #176]	; (8009ff8 <_reclaim_reent+0xb4>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4283      	cmp	r3, r0
 8009f4a:	b570      	push	{r4, r5, r6, lr}
 8009f4c:	4604      	mov	r4, r0
 8009f4e:	d051      	beq.n	8009ff4 <_reclaim_reent+0xb0>
 8009f50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009f52:	b143      	cbz	r3, 8009f66 <_reclaim_reent+0x22>
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d14a      	bne.n	8009ff0 <_reclaim_reent+0xac>
 8009f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f5c:	6819      	ldr	r1, [r3, #0]
 8009f5e:	b111      	cbz	r1, 8009f66 <_reclaim_reent+0x22>
 8009f60:	4620      	mov	r0, r4
 8009f62:	f000 f887 	bl	800a074 <_free_r>
 8009f66:	6961      	ldr	r1, [r4, #20]
 8009f68:	b111      	cbz	r1, 8009f70 <_reclaim_reent+0x2c>
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	f000 f882 	bl	800a074 <_free_r>
 8009f70:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009f72:	b111      	cbz	r1, 8009f7a <_reclaim_reent+0x36>
 8009f74:	4620      	mov	r0, r4
 8009f76:	f000 f87d 	bl	800a074 <_free_r>
 8009f7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009f7c:	b111      	cbz	r1, 8009f84 <_reclaim_reent+0x40>
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f000 f878 	bl	800a074 <_free_r>
 8009f84:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009f86:	b111      	cbz	r1, 8009f8e <_reclaim_reent+0x4a>
 8009f88:	4620      	mov	r0, r4
 8009f8a:	f000 f873 	bl	800a074 <_free_r>
 8009f8e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009f90:	b111      	cbz	r1, 8009f98 <_reclaim_reent+0x54>
 8009f92:	4620      	mov	r0, r4
 8009f94:	f000 f86e 	bl	800a074 <_free_r>
 8009f98:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009f9a:	b111      	cbz	r1, 8009fa2 <_reclaim_reent+0x5e>
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f000 f869 	bl	800a074 <_free_r>
 8009fa2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009fa4:	b111      	cbz	r1, 8009fac <_reclaim_reent+0x68>
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	f000 f864 	bl	800a074 <_free_r>
 8009fac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fae:	b111      	cbz	r1, 8009fb6 <_reclaim_reent+0x72>
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f000 f85f 	bl	800a074 <_free_r>
 8009fb6:	69a3      	ldr	r3, [r4, #24]
 8009fb8:	b1e3      	cbz	r3, 8009ff4 <_reclaim_reent+0xb0>
 8009fba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	4798      	blx	r3
 8009fc0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009fc2:	b1b9      	cbz	r1, 8009ff4 <_reclaim_reent+0xb0>
 8009fc4:	4620      	mov	r0, r4
 8009fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009fca:	f7ff bfad 	b.w	8009f28 <cleanup_glue>
 8009fce:	5949      	ldr	r1, [r1, r5]
 8009fd0:	b941      	cbnz	r1, 8009fe4 <_reclaim_reent+0xa0>
 8009fd2:	3504      	adds	r5, #4
 8009fd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fd6:	2d80      	cmp	r5, #128	; 0x80
 8009fd8:	68d9      	ldr	r1, [r3, #12]
 8009fda:	d1f8      	bne.n	8009fce <_reclaim_reent+0x8a>
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 f849 	bl	800a074 <_free_r>
 8009fe2:	e7ba      	b.n	8009f5a <_reclaim_reent+0x16>
 8009fe4:	680e      	ldr	r6, [r1, #0]
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f000 f844 	bl	800a074 <_free_r>
 8009fec:	4631      	mov	r1, r6
 8009fee:	e7ef      	b.n	8009fd0 <_reclaim_reent+0x8c>
 8009ff0:	2500      	movs	r5, #0
 8009ff2:	e7ef      	b.n	8009fd4 <_reclaim_reent+0x90>
 8009ff4:	bd70      	pop	{r4, r5, r6, pc}
 8009ff6:	bf00      	nop
 8009ff8:	20000014 	.word	0x20000014

08009ffc <_sbrk_r>:
 8009ffc:	b538      	push	{r3, r4, r5, lr}
 8009ffe:	4d06      	ldr	r5, [pc, #24]	; (800a018 <_sbrk_r+0x1c>)
 800a000:	2300      	movs	r3, #0
 800a002:	4604      	mov	r4, r0
 800a004:	4608      	mov	r0, r1
 800a006:	602b      	str	r3, [r5, #0]
 800a008:	f7f7 fb0a 	bl	8001620 <_sbrk>
 800a00c:	1c43      	adds	r3, r0, #1
 800a00e:	d102      	bne.n	800a016 <_sbrk_r+0x1a>
 800a010:	682b      	ldr	r3, [r5, #0]
 800a012:	b103      	cbz	r3, 800a016 <_sbrk_r+0x1a>
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	bd38      	pop	{r3, r4, r5, pc}
 800a018:	20001cd4 	.word	0x20001cd4

0800a01c <siprintf>:
 800a01c:	b40e      	push	{r1, r2, r3}
 800a01e:	b500      	push	{lr}
 800a020:	b09c      	sub	sp, #112	; 0x70
 800a022:	ab1d      	add	r3, sp, #116	; 0x74
 800a024:	9002      	str	r0, [sp, #8]
 800a026:	9006      	str	r0, [sp, #24]
 800a028:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a02c:	4809      	ldr	r0, [pc, #36]	; (800a054 <siprintf+0x38>)
 800a02e:	9107      	str	r1, [sp, #28]
 800a030:	9104      	str	r1, [sp, #16]
 800a032:	4909      	ldr	r1, [pc, #36]	; (800a058 <siprintf+0x3c>)
 800a034:	f853 2b04 	ldr.w	r2, [r3], #4
 800a038:	9105      	str	r1, [sp, #20]
 800a03a:	6800      	ldr	r0, [r0, #0]
 800a03c:	9301      	str	r3, [sp, #4]
 800a03e:	a902      	add	r1, sp, #8
 800a040:	f000 f8c0 	bl	800a1c4 <_svfiprintf_r>
 800a044:	9b02      	ldr	r3, [sp, #8]
 800a046:	2200      	movs	r2, #0
 800a048:	701a      	strb	r2, [r3, #0]
 800a04a:	b01c      	add	sp, #112	; 0x70
 800a04c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a050:	b003      	add	sp, #12
 800a052:	4770      	bx	lr
 800a054:	20000014 	.word	0x20000014
 800a058:	ffff0208 	.word	0xffff0208

0800a05c <__malloc_lock>:
 800a05c:	4801      	ldr	r0, [pc, #4]	; (800a064 <__malloc_lock+0x8>)
 800a05e:	f7ff beb7 	b.w	8009dd0 <__retarget_lock_acquire_recursive>
 800a062:	bf00      	nop
 800a064:	20001cc8 	.word	0x20001cc8

0800a068 <__malloc_unlock>:
 800a068:	4801      	ldr	r0, [pc, #4]	; (800a070 <__malloc_unlock+0x8>)
 800a06a:	f7ff beb2 	b.w	8009dd2 <__retarget_lock_release_recursive>
 800a06e:	bf00      	nop
 800a070:	20001cc8 	.word	0x20001cc8

0800a074 <_free_r>:
 800a074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a076:	2900      	cmp	r1, #0
 800a078:	d044      	beq.n	800a104 <_free_r+0x90>
 800a07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a07e:	9001      	str	r0, [sp, #4]
 800a080:	2b00      	cmp	r3, #0
 800a082:	f1a1 0404 	sub.w	r4, r1, #4
 800a086:	bfb8      	it	lt
 800a088:	18e4      	addlt	r4, r4, r3
 800a08a:	f7ff ffe7 	bl	800a05c <__malloc_lock>
 800a08e:	4a1e      	ldr	r2, [pc, #120]	; (800a108 <_free_r+0x94>)
 800a090:	9801      	ldr	r0, [sp, #4]
 800a092:	6813      	ldr	r3, [r2, #0]
 800a094:	b933      	cbnz	r3, 800a0a4 <_free_r+0x30>
 800a096:	6063      	str	r3, [r4, #4]
 800a098:	6014      	str	r4, [r2, #0]
 800a09a:	b003      	add	sp, #12
 800a09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a0a0:	f7ff bfe2 	b.w	800a068 <__malloc_unlock>
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	d908      	bls.n	800a0ba <_free_r+0x46>
 800a0a8:	6825      	ldr	r5, [r4, #0]
 800a0aa:	1961      	adds	r1, r4, r5
 800a0ac:	428b      	cmp	r3, r1
 800a0ae:	bf01      	itttt	eq
 800a0b0:	6819      	ldreq	r1, [r3, #0]
 800a0b2:	685b      	ldreq	r3, [r3, #4]
 800a0b4:	1949      	addeq	r1, r1, r5
 800a0b6:	6021      	streq	r1, [r4, #0]
 800a0b8:	e7ed      	b.n	800a096 <_free_r+0x22>
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	b10b      	cbz	r3, 800a0c4 <_free_r+0x50>
 800a0c0:	42a3      	cmp	r3, r4
 800a0c2:	d9fa      	bls.n	800a0ba <_free_r+0x46>
 800a0c4:	6811      	ldr	r1, [r2, #0]
 800a0c6:	1855      	adds	r5, r2, r1
 800a0c8:	42a5      	cmp	r5, r4
 800a0ca:	d10b      	bne.n	800a0e4 <_free_r+0x70>
 800a0cc:	6824      	ldr	r4, [r4, #0]
 800a0ce:	4421      	add	r1, r4
 800a0d0:	1854      	adds	r4, r2, r1
 800a0d2:	42a3      	cmp	r3, r4
 800a0d4:	6011      	str	r1, [r2, #0]
 800a0d6:	d1e0      	bne.n	800a09a <_free_r+0x26>
 800a0d8:	681c      	ldr	r4, [r3, #0]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	6053      	str	r3, [r2, #4]
 800a0de:	4421      	add	r1, r4
 800a0e0:	6011      	str	r1, [r2, #0]
 800a0e2:	e7da      	b.n	800a09a <_free_r+0x26>
 800a0e4:	d902      	bls.n	800a0ec <_free_r+0x78>
 800a0e6:	230c      	movs	r3, #12
 800a0e8:	6003      	str	r3, [r0, #0]
 800a0ea:	e7d6      	b.n	800a09a <_free_r+0x26>
 800a0ec:	6825      	ldr	r5, [r4, #0]
 800a0ee:	1961      	adds	r1, r4, r5
 800a0f0:	428b      	cmp	r3, r1
 800a0f2:	bf04      	itt	eq
 800a0f4:	6819      	ldreq	r1, [r3, #0]
 800a0f6:	685b      	ldreq	r3, [r3, #4]
 800a0f8:	6063      	str	r3, [r4, #4]
 800a0fa:	bf04      	itt	eq
 800a0fc:	1949      	addeq	r1, r1, r5
 800a0fe:	6021      	streq	r1, [r4, #0]
 800a100:	6054      	str	r4, [r2, #4]
 800a102:	e7ca      	b.n	800a09a <_free_r+0x26>
 800a104:	b003      	add	sp, #12
 800a106:	bd30      	pop	{r4, r5, pc}
 800a108:	20001ccc 	.word	0x20001ccc

0800a10c <__ssputs_r>:
 800a10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a110:	688e      	ldr	r6, [r1, #8]
 800a112:	429e      	cmp	r6, r3
 800a114:	4682      	mov	sl, r0
 800a116:	460c      	mov	r4, r1
 800a118:	4690      	mov	r8, r2
 800a11a:	461f      	mov	r7, r3
 800a11c:	d838      	bhi.n	800a190 <__ssputs_r+0x84>
 800a11e:	898a      	ldrh	r2, [r1, #12]
 800a120:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a124:	d032      	beq.n	800a18c <__ssputs_r+0x80>
 800a126:	6825      	ldr	r5, [r4, #0]
 800a128:	6909      	ldr	r1, [r1, #16]
 800a12a:	eba5 0901 	sub.w	r9, r5, r1
 800a12e:	6965      	ldr	r5, [r4, #20]
 800a130:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a134:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a138:	3301      	adds	r3, #1
 800a13a:	444b      	add	r3, r9
 800a13c:	106d      	asrs	r5, r5, #1
 800a13e:	429d      	cmp	r5, r3
 800a140:	bf38      	it	cc
 800a142:	461d      	movcc	r5, r3
 800a144:	0553      	lsls	r3, r2, #21
 800a146:	d531      	bpl.n	800a1ac <__ssputs_r+0xa0>
 800a148:	4629      	mov	r1, r5
 800a14a:	f7ff fe79 	bl	8009e40 <_malloc_r>
 800a14e:	4606      	mov	r6, r0
 800a150:	b950      	cbnz	r0, 800a168 <__ssputs_r+0x5c>
 800a152:	230c      	movs	r3, #12
 800a154:	f8ca 3000 	str.w	r3, [sl]
 800a158:	89a3      	ldrh	r3, [r4, #12]
 800a15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a15e:	81a3      	strh	r3, [r4, #12]
 800a160:	f04f 30ff 	mov.w	r0, #4294967295
 800a164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a168:	6921      	ldr	r1, [r4, #16]
 800a16a:	464a      	mov	r2, r9
 800a16c:	f7ff fe32 	bl	8009dd4 <memcpy>
 800a170:	89a3      	ldrh	r3, [r4, #12]
 800a172:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a17a:	81a3      	strh	r3, [r4, #12]
 800a17c:	6126      	str	r6, [r4, #16]
 800a17e:	6165      	str	r5, [r4, #20]
 800a180:	444e      	add	r6, r9
 800a182:	eba5 0509 	sub.w	r5, r5, r9
 800a186:	6026      	str	r6, [r4, #0]
 800a188:	60a5      	str	r5, [r4, #8]
 800a18a:	463e      	mov	r6, r7
 800a18c:	42be      	cmp	r6, r7
 800a18e:	d900      	bls.n	800a192 <__ssputs_r+0x86>
 800a190:	463e      	mov	r6, r7
 800a192:	6820      	ldr	r0, [r4, #0]
 800a194:	4632      	mov	r2, r6
 800a196:	4641      	mov	r1, r8
 800a198:	f000 faa8 	bl	800a6ec <memmove>
 800a19c:	68a3      	ldr	r3, [r4, #8]
 800a19e:	1b9b      	subs	r3, r3, r6
 800a1a0:	60a3      	str	r3, [r4, #8]
 800a1a2:	6823      	ldr	r3, [r4, #0]
 800a1a4:	4433      	add	r3, r6
 800a1a6:	6023      	str	r3, [r4, #0]
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	e7db      	b.n	800a164 <__ssputs_r+0x58>
 800a1ac:	462a      	mov	r2, r5
 800a1ae:	f000 fab7 	bl	800a720 <_realloc_r>
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	d1e1      	bne.n	800a17c <__ssputs_r+0x70>
 800a1b8:	6921      	ldr	r1, [r4, #16]
 800a1ba:	4650      	mov	r0, sl
 800a1bc:	f7ff ff5a 	bl	800a074 <_free_r>
 800a1c0:	e7c7      	b.n	800a152 <__ssputs_r+0x46>
	...

0800a1c4 <_svfiprintf_r>:
 800a1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c8:	4698      	mov	r8, r3
 800a1ca:	898b      	ldrh	r3, [r1, #12]
 800a1cc:	061b      	lsls	r3, r3, #24
 800a1ce:	b09d      	sub	sp, #116	; 0x74
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	460d      	mov	r5, r1
 800a1d4:	4614      	mov	r4, r2
 800a1d6:	d50e      	bpl.n	800a1f6 <_svfiprintf_r+0x32>
 800a1d8:	690b      	ldr	r3, [r1, #16]
 800a1da:	b963      	cbnz	r3, 800a1f6 <_svfiprintf_r+0x32>
 800a1dc:	2140      	movs	r1, #64	; 0x40
 800a1de:	f7ff fe2f 	bl	8009e40 <_malloc_r>
 800a1e2:	6028      	str	r0, [r5, #0]
 800a1e4:	6128      	str	r0, [r5, #16]
 800a1e6:	b920      	cbnz	r0, 800a1f2 <_svfiprintf_r+0x2e>
 800a1e8:	230c      	movs	r3, #12
 800a1ea:	603b      	str	r3, [r7, #0]
 800a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f0:	e0d1      	b.n	800a396 <_svfiprintf_r+0x1d2>
 800a1f2:	2340      	movs	r3, #64	; 0x40
 800a1f4:	616b      	str	r3, [r5, #20]
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a1fa:	2320      	movs	r3, #32
 800a1fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a200:	f8cd 800c 	str.w	r8, [sp, #12]
 800a204:	2330      	movs	r3, #48	; 0x30
 800a206:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a3b0 <_svfiprintf_r+0x1ec>
 800a20a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a20e:	f04f 0901 	mov.w	r9, #1
 800a212:	4623      	mov	r3, r4
 800a214:	469a      	mov	sl, r3
 800a216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a21a:	b10a      	cbz	r2, 800a220 <_svfiprintf_r+0x5c>
 800a21c:	2a25      	cmp	r2, #37	; 0x25
 800a21e:	d1f9      	bne.n	800a214 <_svfiprintf_r+0x50>
 800a220:	ebba 0b04 	subs.w	fp, sl, r4
 800a224:	d00b      	beq.n	800a23e <_svfiprintf_r+0x7a>
 800a226:	465b      	mov	r3, fp
 800a228:	4622      	mov	r2, r4
 800a22a:	4629      	mov	r1, r5
 800a22c:	4638      	mov	r0, r7
 800a22e:	f7ff ff6d 	bl	800a10c <__ssputs_r>
 800a232:	3001      	adds	r0, #1
 800a234:	f000 80aa 	beq.w	800a38c <_svfiprintf_r+0x1c8>
 800a238:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a23a:	445a      	add	r2, fp
 800a23c:	9209      	str	r2, [sp, #36]	; 0x24
 800a23e:	f89a 3000 	ldrb.w	r3, [sl]
 800a242:	2b00      	cmp	r3, #0
 800a244:	f000 80a2 	beq.w	800a38c <_svfiprintf_r+0x1c8>
 800a248:	2300      	movs	r3, #0
 800a24a:	f04f 32ff 	mov.w	r2, #4294967295
 800a24e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a252:	f10a 0a01 	add.w	sl, sl, #1
 800a256:	9304      	str	r3, [sp, #16]
 800a258:	9307      	str	r3, [sp, #28]
 800a25a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a25e:	931a      	str	r3, [sp, #104]	; 0x68
 800a260:	4654      	mov	r4, sl
 800a262:	2205      	movs	r2, #5
 800a264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a268:	4851      	ldr	r0, [pc, #324]	; (800a3b0 <_svfiprintf_r+0x1ec>)
 800a26a:	f7f5 ffd9 	bl	8000220 <memchr>
 800a26e:	9a04      	ldr	r2, [sp, #16]
 800a270:	b9d8      	cbnz	r0, 800a2aa <_svfiprintf_r+0xe6>
 800a272:	06d0      	lsls	r0, r2, #27
 800a274:	bf44      	itt	mi
 800a276:	2320      	movmi	r3, #32
 800a278:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a27c:	0711      	lsls	r1, r2, #28
 800a27e:	bf44      	itt	mi
 800a280:	232b      	movmi	r3, #43	; 0x2b
 800a282:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a286:	f89a 3000 	ldrb.w	r3, [sl]
 800a28a:	2b2a      	cmp	r3, #42	; 0x2a
 800a28c:	d015      	beq.n	800a2ba <_svfiprintf_r+0xf6>
 800a28e:	9a07      	ldr	r2, [sp, #28]
 800a290:	4654      	mov	r4, sl
 800a292:	2000      	movs	r0, #0
 800a294:	f04f 0c0a 	mov.w	ip, #10
 800a298:	4621      	mov	r1, r4
 800a29a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a29e:	3b30      	subs	r3, #48	; 0x30
 800a2a0:	2b09      	cmp	r3, #9
 800a2a2:	d94e      	bls.n	800a342 <_svfiprintf_r+0x17e>
 800a2a4:	b1b0      	cbz	r0, 800a2d4 <_svfiprintf_r+0x110>
 800a2a6:	9207      	str	r2, [sp, #28]
 800a2a8:	e014      	b.n	800a2d4 <_svfiprintf_r+0x110>
 800a2aa:	eba0 0308 	sub.w	r3, r0, r8
 800a2ae:	fa09 f303 	lsl.w	r3, r9, r3
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	9304      	str	r3, [sp, #16]
 800a2b6:	46a2      	mov	sl, r4
 800a2b8:	e7d2      	b.n	800a260 <_svfiprintf_r+0x9c>
 800a2ba:	9b03      	ldr	r3, [sp, #12]
 800a2bc:	1d19      	adds	r1, r3, #4
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	9103      	str	r1, [sp, #12]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	bfbb      	ittet	lt
 800a2c6:	425b      	neglt	r3, r3
 800a2c8:	f042 0202 	orrlt.w	r2, r2, #2
 800a2cc:	9307      	strge	r3, [sp, #28]
 800a2ce:	9307      	strlt	r3, [sp, #28]
 800a2d0:	bfb8      	it	lt
 800a2d2:	9204      	strlt	r2, [sp, #16]
 800a2d4:	7823      	ldrb	r3, [r4, #0]
 800a2d6:	2b2e      	cmp	r3, #46	; 0x2e
 800a2d8:	d10c      	bne.n	800a2f4 <_svfiprintf_r+0x130>
 800a2da:	7863      	ldrb	r3, [r4, #1]
 800a2dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a2de:	d135      	bne.n	800a34c <_svfiprintf_r+0x188>
 800a2e0:	9b03      	ldr	r3, [sp, #12]
 800a2e2:	1d1a      	adds	r2, r3, #4
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	9203      	str	r2, [sp, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	bfb8      	it	lt
 800a2ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2f0:	3402      	adds	r4, #2
 800a2f2:	9305      	str	r3, [sp, #20]
 800a2f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a3c0 <_svfiprintf_r+0x1fc>
 800a2f8:	7821      	ldrb	r1, [r4, #0]
 800a2fa:	2203      	movs	r2, #3
 800a2fc:	4650      	mov	r0, sl
 800a2fe:	f7f5 ff8f 	bl	8000220 <memchr>
 800a302:	b140      	cbz	r0, 800a316 <_svfiprintf_r+0x152>
 800a304:	2340      	movs	r3, #64	; 0x40
 800a306:	eba0 000a 	sub.w	r0, r0, sl
 800a30a:	fa03 f000 	lsl.w	r0, r3, r0
 800a30e:	9b04      	ldr	r3, [sp, #16]
 800a310:	4303      	orrs	r3, r0
 800a312:	3401      	adds	r4, #1
 800a314:	9304      	str	r3, [sp, #16]
 800a316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a31a:	4826      	ldr	r0, [pc, #152]	; (800a3b4 <_svfiprintf_r+0x1f0>)
 800a31c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a320:	2206      	movs	r2, #6
 800a322:	f7f5 ff7d 	bl	8000220 <memchr>
 800a326:	2800      	cmp	r0, #0
 800a328:	d038      	beq.n	800a39c <_svfiprintf_r+0x1d8>
 800a32a:	4b23      	ldr	r3, [pc, #140]	; (800a3b8 <_svfiprintf_r+0x1f4>)
 800a32c:	bb1b      	cbnz	r3, 800a376 <_svfiprintf_r+0x1b2>
 800a32e:	9b03      	ldr	r3, [sp, #12]
 800a330:	3307      	adds	r3, #7
 800a332:	f023 0307 	bic.w	r3, r3, #7
 800a336:	3308      	adds	r3, #8
 800a338:	9303      	str	r3, [sp, #12]
 800a33a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a33c:	4433      	add	r3, r6
 800a33e:	9309      	str	r3, [sp, #36]	; 0x24
 800a340:	e767      	b.n	800a212 <_svfiprintf_r+0x4e>
 800a342:	fb0c 3202 	mla	r2, ip, r2, r3
 800a346:	460c      	mov	r4, r1
 800a348:	2001      	movs	r0, #1
 800a34a:	e7a5      	b.n	800a298 <_svfiprintf_r+0xd4>
 800a34c:	2300      	movs	r3, #0
 800a34e:	3401      	adds	r4, #1
 800a350:	9305      	str	r3, [sp, #20]
 800a352:	4619      	mov	r1, r3
 800a354:	f04f 0c0a 	mov.w	ip, #10
 800a358:	4620      	mov	r0, r4
 800a35a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a35e:	3a30      	subs	r2, #48	; 0x30
 800a360:	2a09      	cmp	r2, #9
 800a362:	d903      	bls.n	800a36c <_svfiprintf_r+0x1a8>
 800a364:	2b00      	cmp	r3, #0
 800a366:	d0c5      	beq.n	800a2f4 <_svfiprintf_r+0x130>
 800a368:	9105      	str	r1, [sp, #20]
 800a36a:	e7c3      	b.n	800a2f4 <_svfiprintf_r+0x130>
 800a36c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a370:	4604      	mov	r4, r0
 800a372:	2301      	movs	r3, #1
 800a374:	e7f0      	b.n	800a358 <_svfiprintf_r+0x194>
 800a376:	ab03      	add	r3, sp, #12
 800a378:	9300      	str	r3, [sp, #0]
 800a37a:	462a      	mov	r2, r5
 800a37c:	4b0f      	ldr	r3, [pc, #60]	; (800a3bc <_svfiprintf_r+0x1f8>)
 800a37e:	a904      	add	r1, sp, #16
 800a380:	4638      	mov	r0, r7
 800a382:	f3af 8000 	nop.w
 800a386:	1c42      	adds	r2, r0, #1
 800a388:	4606      	mov	r6, r0
 800a38a:	d1d6      	bne.n	800a33a <_svfiprintf_r+0x176>
 800a38c:	89ab      	ldrh	r3, [r5, #12]
 800a38e:	065b      	lsls	r3, r3, #25
 800a390:	f53f af2c 	bmi.w	800a1ec <_svfiprintf_r+0x28>
 800a394:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a396:	b01d      	add	sp, #116	; 0x74
 800a398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a39c:	ab03      	add	r3, sp, #12
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	462a      	mov	r2, r5
 800a3a2:	4b06      	ldr	r3, [pc, #24]	; (800a3bc <_svfiprintf_r+0x1f8>)
 800a3a4:	a904      	add	r1, sp, #16
 800a3a6:	4638      	mov	r0, r7
 800a3a8:	f000 f87a 	bl	800a4a0 <_printf_i>
 800a3ac:	e7eb      	b.n	800a386 <_svfiprintf_r+0x1c2>
 800a3ae:	bf00      	nop
 800a3b0:	0800a950 	.word	0x0800a950
 800a3b4:	0800a95a 	.word	0x0800a95a
 800a3b8:	00000000 	.word	0x00000000
 800a3bc:	0800a10d 	.word	0x0800a10d
 800a3c0:	0800a956 	.word	0x0800a956

0800a3c4 <_printf_common>:
 800a3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c8:	4616      	mov	r6, r2
 800a3ca:	4699      	mov	r9, r3
 800a3cc:	688a      	ldr	r2, [r1, #8]
 800a3ce:	690b      	ldr	r3, [r1, #16]
 800a3d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	bfb8      	it	lt
 800a3d8:	4613      	movlt	r3, r2
 800a3da:	6033      	str	r3, [r6, #0]
 800a3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3e0:	4607      	mov	r7, r0
 800a3e2:	460c      	mov	r4, r1
 800a3e4:	b10a      	cbz	r2, 800a3ea <_printf_common+0x26>
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	6033      	str	r3, [r6, #0]
 800a3ea:	6823      	ldr	r3, [r4, #0]
 800a3ec:	0699      	lsls	r1, r3, #26
 800a3ee:	bf42      	ittt	mi
 800a3f0:	6833      	ldrmi	r3, [r6, #0]
 800a3f2:	3302      	addmi	r3, #2
 800a3f4:	6033      	strmi	r3, [r6, #0]
 800a3f6:	6825      	ldr	r5, [r4, #0]
 800a3f8:	f015 0506 	ands.w	r5, r5, #6
 800a3fc:	d106      	bne.n	800a40c <_printf_common+0x48>
 800a3fe:	f104 0a19 	add.w	sl, r4, #25
 800a402:	68e3      	ldr	r3, [r4, #12]
 800a404:	6832      	ldr	r2, [r6, #0]
 800a406:	1a9b      	subs	r3, r3, r2
 800a408:	42ab      	cmp	r3, r5
 800a40a:	dc26      	bgt.n	800a45a <_printf_common+0x96>
 800a40c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a410:	1e13      	subs	r3, r2, #0
 800a412:	6822      	ldr	r2, [r4, #0]
 800a414:	bf18      	it	ne
 800a416:	2301      	movne	r3, #1
 800a418:	0692      	lsls	r2, r2, #26
 800a41a:	d42b      	bmi.n	800a474 <_printf_common+0xb0>
 800a41c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a420:	4649      	mov	r1, r9
 800a422:	4638      	mov	r0, r7
 800a424:	47c0      	blx	r8
 800a426:	3001      	adds	r0, #1
 800a428:	d01e      	beq.n	800a468 <_printf_common+0xa4>
 800a42a:	6823      	ldr	r3, [r4, #0]
 800a42c:	68e5      	ldr	r5, [r4, #12]
 800a42e:	6832      	ldr	r2, [r6, #0]
 800a430:	f003 0306 	and.w	r3, r3, #6
 800a434:	2b04      	cmp	r3, #4
 800a436:	bf08      	it	eq
 800a438:	1aad      	subeq	r5, r5, r2
 800a43a:	68a3      	ldr	r3, [r4, #8]
 800a43c:	6922      	ldr	r2, [r4, #16]
 800a43e:	bf0c      	ite	eq
 800a440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a444:	2500      	movne	r5, #0
 800a446:	4293      	cmp	r3, r2
 800a448:	bfc4      	itt	gt
 800a44a:	1a9b      	subgt	r3, r3, r2
 800a44c:	18ed      	addgt	r5, r5, r3
 800a44e:	2600      	movs	r6, #0
 800a450:	341a      	adds	r4, #26
 800a452:	42b5      	cmp	r5, r6
 800a454:	d11a      	bne.n	800a48c <_printf_common+0xc8>
 800a456:	2000      	movs	r0, #0
 800a458:	e008      	b.n	800a46c <_printf_common+0xa8>
 800a45a:	2301      	movs	r3, #1
 800a45c:	4652      	mov	r2, sl
 800a45e:	4649      	mov	r1, r9
 800a460:	4638      	mov	r0, r7
 800a462:	47c0      	blx	r8
 800a464:	3001      	adds	r0, #1
 800a466:	d103      	bne.n	800a470 <_printf_common+0xac>
 800a468:	f04f 30ff 	mov.w	r0, #4294967295
 800a46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a470:	3501      	adds	r5, #1
 800a472:	e7c6      	b.n	800a402 <_printf_common+0x3e>
 800a474:	18e1      	adds	r1, r4, r3
 800a476:	1c5a      	adds	r2, r3, #1
 800a478:	2030      	movs	r0, #48	; 0x30
 800a47a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a47e:	4422      	add	r2, r4
 800a480:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a484:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a488:	3302      	adds	r3, #2
 800a48a:	e7c7      	b.n	800a41c <_printf_common+0x58>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4622      	mov	r2, r4
 800a490:	4649      	mov	r1, r9
 800a492:	4638      	mov	r0, r7
 800a494:	47c0      	blx	r8
 800a496:	3001      	adds	r0, #1
 800a498:	d0e6      	beq.n	800a468 <_printf_common+0xa4>
 800a49a:	3601      	adds	r6, #1
 800a49c:	e7d9      	b.n	800a452 <_printf_common+0x8e>
	...

0800a4a0 <_printf_i>:
 800a4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4a4:	7e0f      	ldrb	r7, [r1, #24]
 800a4a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4a8:	2f78      	cmp	r7, #120	; 0x78
 800a4aa:	4691      	mov	r9, r2
 800a4ac:	4680      	mov	r8, r0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	469a      	mov	sl, r3
 800a4b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4b6:	d807      	bhi.n	800a4c8 <_printf_i+0x28>
 800a4b8:	2f62      	cmp	r7, #98	; 0x62
 800a4ba:	d80a      	bhi.n	800a4d2 <_printf_i+0x32>
 800a4bc:	2f00      	cmp	r7, #0
 800a4be:	f000 80d8 	beq.w	800a672 <_printf_i+0x1d2>
 800a4c2:	2f58      	cmp	r7, #88	; 0x58
 800a4c4:	f000 80a3 	beq.w	800a60e <_printf_i+0x16e>
 800a4c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4d0:	e03a      	b.n	800a548 <_printf_i+0xa8>
 800a4d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4d6:	2b15      	cmp	r3, #21
 800a4d8:	d8f6      	bhi.n	800a4c8 <_printf_i+0x28>
 800a4da:	a101      	add	r1, pc, #4	; (adr r1, 800a4e0 <_printf_i+0x40>)
 800a4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4e0:	0800a539 	.word	0x0800a539
 800a4e4:	0800a54d 	.word	0x0800a54d
 800a4e8:	0800a4c9 	.word	0x0800a4c9
 800a4ec:	0800a4c9 	.word	0x0800a4c9
 800a4f0:	0800a4c9 	.word	0x0800a4c9
 800a4f4:	0800a4c9 	.word	0x0800a4c9
 800a4f8:	0800a54d 	.word	0x0800a54d
 800a4fc:	0800a4c9 	.word	0x0800a4c9
 800a500:	0800a4c9 	.word	0x0800a4c9
 800a504:	0800a4c9 	.word	0x0800a4c9
 800a508:	0800a4c9 	.word	0x0800a4c9
 800a50c:	0800a659 	.word	0x0800a659
 800a510:	0800a57d 	.word	0x0800a57d
 800a514:	0800a63b 	.word	0x0800a63b
 800a518:	0800a4c9 	.word	0x0800a4c9
 800a51c:	0800a4c9 	.word	0x0800a4c9
 800a520:	0800a67b 	.word	0x0800a67b
 800a524:	0800a4c9 	.word	0x0800a4c9
 800a528:	0800a57d 	.word	0x0800a57d
 800a52c:	0800a4c9 	.word	0x0800a4c9
 800a530:	0800a4c9 	.word	0x0800a4c9
 800a534:	0800a643 	.word	0x0800a643
 800a538:	682b      	ldr	r3, [r5, #0]
 800a53a:	1d1a      	adds	r2, r3, #4
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	602a      	str	r2, [r5, #0]
 800a540:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a544:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a548:	2301      	movs	r3, #1
 800a54a:	e0a3      	b.n	800a694 <_printf_i+0x1f4>
 800a54c:	6820      	ldr	r0, [r4, #0]
 800a54e:	6829      	ldr	r1, [r5, #0]
 800a550:	0606      	lsls	r6, r0, #24
 800a552:	f101 0304 	add.w	r3, r1, #4
 800a556:	d50a      	bpl.n	800a56e <_printf_i+0xce>
 800a558:	680e      	ldr	r6, [r1, #0]
 800a55a:	602b      	str	r3, [r5, #0]
 800a55c:	2e00      	cmp	r6, #0
 800a55e:	da03      	bge.n	800a568 <_printf_i+0xc8>
 800a560:	232d      	movs	r3, #45	; 0x2d
 800a562:	4276      	negs	r6, r6
 800a564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a568:	485e      	ldr	r0, [pc, #376]	; (800a6e4 <_printf_i+0x244>)
 800a56a:	230a      	movs	r3, #10
 800a56c:	e019      	b.n	800a5a2 <_printf_i+0x102>
 800a56e:	680e      	ldr	r6, [r1, #0]
 800a570:	602b      	str	r3, [r5, #0]
 800a572:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a576:	bf18      	it	ne
 800a578:	b236      	sxthne	r6, r6
 800a57a:	e7ef      	b.n	800a55c <_printf_i+0xbc>
 800a57c:	682b      	ldr	r3, [r5, #0]
 800a57e:	6820      	ldr	r0, [r4, #0]
 800a580:	1d19      	adds	r1, r3, #4
 800a582:	6029      	str	r1, [r5, #0]
 800a584:	0601      	lsls	r1, r0, #24
 800a586:	d501      	bpl.n	800a58c <_printf_i+0xec>
 800a588:	681e      	ldr	r6, [r3, #0]
 800a58a:	e002      	b.n	800a592 <_printf_i+0xf2>
 800a58c:	0646      	lsls	r6, r0, #25
 800a58e:	d5fb      	bpl.n	800a588 <_printf_i+0xe8>
 800a590:	881e      	ldrh	r6, [r3, #0]
 800a592:	4854      	ldr	r0, [pc, #336]	; (800a6e4 <_printf_i+0x244>)
 800a594:	2f6f      	cmp	r7, #111	; 0x6f
 800a596:	bf0c      	ite	eq
 800a598:	2308      	moveq	r3, #8
 800a59a:	230a      	movne	r3, #10
 800a59c:	2100      	movs	r1, #0
 800a59e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5a2:	6865      	ldr	r5, [r4, #4]
 800a5a4:	60a5      	str	r5, [r4, #8]
 800a5a6:	2d00      	cmp	r5, #0
 800a5a8:	bfa2      	ittt	ge
 800a5aa:	6821      	ldrge	r1, [r4, #0]
 800a5ac:	f021 0104 	bicge.w	r1, r1, #4
 800a5b0:	6021      	strge	r1, [r4, #0]
 800a5b2:	b90e      	cbnz	r6, 800a5b8 <_printf_i+0x118>
 800a5b4:	2d00      	cmp	r5, #0
 800a5b6:	d04d      	beq.n	800a654 <_printf_i+0x1b4>
 800a5b8:	4615      	mov	r5, r2
 800a5ba:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5be:	fb03 6711 	mls	r7, r3, r1, r6
 800a5c2:	5dc7      	ldrb	r7, [r0, r7]
 800a5c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5c8:	4637      	mov	r7, r6
 800a5ca:	42bb      	cmp	r3, r7
 800a5cc:	460e      	mov	r6, r1
 800a5ce:	d9f4      	bls.n	800a5ba <_printf_i+0x11a>
 800a5d0:	2b08      	cmp	r3, #8
 800a5d2:	d10b      	bne.n	800a5ec <_printf_i+0x14c>
 800a5d4:	6823      	ldr	r3, [r4, #0]
 800a5d6:	07de      	lsls	r6, r3, #31
 800a5d8:	d508      	bpl.n	800a5ec <_printf_i+0x14c>
 800a5da:	6923      	ldr	r3, [r4, #16]
 800a5dc:	6861      	ldr	r1, [r4, #4]
 800a5de:	4299      	cmp	r1, r3
 800a5e0:	bfde      	ittt	le
 800a5e2:	2330      	movle	r3, #48	; 0x30
 800a5e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a5e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a5ec:	1b52      	subs	r2, r2, r5
 800a5ee:	6122      	str	r2, [r4, #16]
 800a5f0:	f8cd a000 	str.w	sl, [sp]
 800a5f4:	464b      	mov	r3, r9
 800a5f6:	aa03      	add	r2, sp, #12
 800a5f8:	4621      	mov	r1, r4
 800a5fa:	4640      	mov	r0, r8
 800a5fc:	f7ff fee2 	bl	800a3c4 <_printf_common>
 800a600:	3001      	adds	r0, #1
 800a602:	d14c      	bne.n	800a69e <_printf_i+0x1fe>
 800a604:	f04f 30ff 	mov.w	r0, #4294967295
 800a608:	b004      	add	sp, #16
 800a60a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a60e:	4835      	ldr	r0, [pc, #212]	; (800a6e4 <_printf_i+0x244>)
 800a610:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a614:	6829      	ldr	r1, [r5, #0]
 800a616:	6823      	ldr	r3, [r4, #0]
 800a618:	f851 6b04 	ldr.w	r6, [r1], #4
 800a61c:	6029      	str	r1, [r5, #0]
 800a61e:	061d      	lsls	r5, r3, #24
 800a620:	d514      	bpl.n	800a64c <_printf_i+0x1ac>
 800a622:	07df      	lsls	r7, r3, #31
 800a624:	bf44      	itt	mi
 800a626:	f043 0320 	orrmi.w	r3, r3, #32
 800a62a:	6023      	strmi	r3, [r4, #0]
 800a62c:	b91e      	cbnz	r6, 800a636 <_printf_i+0x196>
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	f023 0320 	bic.w	r3, r3, #32
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	2310      	movs	r3, #16
 800a638:	e7b0      	b.n	800a59c <_printf_i+0xfc>
 800a63a:	6823      	ldr	r3, [r4, #0]
 800a63c:	f043 0320 	orr.w	r3, r3, #32
 800a640:	6023      	str	r3, [r4, #0]
 800a642:	2378      	movs	r3, #120	; 0x78
 800a644:	4828      	ldr	r0, [pc, #160]	; (800a6e8 <_printf_i+0x248>)
 800a646:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a64a:	e7e3      	b.n	800a614 <_printf_i+0x174>
 800a64c:	0659      	lsls	r1, r3, #25
 800a64e:	bf48      	it	mi
 800a650:	b2b6      	uxthmi	r6, r6
 800a652:	e7e6      	b.n	800a622 <_printf_i+0x182>
 800a654:	4615      	mov	r5, r2
 800a656:	e7bb      	b.n	800a5d0 <_printf_i+0x130>
 800a658:	682b      	ldr	r3, [r5, #0]
 800a65a:	6826      	ldr	r6, [r4, #0]
 800a65c:	6961      	ldr	r1, [r4, #20]
 800a65e:	1d18      	adds	r0, r3, #4
 800a660:	6028      	str	r0, [r5, #0]
 800a662:	0635      	lsls	r5, r6, #24
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	d501      	bpl.n	800a66c <_printf_i+0x1cc>
 800a668:	6019      	str	r1, [r3, #0]
 800a66a:	e002      	b.n	800a672 <_printf_i+0x1d2>
 800a66c:	0670      	lsls	r0, r6, #25
 800a66e:	d5fb      	bpl.n	800a668 <_printf_i+0x1c8>
 800a670:	8019      	strh	r1, [r3, #0]
 800a672:	2300      	movs	r3, #0
 800a674:	6123      	str	r3, [r4, #16]
 800a676:	4615      	mov	r5, r2
 800a678:	e7ba      	b.n	800a5f0 <_printf_i+0x150>
 800a67a:	682b      	ldr	r3, [r5, #0]
 800a67c:	1d1a      	adds	r2, r3, #4
 800a67e:	602a      	str	r2, [r5, #0]
 800a680:	681d      	ldr	r5, [r3, #0]
 800a682:	6862      	ldr	r2, [r4, #4]
 800a684:	2100      	movs	r1, #0
 800a686:	4628      	mov	r0, r5
 800a688:	f7f5 fdca 	bl	8000220 <memchr>
 800a68c:	b108      	cbz	r0, 800a692 <_printf_i+0x1f2>
 800a68e:	1b40      	subs	r0, r0, r5
 800a690:	6060      	str	r0, [r4, #4]
 800a692:	6863      	ldr	r3, [r4, #4]
 800a694:	6123      	str	r3, [r4, #16]
 800a696:	2300      	movs	r3, #0
 800a698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a69c:	e7a8      	b.n	800a5f0 <_printf_i+0x150>
 800a69e:	6923      	ldr	r3, [r4, #16]
 800a6a0:	462a      	mov	r2, r5
 800a6a2:	4649      	mov	r1, r9
 800a6a4:	4640      	mov	r0, r8
 800a6a6:	47d0      	blx	sl
 800a6a8:	3001      	adds	r0, #1
 800a6aa:	d0ab      	beq.n	800a604 <_printf_i+0x164>
 800a6ac:	6823      	ldr	r3, [r4, #0]
 800a6ae:	079b      	lsls	r3, r3, #30
 800a6b0:	d413      	bmi.n	800a6da <_printf_i+0x23a>
 800a6b2:	68e0      	ldr	r0, [r4, #12]
 800a6b4:	9b03      	ldr	r3, [sp, #12]
 800a6b6:	4298      	cmp	r0, r3
 800a6b8:	bfb8      	it	lt
 800a6ba:	4618      	movlt	r0, r3
 800a6bc:	e7a4      	b.n	800a608 <_printf_i+0x168>
 800a6be:	2301      	movs	r3, #1
 800a6c0:	4632      	mov	r2, r6
 800a6c2:	4649      	mov	r1, r9
 800a6c4:	4640      	mov	r0, r8
 800a6c6:	47d0      	blx	sl
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	d09b      	beq.n	800a604 <_printf_i+0x164>
 800a6cc:	3501      	adds	r5, #1
 800a6ce:	68e3      	ldr	r3, [r4, #12]
 800a6d0:	9903      	ldr	r1, [sp, #12]
 800a6d2:	1a5b      	subs	r3, r3, r1
 800a6d4:	42ab      	cmp	r3, r5
 800a6d6:	dcf2      	bgt.n	800a6be <_printf_i+0x21e>
 800a6d8:	e7eb      	b.n	800a6b2 <_printf_i+0x212>
 800a6da:	2500      	movs	r5, #0
 800a6dc:	f104 0619 	add.w	r6, r4, #25
 800a6e0:	e7f5      	b.n	800a6ce <_printf_i+0x22e>
 800a6e2:	bf00      	nop
 800a6e4:	0800a961 	.word	0x0800a961
 800a6e8:	0800a972 	.word	0x0800a972

0800a6ec <memmove>:
 800a6ec:	4288      	cmp	r0, r1
 800a6ee:	b510      	push	{r4, lr}
 800a6f0:	eb01 0402 	add.w	r4, r1, r2
 800a6f4:	d902      	bls.n	800a6fc <memmove+0x10>
 800a6f6:	4284      	cmp	r4, r0
 800a6f8:	4623      	mov	r3, r4
 800a6fa:	d807      	bhi.n	800a70c <memmove+0x20>
 800a6fc:	1e43      	subs	r3, r0, #1
 800a6fe:	42a1      	cmp	r1, r4
 800a700:	d008      	beq.n	800a714 <memmove+0x28>
 800a702:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a706:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a70a:	e7f8      	b.n	800a6fe <memmove+0x12>
 800a70c:	4402      	add	r2, r0
 800a70e:	4601      	mov	r1, r0
 800a710:	428a      	cmp	r2, r1
 800a712:	d100      	bne.n	800a716 <memmove+0x2a>
 800a714:	bd10      	pop	{r4, pc}
 800a716:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a71a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a71e:	e7f7      	b.n	800a710 <memmove+0x24>

0800a720 <_realloc_r>:
 800a720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a724:	4680      	mov	r8, r0
 800a726:	4614      	mov	r4, r2
 800a728:	460e      	mov	r6, r1
 800a72a:	b921      	cbnz	r1, 800a736 <_realloc_r+0x16>
 800a72c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a730:	4611      	mov	r1, r2
 800a732:	f7ff bb85 	b.w	8009e40 <_malloc_r>
 800a736:	b92a      	cbnz	r2, 800a744 <_realloc_r+0x24>
 800a738:	f7ff fc9c 	bl	800a074 <_free_r>
 800a73c:	4625      	mov	r5, r4
 800a73e:	4628      	mov	r0, r5
 800a740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a744:	f000 f81b 	bl	800a77e <_malloc_usable_size_r>
 800a748:	4284      	cmp	r4, r0
 800a74a:	4607      	mov	r7, r0
 800a74c:	d802      	bhi.n	800a754 <_realloc_r+0x34>
 800a74e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a752:	d812      	bhi.n	800a77a <_realloc_r+0x5a>
 800a754:	4621      	mov	r1, r4
 800a756:	4640      	mov	r0, r8
 800a758:	f7ff fb72 	bl	8009e40 <_malloc_r>
 800a75c:	4605      	mov	r5, r0
 800a75e:	2800      	cmp	r0, #0
 800a760:	d0ed      	beq.n	800a73e <_realloc_r+0x1e>
 800a762:	42bc      	cmp	r4, r7
 800a764:	4622      	mov	r2, r4
 800a766:	4631      	mov	r1, r6
 800a768:	bf28      	it	cs
 800a76a:	463a      	movcs	r2, r7
 800a76c:	f7ff fb32 	bl	8009dd4 <memcpy>
 800a770:	4631      	mov	r1, r6
 800a772:	4640      	mov	r0, r8
 800a774:	f7ff fc7e 	bl	800a074 <_free_r>
 800a778:	e7e1      	b.n	800a73e <_realloc_r+0x1e>
 800a77a:	4635      	mov	r5, r6
 800a77c:	e7df      	b.n	800a73e <_realloc_r+0x1e>

0800a77e <_malloc_usable_size_r>:
 800a77e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a782:	1f18      	subs	r0, r3, #4
 800a784:	2b00      	cmp	r3, #0
 800a786:	bfbc      	itt	lt
 800a788:	580b      	ldrlt	r3, [r1, r0]
 800a78a:	18c0      	addlt	r0, r0, r3
 800a78c:	4770      	bx	lr
	...

0800a790 <_init>:
 800a790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a792:	bf00      	nop
 800a794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a796:	bc08      	pop	{r3}
 800a798:	469e      	mov	lr, r3
 800a79a:	4770      	bx	lr

0800a79c <_fini>:
 800a79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a79e:	bf00      	nop
 800a7a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7a2:	bc08      	pop	{r3}
 800a7a4:	469e      	mov	lr, r3
 800a7a6:	4770      	bx	lr
