<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\GOWIN\Project\loongxin2\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\GOWIN\Project\loongxin2\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\GOWIN\Project\loongxin2\src\1C102.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 17 16:24:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23052</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14897</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>321</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1514</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>11</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M </td>
</tr>
<tr>
<td>TCK</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_s1/F </td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_s0/F </td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/hept1/re_s4/F </td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_s2/F </td>
</tr>
<tr>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pll/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>TCK</td>
<td>1.000(MHz)</td>
<td>98.777(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>70.906(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>32.000(MHz)</td>
<td style="color: #FF0000;" class = "error">26.489(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK_50M!</h4>
<h4>No timing paths to get frequency of A_cpu/gpio1/n4_5!</h4>
<h4>No timing paths to get frequency of A_cpu/pwm1/n101_3!</h4>
<h4>No timing paths to get frequency of A_cpu/hept1/re!</h4>
<h4>No timing paths to get frequency of A_cpu/uart1/n60_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-2742.623</td>
<td>1012</td>
</tr>
<tr>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.485</td>
<td>A_cpu/gpio1/gpiob_o_r_4_s0/Q</td>
<td>A_cpu/gpio1/rdata_4_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_5:[F]</td>
<td>1.250</td>
<td>-0.321</td>
<td>12.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.132</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_8_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.334</td>
<td>10.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.851</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_26_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.336</td>
<td>10.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.671</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_15_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.332</td>
<td>10.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.559</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_17_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.327</td>
<td>10.037</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.450</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_10_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.325</td>
<td>9.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.382</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_24_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.331</td>
<td>9.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.379</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_14_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.327</td>
<td>9.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.369</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_18_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.327</td>
<td>9.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.331</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_22_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.323</td>
<td>9.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.325</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_31_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.325</td>
<td>9.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.269</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_7_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.321</td>
<td>9.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.199</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_29_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.346</td>
<td>9.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.164</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_25_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.325</td>
<td>9.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.071</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_13_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.327</td>
<td>9.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.990</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_2_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.344</td>
<td>9.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.982</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>A_cpu/hept1/rdata_17_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.081</td>
<td>9.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.961</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_3_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.344</td>
<td>9.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.959</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_9_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.331</td>
<td>9.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.916</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_28_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.321</td>
<td>9.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.908</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_0_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.325</td>
<td>9.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.882</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_4_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.315</td>
<td>9.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.860</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_27_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.315</td>
<td>9.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.852</td>
<td>A_cpu/A_axi2apb/addr_1_s0/Q</td>
<td>A_cpu/hept1/rdata_16_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.081</td>
<td>8.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.831</td>
<td>A_cpu/A_axi2apb/addr_17_s0/Q</td>
<td>A_cpu/pwm1/rdata_21_s1/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>-0.321</td>
<td>9.304</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.049</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>TCK:[F]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.013</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.489</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-1.052</td>
<td>0.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.130</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.094</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.083</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.083</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.074</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.577</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.043</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.033</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.020</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.001</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.625</td>
</tr>
<tr>
<td>12</td>
<td>0.010</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.631</td>
</tr>
<tr>
<td>13</td>
<td>0.020</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.620</td>
<td>0.676</td>
</tr>
<tr>
<td>14</td>
<td>0.032</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.620</td>
<td>0.689</td>
</tr>
<tr>
<td>15</td>
<td>0.042</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.689</td>
</tr>
<tr>
<td>16</td>
<td>0.042</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.689</td>
</tr>
<tr>
<td>17</td>
<td>0.072</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.719</td>
</tr>
<tr>
<td>18</td>
<td>0.074</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.725</td>
</tr>
<tr>
<td>19</td>
<td>0.094</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.615</td>
<td>0.745</td>
</tr>
<tr>
<td>20</td>
<td>0.104</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.750</td>
</tr>
<tr>
<td>21</td>
<td>0.104</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.750</td>
</tr>
<tr>
<td>22</td>
<td>0.120</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.605</td>
<td>0.736</td>
</tr>
<tr>
<td>23</td>
<td>0.135</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
<td>TCK:[R]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.610</td>
<td>0.756</td>
</tr>
<tr>
<td>24</td>
<td>0.136</td>
<td>A_cpu/uart1/fifo_tx_data_6_s0/Q</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/DI[2]</td>
<td>A_cpu/uart1/n60_6:[F]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.259</td>
</tr>
<tr>
<td>25</td>
<td>0.136</td>
<td>A_cpu/uart1/fifo_tx_data_4_s0/Q</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/DI[0]</td>
<td>A_cpu/uart1/n60_6:[F]</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.025</td>
<td>0.259</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.898</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_16_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.047</td>
<td>8.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.898</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_17_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.047</td>
<td>8.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.898</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_18_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.047</td>
<td>8.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.519</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_9_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.044</td>
<td>8.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.519</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_13_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.044</td>
<td>8.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.501</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_14_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.026</td>
<td>8.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.499</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_10_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.034</td>
<td>8.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.086</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_4_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.026</td>
<td>7.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.086</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_5_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.026</td>
<td>7.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.086</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_7_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.026</td>
<td>7.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.711</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_11_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.026</td>
<td>7.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.618</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_1_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.618</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_2_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.618</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_8_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.608</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_12_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.002</td>
<td>7.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.417</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_0_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.021</td>
<td>7.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.256</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_15_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.256</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_19_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.256</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_20_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.256</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_23_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.247</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_3_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.002</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.247</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_6_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.002</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.247</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_22_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.002</td>
<td>7.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.153</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_21_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.153</td>
<td>A_cpu/A_axi2apb/addr_16_s0/Q</td>
<td>A_cpu/hept1/rdata_26_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>1.250</td>
<td>0.011</td>
<td>7.009</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.584</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_24_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.380</td>
<td>1.050</td>
</tr>
<tr>
<td>2</td>
<td>1.584</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_25_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.380</td>
<td>1.050</td>
</tr>
<tr>
<td>3</td>
<td>1.584</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_27_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.380</td>
<td>1.050</td>
</tr>
<tr>
<td>4</td>
<td>1.584</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_30_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.380</td>
<td>1.050</td>
</tr>
<tr>
<td>5</td>
<td>1.584</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_31_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.380</td>
<td>1.050</td>
</tr>
<tr>
<td>6</td>
<td>1.703</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_21_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.174</td>
</tr>
<tr>
<td>7</td>
<td>1.703</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_26_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.174</td>
</tr>
<tr>
<td>8</td>
<td>1.703</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_28_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.174</td>
</tr>
<tr>
<td>9</td>
<td>1.703</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_29_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.174</td>
</tr>
<tr>
<td>10</td>
<td>1.740</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_3_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.370</td>
<td>1.216</td>
</tr>
<tr>
<td>11</td>
<td>1.740</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_6_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.370</td>
<td>1.216</td>
</tr>
<tr>
<td>12</td>
<td>1.740</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_22_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.370</td>
<td>1.216</td>
</tr>
<tr>
<td>13</td>
<td>1.745</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_15_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.216</td>
</tr>
<tr>
<td>14</td>
<td>1.745</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_19_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.216</td>
</tr>
<tr>
<td>15</td>
<td>1.745</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_20_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.216</td>
</tr>
<tr>
<td>16</td>
<td>1.745</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/hept1/rdata_23_s1/CLEAR</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/hept1/re:[F]</td>
<td>0.000</td>
<td>0.375</td>
<td>1.216</td>
</tr>
<tr>
<td>17</td>
<td>1.748</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.575</td>
</tr>
<tr>
<td>18</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_5_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.595</td>
</tr>
<tr>
<td>19</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>20</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>21</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>22</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_33_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>23</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_34_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>24</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_36_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
<tr>
<td>25</td>
<td>1.761</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_38_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>1.593</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.119</td>
<td>15.119</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8</td>
</tr>
<tr>
<td>2</td>
<td>14.119</td>
<td>15.119</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
<tr>
<td>3</td>
<td>14.121</td>
<td>15.121</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8</td>
</tr>
<tr>
<td>4</td>
<td>14.121</td>
<td>15.121</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
<tr>
<td>5</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_12</td>
</tr>
<tr>
<td>6</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_29</td>
</tr>
<tr>
<td>7</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_dram/ram_8k_inst/sp_inst_1</td>
</tr>
<tr>
<td>8</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_18</td>
</tr>
<tr>
<td>9</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
<tr>
<td>10</td>
<td>14.124</td>
<td>15.124</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/gpio1/gpiob_o_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.921</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[2][A]</td>
<td>A_cpu/gpio1/gpiob_o_r_4_s0/CLK</td>
</tr>
<tr>
<td>96.303</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C75[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/gpiob_o_r_4_s0/Q</td>
</tr>
<tr>
<td>101.029</td>
<td>4.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td>A_cpu/gpio1/n618_s12/I0</td>
</tr>
<tr>
<td>101.546</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C7[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s12/F</td>
</tr>
<tr>
<td>107.212</td>
<td>5.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C75[0][A]</td>
<td>A_cpu/gpio1/n618_s11/I0</td>
</tr>
<tr>
<td>107.673</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C75[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s11/F</td>
</tr>
<tr>
<td>108.352</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[0][B]</td>
<td>A_cpu/gpio1/n618_s9/I3</td>
</tr>
<tr>
<td>108.878</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C75[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s9/F</td>
</tr>
<tr>
<td>108.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C75[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_5</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>36</td>
<td>R25C80[1][A]</td>
<td>A_cpu/gpio1/n4_s1/F</td>
</tr>
<tr>
<td>97.492</td>
<td>2.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C75[0][B]</td>
<td>A_cpu/gpio1/rdata_4_s1/G</td>
</tr>
<tr>
<td>97.457</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td>97.393</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C75[0][B]</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.504, 11.605%; route: 11.071, 85.443%; tC2Q: 0.382, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.492, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>105.136</td>
<td>1.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C80[2][B]</td>
<td>A_cpu/pwm1/n695_s7/I1</td>
</tr>
<tr>
<td>105.653</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C80[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n695_s7/F</td>
</tr>
<tr>
<td>106.000</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>A_cpu/pwm1/n695_s6/I0</td>
</tr>
<tr>
<td>106.521</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n695_s6/F</td>
</tr>
<tr>
<td>106.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.488</td>
<td>2.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>A_cpu/pwm1/rdata_8_s1/G</td>
</tr>
<tr>
<td>97.453</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td>97.389</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C81[3][A]</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 29.315%; route: 7.122, 67.083%; tC2Q: 0.382, 3.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.488, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>105.326</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][B]</td>
<td>A_cpu/pwm1/n677_s8/I1</td>
</tr>
<tr>
<td>105.843</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n677_s8/F</td>
</tr>
<tr>
<td>105.980</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td>A_cpu/pwm1/n677_s6/I1</td>
</tr>
<tr>
<td>106.243</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n677_s6/F</td>
</tr>
<tr>
<td>106.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.490</td>
<td>2.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td>A_cpu/pwm1/rdata_26_s1/G</td>
</tr>
<tr>
<td>97.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
<tr>
<td>97.391</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C80[0][A]</td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.854, 27.602%; route: 7.102, 68.698%; tC2Q: 0.382, 3.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.490, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>106.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.716</td>
<td>1.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[3][B]</td>
<td>A_cpu/pwm1/n688_s7/I3</td>
</tr>
<tr>
<td>105.214</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C85[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n688_s7/F</td>
</tr>
<tr>
<td>105.561</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C86[3][A]</td>
<td>A_cpu/pwm1/n688_s6/I0</td>
</tr>
<tr>
<td>106.059</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C86[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n688_s6/F</td>
</tr>
<tr>
<td>106.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C86[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.486</td>
<td>2.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C86[3][A]</td>
<td>A_cpu/pwm1/rdata_15_s1/G</td>
</tr>
<tr>
<td>97.451</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td>97.387</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C86[3][A]</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.075, 30.281%; route: 6.697, 65.953%; tC2Q: 0.382, 3.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.486, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.526</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C84[1][A]</td>
<td>A_cpu/pwm1/n686_s8/I3</td>
</tr>
<tr>
<td>105.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n686_s8/F</td>
</tr>
<tr>
<td>105.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td>A_cpu/pwm1/n686_s6/I1</td>
</tr>
<tr>
<td>105.941</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n686_s6/F</td>
</tr>
<tr>
<td>105.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.481</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td>A_cpu/pwm1/rdata_17_s1/G</td>
</tr>
<tr>
<td>97.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td>97.382</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[1][B]</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 31.009%; route: 6.543, 65.181%; tC2Q: 0.382, 3.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>104.809</td>
<td>1.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[3][B]</td>
<td>A_cpu/pwm1/n693_s8/I1</td>
</tr>
<tr>
<td>105.330</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n693_s8/F</td>
</tr>
<tr>
<td>105.333</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[3][A]</td>
<td>A_cpu/pwm1/n693_s6/I1</td>
</tr>
<tr>
<td>105.830</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n693_s6/F</td>
</tr>
<tr>
<td>105.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C80[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.478</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C80[3][A]</td>
<td>A_cpu/pwm1/rdata_10_s1/G</td>
</tr>
<tr>
<td>97.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td>97.380</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C80[3][A]</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.094, 31.167%; route: 6.450, 64.979%; tC2Q: 0.382, 3.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>104.806</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[3][A]</td>
<td>A_cpu/pwm1/n679_s7/I0</td>
</tr>
<tr>
<td>105.304</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C82[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n679_s7/F</td>
</tr>
<tr>
<td>105.306</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>A_cpu/pwm1/n679_s6/I0</td>
</tr>
<tr>
<td>105.768</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n679_s6/F</td>
</tr>
<tr>
<td>105.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.484</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>A_cpu/pwm1/rdata_24_s1/G</td>
</tr>
<tr>
<td>97.449</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td>97.386</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.034, 30.757%; route: 6.447, 65.366%; tC2Q: 0.382, 3.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.484, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.526</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[2][B]</td>
<td>A_cpu/pwm1/n689_s7/I3</td>
</tr>
<tr>
<td>105.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C85[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n689_s7/F</td>
</tr>
<tr>
<td>105.235</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td>A_cpu/pwm1/n689_s6/I0</td>
</tr>
<tr>
<td>105.761</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n689_s6/F</td>
</tr>
<tr>
<td>105.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.481</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td>A_cpu/pwm1/rdata_14_s1/G</td>
</tr>
<tr>
<td>97.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_14_s1</td>
</tr>
<tr>
<td>97.382</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[0][B]</td>
<td>A_cpu/pwm1/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.122, 31.676%; route: 6.352, 64.443%; tC2Q: 0.382, 3.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.526</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td>A_cpu/pwm1/n685_s8/I3</td>
</tr>
<tr>
<td>105.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C85[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n685_s8/F</td>
</tr>
<tr>
<td>105.235</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>A_cpu/pwm1/n685_s6/I1</td>
</tr>
<tr>
<td>105.751</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n685_s6/F</td>
</tr>
<tr>
<td>105.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.481</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>A_cpu/pwm1/rdata_18_s1/G</td>
</tr>
<tr>
<td>97.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_18_s1</td>
</tr>
<tr>
<td>97.382</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>A_cpu/pwm1/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.113, 31.607%; route: 6.352, 64.509%; tC2Q: 0.382, 3.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>103.423</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R32C88[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>104.918</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C79[2][B]</td>
<td>A_cpu/pwm1/n681_s7/I1</td>
</tr>
<tr>
<td>105.180</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C79[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n681_s7/F</td>
</tr>
<tr>
<td>105.183</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>A_cpu/pwm1/n681_s6/I0</td>
</tr>
<tr>
<td>105.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n681_s6/F</td>
</tr>
<tr>
<td>105.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.477</td>
<td>2.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>A_cpu/pwm1/rdata_22_s1/G</td>
</tr>
<tr>
<td>97.442</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td>97.378</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C79[0][A]</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 29.156%; route: 6.564, 66.943%; tC2Q: 0.382, 3.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.477, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.389</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td>A_cpu/pwm1/n672_s7/I3</td>
</tr>
<tr>
<td>104.651</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s7/F</td>
</tr>
<tr>
<td>105.189</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C86[0][B]</td>
<td>A_cpu/pwm1/n672_s6/I0</td>
</tr>
<tr>
<td>105.705</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C86[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s6/F</td>
</tr>
<tr>
<td>105.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C86[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.478</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C86[0][B]</td>
<td>A_cpu/pwm1/rdata_31_s1/G</td>
</tr>
<tr>
<td>97.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
<tr>
<td>97.380</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C86[0][B]</td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 29.167%; route: 6.560, 66.930%; tC2Q: 0.382, 3.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>103.423</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R32C88[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>104.590</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td>A_cpu/pwm1/n696_s8/I1</td>
</tr>
<tr>
<td>105.116</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C79[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n696_s8/F</td>
</tr>
<tr>
<td>105.119</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[0][A]</td>
<td>A_cpu/pwm1/n696_s6/I1</td>
</tr>
<tr>
<td>105.645</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C79[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n696_s6/F</td>
</tr>
<tr>
<td>105.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C79[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.475</td>
<td>2.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C79[0][A]</td>
<td>A_cpu/pwm1/rdata_7_s1/G</td>
</tr>
<tr>
<td>97.440</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td>97.376</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C79[0][A]</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.122, 32.054%; route: 6.236, 64.019%; tC2Q: 0.382, 3.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.475, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>104.574</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[3][B]</td>
<td>A_cpu/pwm1/n674_s7/I1</td>
</tr>
<tr>
<td>105.071</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C85[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n674_s7/F</td>
</tr>
<tr>
<td>105.074</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td>A_cpu/pwm1/n674_s6/I0</td>
</tr>
<tr>
<td>105.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n674_s6/F</td>
</tr>
<tr>
<td>105.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.499</td>
<td>2.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td>A_cpu/pwm1/rdata_29_s1/G</td>
</tr>
<tr>
<td>97.464</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td>97.401</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C85[0][A]</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.099, 31.958%; route: 6.215, 64.097%; tC2Q: 0.382, 3.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.499, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>104.751</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[3][B]</td>
<td>A_cpu/pwm1/n678_s8/I1</td>
</tr>
<tr>
<td>105.041</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C82[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n678_s8/F</td>
</tr>
<tr>
<td>105.046</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td>A_cpu/pwm1/n678_s6/I1</td>
</tr>
<tr>
<td>105.544</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n678_s6/F</td>
</tr>
<tr>
<td>105.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.478</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C82[3][A]</td>
<td>A_cpu/pwm1/rdata_25_s1/G</td>
</tr>
<tr>
<td>97.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
<tr>
<td>97.380</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C82[3][A]</td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.862, 29.694%; route: 6.395, 66.338%; tC2Q: 0.382, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.516</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>A_cpu/pwm1/n690_s8/I3</td>
</tr>
<tr>
<td>105.033</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n690_s8/F</td>
</tr>
<tr>
<td>105.190</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>A_cpu/pwm1/n690_s6/I1</td>
</tr>
<tr>
<td>105.453</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n690_s6/F</td>
</tr>
<tr>
<td>105.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.481</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>A_cpu/pwm1/rdata_13_s1/G</td>
</tr>
<tr>
<td>97.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td>97.382</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 29.938%; route: 6.307, 66.056%; tC2Q: 0.382, 4.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.481, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.389</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[3][B]</td>
<td>A_cpu/pwm1/n701_s8/I3</td>
</tr>
<tr>
<td>104.679</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C89[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n701_s8/F</td>
</tr>
<tr>
<td>104.868</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C89[3][B]</td>
<td>A_cpu/pwm1/n701_s6/I1</td>
</tr>
<tr>
<td>105.389</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C89[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n701_s6/F</td>
</tr>
<tr>
<td>105.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C89[3][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.497</td>
<td>2.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C89[3][B]</td>
<td>A_cpu/pwm1/rdata_2_s1/G</td>
</tr>
<tr>
<td>97.462</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td>97.399</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C89[3][B]</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.891, 30.482%; route: 6.211, 65.485%; tC2Q: 0.382, 4.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.497, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.945</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>96.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C73[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>97.275</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C78[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I1</td>
</tr>
<tr>
<td>97.690</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R24C78[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>98.248</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C79[0][A]</td>
<td>A_cpu/uart1/regs_n_71_s5/I3</td>
</tr>
<tr>
<td>98.774</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C79[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s5/F</td>
</tr>
<tr>
<td>101.524</td>
<td>2.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[3][B]</td>
<td>A_cpu/hept1/n399_s2/I3</td>
</tr>
<tr>
<td>102.021</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R30C85[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n399_s2/F</td>
</tr>
<tr>
<td>104.013</td>
<td>1.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][A]</td>
<td>A_cpu/hept1/n718_s8/I3</td>
</tr>
<tr>
<td>104.534</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n718_s8/F</td>
</tr>
<tr>
<td>104.536</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td>A_cpu/hept1/n718_s7/I2</td>
</tr>
<tr>
<td>104.998</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n718_s7/F</td>
</tr>
<tr>
<td>104.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.114</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td>A_cpu/hept1/rdata_17_s1/G</td>
</tr>
<tr>
<td>97.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
<tr>
<td>97.016</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[1][B]</td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.421, 26.747%; route: 6.249, 69.028%; tC2Q: 0.382, 4.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.579</td>
<td>1.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C89[0][B]</td>
<td>A_cpu/pwm1/n700_s7/I3</td>
</tr>
<tr>
<td>104.841</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C89[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n700_s7/F</td>
</tr>
<tr>
<td>104.844</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C89[2][B]</td>
<td>A_cpu/pwm1/n700_s6/I0</td>
</tr>
<tr>
<td>105.360</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C89[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n700_s6/F</td>
</tr>
<tr>
<td>105.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C89[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.497</td>
<td>2.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C89[2][B]</td>
<td>A_cpu/pwm1/rdata_3_s1/G</td>
</tr>
<tr>
<td>97.462</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td>97.399</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C89[2][B]</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 30.231%; route: 6.215, 65.724%; tC2Q: 0.382, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.497, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>104.384</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[3][A]</td>
<td>A_cpu/pwm1/n694_s7/I1</td>
</tr>
<tr>
<td>104.881</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n694_s7/F</td>
</tr>
<tr>
<td>104.884</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>A_cpu/pwm1/n694_s6/I0</td>
</tr>
<tr>
<td>105.345</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n694_s6/F</td>
</tr>
<tr>
<td>105.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.484</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>A_cpu/pwm1/rdata_9_s1/G</td>
</tr>
<tr>
<td>97.449</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
<tr>
<td>97.386</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C84[0][A]</td>
<td>A_cpu/pwm1/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.034, 32.133%; route: 6.025, 63.816%; tC2Q: 0.382, 4.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.484, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.194</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C88[3][B]</td>
<td>A_cpu/pwm1/n675_s7/I3</td>
</tr>
<tr>
<td>104.609</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C88[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n675_s7/F</td>
</tr>
<tr>
<td>104.766</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][B]</td>
<td>A_cpu/pwm1/n675_s6/I0</td>
</tr>
<tr>
<td>105.293</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n675_s6/F</td>
</tr>
<tr>
<td>105.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.475</td>
<td>2.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C87[1][B]</td>
<td>A_cpu/pwm1/rdata_28_s1/G</td>
</tr>
<tr>
<td>97.440</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
<tr>
<td>97.376</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C87[1][B]</td>
<td>A_cpu/pwm1/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.021, 32.179%; route: 5.985, 63.747%; tC2Q: 0.382, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.475, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[3][A]</td>
<td>A_cpu/pwm1/n1089_s4/I0</td>
</tr>
<tr>
<td>103.428</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s4/F</td>
</tr>
<tr>
<td>103.928</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C88[1][A]</td>
<td>A_cpu/pwm1/n703_s8/I3</td>
</tr>
<tr>
<td>104.389</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C88[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n703_s8/F</td>
</tr>
<tr>
<td>104.771</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[0][B]</td>
<td>A_cpu/pwm1/n703_s6/I1</td>
</tr>
<tr>
<td>105.288</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C88[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n703_s6/F</td>
</tr>
<tr>
<td>105.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.478</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C88[0][B]</td>
<td>A_cpu/pwm1/rdata_0_s1/G</td>
</tr>
<tr>
<td>97.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td>97.380</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C88[0][B]</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.053, 32.530%; route: 5.949, 63.394%; tC2Q: 0.382, 4.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.478, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>103.423</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R32C88[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>103.923</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[3][B]</td>
<td>A_cpu/pwm1/n699_s8/I1</td>
</tr>
<tr>
<td>104.444</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C85[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n699_s8/F</td>
</tr>
<tr>
<td>104.791</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td>A_cpu/pwm1/n699_s6/I1</td>
</tr>
<tr>
<td>105.253</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n699_s6/F</td>
</tr>
<tr>
<td>105.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.469</td>
<td>2.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td>A_cpu/pwm1/rdata_4_s1/G</td>
</tr>
<tr>
<td>97.434</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td>97.370</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[1][B]</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.053, 32.651%; route: 5.914, 63.257%; tC2Q: 0.382, 4.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.469, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.906</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C88[1][B]</td>
<td>A_cpu/pwm1/n1057_s3/I3</td>
</tr>
<tr>
<td>103.433</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R32C88[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s3/F</td>
</tr>
<tr>
<td>104.514</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C83[3][B]</td>
<td>A_cpu/pwm1/n676_s8/I3</td>
</tr>
<tr>
<td>104.804</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C83[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s8/F</td>
</tr>
<tr>
<td>104.946</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[3][A]</td>
<td>A_cpu/pwm1/n676_s6/I1</td>
</tr>
<tr>
<td>105.236</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C83[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s6/F</td>
</tr>
<tr>
<td>105.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.469</td>
<td>2.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[3][A]</td>
<td>A_cpu/pwm1/rdata_27_s1/G</td>
</tr>
<tr>
<td>97.434</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td>97.377</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C83[3][A]</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.660, 28.503%; route: 6.290, 67.399%; tC2Q: 0.382, 4.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.469, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.945</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C73[1][B]</td>
<td>A_cpu/A_axi2apb/addr_1_s0/CLK</td>
</tr>
<tr>
<td>96.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C73[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_1_s0/Q</td>
</tr>
<tr>
<td>97.275</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C78[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/I1</td>
</tr>
<tr>
<td>97.690</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R24C78[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_1_s0/F</td>
</tr>
<tr>
<td>98.248</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C79[0][A]</td>
<td>A_cpu/uart1/regs_n_71_s5/I3</td>
</tr>
<tr>
<td>98.774</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R21C79[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s5/F</td>
</tr>
<tr>
<td>101.524</td>
<td>2.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[3][B]</td>
<td>A_cpu/hept1/n399_s2/I3</td>
</tr>
<tr>
<td>102.021</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R30C85[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n399_s2/F</td>
</tr>
<tr>
<td>103.878</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[2][B]</td>
<td>A_cpu/hept1/n723_s8/I3</td>
</tr>
<tr>
<td>104.339</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C88[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n723_s8/F</td>
</tr>
<tr>
<td>104.341</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td>A_cpu/hept1/n723_s7/I2</td>
</tr>
<tr>
<td>104.868</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n723_s7/F</td>
</tr>
<tr>
<td>104.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.114</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td>A_cpu/hept1/rdata_16_s1/G</td>
</tr>
<tr>
<td>97.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
<tr>
<td>97.016</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[1][A]</td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.426, 27.192%; route: 6.114, 68.521%; tC2Q: 0.382, 4.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>97.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.904</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[2][A]</td>
<td>A_cpu/A_axi2apb/addr_17_s0/CLK</td>
</tr>
<tr>
<td>96.286</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C74[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_17_s0/Q</td>
</tr>
<tr>
<td>97.210</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C76[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/I1</td>
</tr>
<tr>
<td>97.731</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R21C76[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s4/F</td>
</tr>
<tr>
<td>99.126</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C84[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/I1</td>
</tr>
<tr>
<td>99.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R24C84[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_10_s0/F</td>
</tr>
<tr>
<td>100.925</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C80[1][A]</td>
<td>A_cpu/pwm1/n1026_s3/I2</td>
</tr>
<tr>
<td>101.441</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C80[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s3/F</td>
</tr>
<tr>
<td>102.401</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C80[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I1</td>
</tr>
<tr>
<td>102.928</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R31C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>104.386</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[3][B]</td>
<td>A_cpu/pwm1/n682_s7/I3</td>
</tr>
<tr>
<td>104.676</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C87[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n682_s7/F</td>
</tr>
<tr>
<td>104.681</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>A_cpu/pwm1/n682_s6/I0</td>
</tr>
<tr>
<td>105.208</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n682_s6/F</td>
</tr>
<tr>
<td>105.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C84[2][A]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>97.475</td>
<td>2.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1/G</td>
</tr>
<tr>
<td>97.440</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td>97.376</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.896, 31.130%; route: 6.025, 64.759%; tC2Q: 0.382, 4.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.475, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>500.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>501.690</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>501.725</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>501.726</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.646</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>126.826</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C82[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>126.949</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C82[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1517_s1/I0</td>
</tr>
<tr>
<td>127.274</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C82[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1517_s1/F</td>
</tr>
<tr>
<td>127.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C82[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>125.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>125.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>126.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>127.698</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C82[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>127.733</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>127.764</td>
<td>0.031</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C82[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 51.690%; route: 0.124, 19.682%; tC2Q: 0.180, 28.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 50.232%; route: 1.342, 49.768%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n187_s0/I1</td>
</tr>
<tr>
<td>1.532</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n187_s0/F</td>
</tr>
<tr>
<td>1.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td>1.662</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 37.659%; route: 0.126, 25.700%; tC2Q: 0.180, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
</tr>
<tr>
<td>1.340</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n200_s0/I1</td>
</tr>
<tr>
<td>1.598</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n200_s0/F</td>
</tr>
<tr>
<td>1.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.188%; route: 0.120, 21.525%; tC2Q: 0.180, 32.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n194_s0/I1</td>
</tr>
<tr>
<td>1.604</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C55[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n194_s0/F</td>
</tr>
<tr>
<td>1.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.676%; route: 0.126, 22.395%; tC2Q: 0.180, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C53[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n199_s0/I1</td>
</tr>
<tr>
<td>1.609</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C55[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n199_s0/F</td>
</tr>
<tr>
<td>1.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.610%; route: 0.370, 35.390%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.676%; route: 0.126, 22.395%; tC2Q: 0.180, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/Q</td>
</tr>
<tr>
<td>1.360</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n198_s0/I1</td>
</tr>
<tr>
<td>1.618</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n198_s0/F</td>
</tr>
<tr>
<td>1.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 44.589%; route: 0.140, 24.242%; tC2Q: 0.180, 31.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C49[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/decode/ljtagboot_s6/Q</td>
</tr>
<tr>
<td>1.624</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
<tr>
<td>1.667</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_ljtagboot_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 69.165%; tC2Q: 0.180, 30.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/Q</td>
</tr>
<tr>
<td>1.340</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n197_s0/I1</td>
</tr>
<tr>
<td>1.659</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n197_s0/F</td>
</tr>
<tr>
<td>1.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.515%; route: 0.120, 19.394%; tC2Q: 0.180, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n208_s0/I1</td>
</tr>
<tr>
<td>1.672</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C56[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n208_s0/F</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C56[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C56[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.297%; route: 0.260, 41.188%; tC2Q: 0.180, 28.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
</tr>
<tr>
<td>1.340</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n195_s0/I1</td>
</tr>
<tr>
<td>1.665</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n195_s0/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td>1.667</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 52.000%; route: 0.120, 19.200%; tC2Q: 0.180, 28.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C53[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n196_s0/I1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n196_s0/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
<tr>
<td>1.667</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.610%; route: 0.370, 35.390%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 51.485%; route: 0.126, 20.000%; tC2Q: 0.180, 28.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n214_s0/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C55[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n214_s0/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C55[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.696</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 38.078%; route: 0.239, 35.305%; tC2Q: 0.180, 26.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n215_s0/I1</td>
</tr>
<tr>
<td>1.729</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C55[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n215_s0/F</td>
</tr>
<tr>
<td>1.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C55[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.696</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.387%; route: 0.251, 36.479%; tC2Q: 0.180, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n192_s0/I1</td>
</tr>
<tr>
<td>1.729</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n192_s0/F</td>
</tr>
<tr>
<td>1.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.387%; route: 0.251, 36.479%; tC2Q: 0.180, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n189_s0/I1</td>
</tr>
<tr>
<td>1.729</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C55[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n189_s0/F</td>
</tr>
<tr>
<td>1.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.387%; route: 0.251, 36.479%; tC2Q: 0.180, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C53[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/Q</td>
</tr>
<tr>
<td>1.451</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n216_s0/I1</td>
</tr>
<tr>
<td>1.769</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C55[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n216_s0/F</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C55[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.696</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C55[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.303%; route: 0.375, 35.697%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 44.348%; route: 0.220, 30.609%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C54[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_9_s1/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n209_s0/I1</td>
</tr>
<tr>
<td>1.765</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C56[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n209_s0/F</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C56[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
<tr>
<td>1.692</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C56[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.379%; route: 0.354, 48.793%; tC2Q: 0.180, 24.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C53[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n213_s0/I1</td>
</tr>
<tr>
<td>1.791</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C55[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n213_s0/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C55[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/CLK</td>
</tr>
<tr>
<td>1.696</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C55[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.610%; route: 0.370, 35.390%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.785%; route: 0.246, 33.054%; tC2Q: 0.180, 24.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n191_s0/I1</td>
</tr>
<tr>
<td>1.790</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n191_s0/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.500%; route: 0.251, 33.500%; tC2Q: 0.180, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
</tr>
<tr>
<td>1.472</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n190_s0/I1</td>
</tr>
<tr>
<td>1.790</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n190_s0/F</td>
</tr>
<tr>
<td>1.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.500%; route: 0.251, 33.500%; tC2Q: 0.180, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C53[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n203_s0/I1</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C56[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n203_s0/F</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.656</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
<tr>
<td>1.667</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C56[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.303%; route: 0.375, 35.697%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 25.127%; route: 0.371, 50.424%; tC2Q: 0.180, 24.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C53[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C53[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n188_s0/I1</td>
</tr>
<tr>
<td>1.797</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n188_s0/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.651</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/CLK</td>
</tr>
<tr>
<td>1.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td>1.662</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C55[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.921%; route: 0.365, 35.079%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 44.628%; route: 0.239, 31.570%; tC2Q: 0.180, 23.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>126.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/fifo_tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R24C85[1][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>126.637</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C76[2][B]</td>
<td>A_cpu/uart1/fifo_tx_data_6_s0/G</td>
</tr>
<tr>
<td>126.779</td>
<td>0.142</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R16C76[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/fifo_tx_data_6_s0/Q</td>
</tr>
<tr>
<td>126.896</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77</td>
<td style=" font-weight:bold;">A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.662</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>126.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td>126.760</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C77</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.637, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 44.928%; tC2Q: 0.142, 55.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>126.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/fifo_tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R24C85[1][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>126.637</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>A_cpu/uart1/fifo_tx_data_4_s0/G</td>
</tr>
<tr>
<td>126.779</td>
<td>0.142</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/fifo_tx_data_4_s0/Q</td>
</tr>
<tr>
<td>126.896</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77</td>
<td style=" font-weight:bold;">A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.662</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C77</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>126.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td>126.760</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C77</td>
<td>A_cpu/uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.637, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 44.928%; tC2Q: 0.142, 55.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.630</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.114</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][A]</td>
<td>A_cpu/hept1/rdata_16_s1/G</td>
</tr>
<tr>
<td>97.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
<tr>
<td>96.732</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[1][A]</td>
<td>A_cpu/hept1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.154%; route: 7.015, 80.459%; tC2Q: 0.382, 4.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.630</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.114</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[1][B]</td>
<td>A_cpu/hept1/rdata_17_s1/G</td>
</tr>
<tr>
<td>97.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
<tr>
<td>96.732</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[1][B]</td>
<td>A_cpu/hept1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.154%; route: 7.015, 80.459%; tC2Q: 0.382, 4.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.630</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[2][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.114</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C88[2][A]</td>
<td>A_cpu/hept1/rdata_18_s1/G</td>
</tr>
<tr>
<td>97.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_18_s1</td>
</tr>
<tr>
<td>96.732</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C88[2][A]</td>
<td>A_cpu/hept1/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.154%; route: 7.015, 80.459%; tC2Q: 0.382, 4.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.254</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C87[2][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.118</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C87[2][A]</td>
<td>A_cpu/hept1/rdata_9_s1/G</td>
</tr>
<tr>
<td>97.083</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_9_s1</td>
</tr>
<tr>
<td>96.735</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[2][A]</td>
<td>A_cpu/hept1/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.838%; route: 6.639, 79.577%; tC2Q: 0.382, 4.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.254</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C87[2][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.118</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C87[2][B]</td>
<td>A_cpu/hept1/rdata_13_s1/G</td>
</tr>
<tr>
<td>97.083</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_13_s1</td>
</tr>
<tr>
<td>96.735</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C87[2][B]</td>
<td>A_cpu/hept1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.838%; route: 6.639, 79.577%; tC2Q: 0.382, 4.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.254</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.136</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td>A_cpu/hept1/rdata_14_s1/G</td>
</tr>
<tr>
<td>97.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_14_s1</td>
</tr>
<tr>
<td>96.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C87[3][A]</td>
<td>A_cpu/hept1/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.838%; route: 6.639, 79.577%; tC2Q: 0.382, 4.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.745</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>104.244</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C86[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.127</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C86[1][A]</td>
<td>A_cpu/hept1/rdata_10_s1/G</td>
</tr>
<tr>
<td>97.092</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_10_s1</td>
</tr>
<tr>
<td>96.745</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C86[1][A]</td>
<td>A_cpu/hept1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 15.857%; route: 6.629, 79.553%; tC2Q: 0.382, 4.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.127, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.839</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[0][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.136</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[0][B]</td>
<td>A_cpu/hept1/rdata_4_s1/G</td>
</tr>
<tr>
<td>97.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_4_s1</td>
</tr>
<tr>
<td>96.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C85[0][B]</td>
<td>A_cpu/hept1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 16.667%; route: 6.224, 78.508%; tC2Q: 0.382, 4.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.839</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.136</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[0][A]</td>
<td>A_cpu/hept1/rdata_5_s1/G</td>
</tr>
<tr>
<td>97.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_5_s1</td>
</tr>
<tr>
<td>96.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C85[0][A]</td>
<td>A_cpu/hept1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 16.667%; route: 6.224, 78.508%; tC2Q: 0.382, 4.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.839</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.136</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C85[1][A]</td>
<td>A_cpu/hept1/rdata_7_s1/G</td>
</tr>
<tr>
<td>97.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_7_s1</td>
</tr>
<tr>
<td>96.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C85[1][A]</td>
<td>A_cpu/hept1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 16.667%; route: 6.224, 78.508%; tC2Q: 0.382, 4.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.464</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C83[2][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.136</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C83[2][A]</td>
<td>A_cpu/hept1/rdata_11_s1/G</td>
</tr>
<tr>
<td>97.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_11_s1</td>
</tr>
<tr>
<td>96.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C83[2][A]</td>
<td>A_cpu/hept1/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 17.494%; route: 5.849, 77.441%; tC2Q: 0.382, 5.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.385</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[0][A]</td>
<td>A_cpu/hept1/rdata_1_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_1_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C85[0][A]</td>
<td>A_cpu/hept1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 17.679%; route: 5.770, 77.204%; tC2Q: 0.382, 5.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.385</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[0][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[0][B]</td>
<td>A_cpu/hept1/rdata_2_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_2_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C85[0][B]</td>
<td>A_cpu/hept1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 17.679%; route: 5.770, 77.204%; tC2Q: 0.382, 5.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.385</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C85[1][A]</td>
<td>A_cpu/hept1/rdata_8_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_8_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C85[1][A]</td>
<td>A_cpu/hept1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 17.679%; route: 5.770, 77.204%; tC2Q: 0.382, 5.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.385</td>
<td>0.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C86[3][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.159</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C86[3][A]</td>
<td>A_cpu/hept1/rdata_12_s1/G</td>
</tr>
<tr>
<td>97.124</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_12_s1</td>
</tr>
<tr>
<td>96.777</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C86[3][A]</td>
<td>A_cpu/hept1/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 17.679%; route: 5.770, 77.204%; tC2Q: 0.382, 5.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.159, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.175</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C84[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.141</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C84[1][A]</td>
<td>A_cpu/hept1/rdata_0_s1/G</td>
</tr>
<tr>
<td>97.106</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_0_s1</td>
</tr>
<tr>
<td>96.758</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C84[1][A]</td>
<td>A_cpu/hept1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.190%; route: 5.560, 76.544%; tC2Q: 0.382, 5.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][B]</td>
<td>A_cpu/hept1/rdata_15_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C83[1][B]</td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][A]</td>
<td>A_cpu/hept1/rdata_19_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C83[0][A]</td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][B]</td>
<td>A_cpu/hept1/rdata_20_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C83[0][B]</td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][A]</td>
<td>A_cpu/hept1/rdata_23_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C83[1][A]</td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.159</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][A]</td>
<td>A_cpu/hept1/rdata_3_s1/G</td>
</tr>
<tr>
<td>97.124</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
<tr>
<td>96.777</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C82[1][A]</td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.159, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.159</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[0][A]</td>
<td>A_cpu/hept1/rdata_6_s1/G</td>
</tr>
<tr>
<td>97.124</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
<tr>
<td>96.777</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C82[0][A]</td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.159, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>103.024</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.159</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][B]</td>
<td>A_cpu/hept1/rdata_22_s1/G</td>
</tr>
<tr>
<td>97.124</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
<tr>
<td>96.777</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C82[1][B]</td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.576%; route: 5.409, 76.046%; tC2Q: 0.382, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.159, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>102.920</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[3][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[3][B]</td>
<td>A_cpu/hept1/rdata_21_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C81[3][B]</td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.851%; route: 5.305, 75.691%; tC2Q: 0.382, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>96.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>95.044</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>95.911</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C73[2][A]</td>
<td>A_cpu/A_axi2apb/addr_16_s0/CLK</td>
</tr>
<tr>
<td>96.294</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C73[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_16_s0/Q</td>
</tr>
<tr>
<td>97.776</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C77[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/I1</td>
</tr>
<tr>
<td>98.191</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R22C77[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s8/F</td>
</tr>
<tr>
<td>100.624</td>
<td>2.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[1][B]</td>
<td>A_cpu/hept1/re_s2/I2</td>
</tr>
<tr>
<td>101.140</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R30C82[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/re_s2/F</td>
</tr>
<tr>
<td>102.214</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I2</td>
</tr>
<tr>
<td>102.604</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>102.920</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>97.150</td>
<td>2.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[0][A]</td>
<td>A_cpu/hept1/rdata_26_s1/G</td>
</tr>
<tr>
<td>97.115</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
<tr>
<td>96.767</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C81[0][A]</td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.867, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.321, 18.851%; route: 5.305, 75.691%; tC2Q: 0.382, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.734</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[2][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.303</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[2][A]</td>
<td>A_cpu/hept1/rdata_24_s1/G</td>
</tr>
<tr>
<td>126.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
<tr>
<td>126.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[2][A]</td>
<td>A_cpu/hept1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.286%; route: 0.615, 58.571%; tC2Q: 0.180, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.734</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[2][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.303</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[2][B]</td>
<td>A_cpu/hept1/rdata_25_s1/G</td>
</tr>
<tr>
<td>126.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_25_s1</td>
</tr>
<tr>
<td>126.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[2][B]</td>
<td>A_cpu/hept1/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.286%; route: 0.615, 58.571%; tC2Q: 0.180, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.734</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[3][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_27_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.303</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[3][A]</td>
<td>A_cpu/hept1/rdata_27_s1/G</td>
</tr>
<tr>
<td>126.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_27_s1</td>
</tr>
<tr>
<td>126.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[3][A]</td>
<td>A_cpu/hept1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.286%; route: 0.615, 58.571%; tC2Q: 0.180, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.734</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.303</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[1][A]</td>
<td>A_cpu/hept1/rdata_30_s1/G</td>
</tr>
<tr>
<td>126.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_30_s1</td>
</tr>
<tr>
<td>126.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[1][A]</td>
<td>A_cpu/hept1/rdata_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.286%; route: 0.615, 58.571%; tC2Q: 0.180, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.734</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.303</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C80[1][B]</td>
<td>A_cpu/hept1/rdata_31_s1/G</td>
</tr>
<tr>
<td>126.338</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_31_s1</td>
</tr>
<tr>
<td>126.149</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C80[1][B]</td>
<td>A_cpu/hept1/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 24.286%; route: 0.615, 58.571%; tC2Q: 0.180, 17.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.857</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C81[3][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[3][B]</td>
<td>A_cpu/hept1/rdata_21_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C81[3][B]</td>
<td>A_cpu/hept1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 21.725%; route: 0.739, 62.939%; tC2Q: 0.180, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.857</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C81[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[0][A]</td>
<td>A_cpu/hept1/rdata_26_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C81[0][A]</td>
<td>A_cpu/hept1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 21.725%; route: 0.739, 62.939%; tC2Q: 0.180, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.857</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C81[0][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[0][B]</td>
<td>A_cpu/hept1/rdata_28_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_28_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C81[0][B]</td>
<td>A_cpu/hept1/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 21.725%; route: 0.739, 62.939%; tC2Q: 0.180, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.857</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C81[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C81[1][A]</td>
<td>A_cpu/hept1/rdata_29_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_29_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C81[1][A]</td>
<td>A_cpu/hept1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 21.725%; route: 0.739, 62.939%; tC2Q: 0.180, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C82[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.313</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][A]</td>
<td>A_cpu/hept1/rdata_3_s1/G</td>
</tr>
<tr>
<td>126.348</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
<tr>
<td>126.159</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C82[1][A]</td>
<td>A_cpu/hept1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C82[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.313</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[0][A]</td>
<td>A_cpu/hept1/rdata_6_s1/G</td>
</tr>
<tr>
<td>126.348</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
<tr>
<td>126.159</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C82[0][A]</td>
<td>A_cpu/hept1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C82[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.313</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C82[1][B]</td>
<td>A_cpu/hept1/rdata_22_s1/G</td>
</tr>
<tr>
<td>126.348</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
<tr>
<td>126.159</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C82[1][B]</td>
<td>A_cpu/hept1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C83[1][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][B]</td>
<td>A_cpu/hept1/rdata_15_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C83[1][B]</td>
<td>A_cpu/hept1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C83[0][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][A]</td>
<td>A_cpu/hept1/rdata_19_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C83[0][A]</td>
<td>A_cpu/hept1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C83[0][B]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[0][B]</td>
<td>A_cpu/hept1/rdata_20_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C83[0][B]</td>
<td>A_cpu/hept1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>126.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/hept1/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>126.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>3856</td>
<td>PLL_L[1]</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>126.684</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C78[3][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>126.864</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R22C78[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>127.370</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C80[0][A]</td>
<td>A_cpu/hept1/n541_s0/I0</td>
</tr>
<tr>
<td>127.625</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R27C80[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/hept1/n541_s0/F</td>
</tr>
<tr>
<td>127.900</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C83[1][A]</td>
<td style=" font-weight:bold;">A_cpu/hept1/rdata_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/re</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R24C85[3][B]</td>
<td>A_cpu/hept1/re_s4/F</td>
</tr>
<tr>
<td>126.308</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C83[1][A]</td>
<td>A_cpu/hept1/rdata_23_s1/G</td>
</tr>
<tr>
<td>126.343</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
<tr>
<td>126.154</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C83[1][A]</td>
<td>A_cpu/hept1/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 20.966%; route: 0.781, 64.234%; tC2Q: 0.180, 14.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.610</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0/CLK</td>
</tr>
<tr>
<td>0.862</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.587%; route: 1.216, 77.222%; tC2Q: 0.176, 11.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.264%; route: 0.376, 35.736%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.630</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_5_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.444%; route: 1.236, 77.503%; tC2Q: 0.176, 11.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.847%; route: 0.383, 36.153%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_33_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_33_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_34_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_34_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_36_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_36_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C50[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>1.294</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C50[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R31C50[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>2.629</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_38_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOT61[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_38_s0/CLK</td>
</tr>
<tr>
<td>0.868</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.234%; route: 0.360, 34.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 11.455%; route: 1.234, 77.481%; tC2Q: 0.176, 11.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.941%; route: 0.381, 36.059%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.119</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.804</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.923</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.119</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.804</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.923</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.121</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.121</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.182</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.304</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_8/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.121</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.121</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.294</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.182</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.304</td>
<td>0.384</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_12/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_29/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_dram/ram_8k_inst/sp_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_dram/ram_8k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_dram/ram_8k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_18</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_18/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_18/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>16.919</td>
<td>1.294</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.794</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>31.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>32.544</td>
<td>1.294</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>32.918</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3856</td>
<td>clk_ext8m</td>
<td>-11.485</td>
<td>0.929</td>
</tr>
<tr>
<td>704</td>
<td>reset_Z</td>
<td>20.985</td>
<td>3.320</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>-5.304</td>
<td>3.018</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>-5.323</td>
<td>6.001</td>
</tr>
<tr>
<td>351</td>
<td>LJTAG_TCK_1</td>
<td>29.926</td>
<td>0.888</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>-4.376</td>
<td>6.514</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>496.936</td>
<td>2.169</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>-4.740</td>
<td>5.540</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>13.240</td>
<td>4.084</td>
</tr>
<tr>
<td>258</td>
<td>ml_r1[1]</td>
<td>-5.794</td>
<td>3.882</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R10C44</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C51</td>
<td>84.72%</td>
</tr>
<tr>
<td>R10C35</td>
<td>81.94%</td>
</tr>
<tr>
<td>R5C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C48</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C45</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C49</td>
<td>77.78%</td>
</tr>
<tr>
<td>R7C27</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C43</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_50M -period 20 -waveform {0 10} [get_ports {CLK50M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name TCK -period 1000 -waveform {0 500} [get_ports {LJTAG_TCK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
