#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Sep 06 14:32:07 2017
# Process ID: 4104
# Log file: C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.xpr
INFO: [Project 1-313] Project file moved from 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 703.449 ; gain = 122.484
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sim_1/new/SDC_tb.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sim_1/new/SDC_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close [ open C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/BCD_decoder.v w ]
add_files C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/BCD_decoder.v
update_compile_order -fileset sources_1
set_property top SDC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SDC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj SDC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDC
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:16]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:17]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register AN is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register AN is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CN is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.srcs/sources_1/new/ScanningDisplayController.v:27]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Administrator/Documents/GitHub/Digital-Logic/WashingMachine/WashingMachine.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 15:11:14 2017...
