

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s'
================================================================
* Date:           Tue Jul 30 11:20:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.438 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1196|     1196| 3.322 us | 3.322 us |  1196|  1196|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433  |compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s  |       38|       38| 0.106 us | 0.106 us |    1|    1| function |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1194|     1194|        40|          1|          1|  1156|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       40|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      0|    19134|    67109|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      282|    -|
|Register             |        0|      -|      122|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|    19256|    67495|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        2|       17|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433  |compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s  |        0|      0|  19134|  67109|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                             |                                                                       |        0|      0|  19134|  67109|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln79_fu_603_p2                        |     +    |      0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp73  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage0_iter39        |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op64                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln79_fu_597_p2                       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  40|          31|          21|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter39  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_422    |   9|          2|   11|         22|
    |real_start                |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_0_V_write      |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_1_V_write      |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_2_V_write      |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_3_V_write      |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_4_V_write      |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_5_V_write      |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_6_V_write      |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n      |   9|          2|    1|          2|
    |res_V_data_7_V_write      |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 282|         62|   40|         82|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                        |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s_fu_433_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln79_reg_649                                                                              |   1|   0|    1|          0|
    |indvar_flatten_reg_422                                                                         |  11|   0|   11|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |icmp_ln79_reg_649                                                                              |  64|  64|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 122|  64|   59|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,config26> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    8|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    8|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    8|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

