# Hiding Countermeasures

Description of the basic logic gates (AND, OR, XOR) implemented in the following side-channel attacks' countermeasures:

* *SABL*: [A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards](https://ieeexplore.ieee.org/document/1471550) - K. Tiri, M. Akmal and I. Verbauwhede.

* *WDDL*: [A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation](https://ieeexplore.ieee.org/document/1268856) - K. Tiri and I. Verbauwhede.

* *PCSL*: [Counteracting differential power analysis: Hiding encrypted data from circuit cells](https://ieeexplore.ieee.org/document/7285109) - K. Chong et al.

* *DPPL*: [A DPA resistant dual rail Préchargé logic cell](https://ieeexplore.ieee.org/document/7517071) - X. Pang, J. Wang, C. Wang and X. Wang.

* *iDDPL*: [TEL Logic Style as a Countermeasure Against Side-Channel Attacks: Secure Cells Library in 65nm CMOS and Experimental Results](https://ieeexplore.ieee.org/document/8440668) - D. Bellizia, G. Scotti and A. Trifiletti.
