<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>TM_RSENC_TM_RSENC_0_CORERSENC</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\TM_RSENC_TM_RSENC_0_RSEnc_auto.v</name><logicalName>CORERSENC_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="1"><name>rs.mon</name><logicalName>CORERSENC_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\core\RSENC_KIT.v</name><logicalName>CORERSENC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="3"><name>rtl\vlog\core\RSENC.v</name><logicalName>CORERSENC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\core\CoreRSENC.v</name><logicalName>CORERSENC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="5"><name>rtl\vlog\test\user\RSEnc_bhv.v</name><logicalName>CORERSENC_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\test\user\testbench.v</name><logicalName>CORERSENC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="7"><name>coreparameters.v</name><logicalName>CORERSENC_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>Simulation</name></view></views></hwModel></Component>