TimeQuest Timing Analyzer report for 8-bit-cpu
Mon Jan 07 16:04:47 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'
 13. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'
 14. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'
 15. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'
 16. Slow 1200mV 85C Model Setup: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'
 18. Slow 1200mV 85C Model Hold: 'CLK'
 19. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'
 20. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'
 21. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'
 22. Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'
 23. Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 47. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'
 48. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 49. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 50. Slow 1200mV 0C Model Setup: 'CLK'
 51. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 54. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 55. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 56. Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 57. Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 80. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'
 81. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 82. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 83. Fast 1200mV 0C Model Setup: 'CLK'
 84. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'
 85. Fast 1200mV 0C Model Hold: 'CLK'
 86. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 87. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 88. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 89. Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 90. Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Progagation Delay
113. Minimum Progagation Delay
114. Board Trace Model Assignments
115. Input Transition Times
116. Slow Corner Signal Integrity Metrics
117. Fast Corner Signal Integrity Metrics
118. Setup Transfers
119. Hold Transfers
120. Recovery Transfers
121. Removal Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; 8-bit-cpu                                                          ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C55F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }              ;
; STEP:inst1|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst }  ;
; STEP:inst1|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst1 } ;
; STEP:inst1|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst2 } ;
; STEP:inst1|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst3 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                     ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 62.34 MHz  ; 62.34 MHz       ; STEP:inst1|inst  ;      ;
; 73.84 MHz  ; 73.84 MHz       ; STEP:inst1|inst1 ;      ;
; 294.72 MHz ; 294.72 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -15.257 ; -813.002      ;
; STEP:inst1|inst  ; -15.042 ; -46.126       ;
; STEP:inst1|inst3 ; -12.000 ; -92.264       ;
; STEP:inst1|inst2 ; -4.427  ; -25.521       ;
; CLK              ; -0.026  ; -0.026        ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -1.729 ; -1.729        ;
; CLK              ; -0.478 ; -1.334        ;
; STEP:inst1|inst1 ; 0.703  ; 0.000         ;
; STEP:inst1|inst3 ; 0.764  ; 0.000         ;
; STEP:inst1|inst2 ; 4.027  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary     ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -12.979 ; -40.854       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Removal Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.765 ; -3.374        ;
+------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------+--------+-----------------------+
; Clock            ; Slack  ; End Point TNS         ;
+------------------+--------+-----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005               ;
; CLK              ; -3.000 ; -10.435               ;
; STEP:inst1|inst3 ; -1.487 ; -11.896               ;
; STEP:inst1|inst2 ; -1.487 ; -8.922                ;
; STEP:inst1|inst1 ; 0.264  ; 0.000                 ;
+------------------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -15.257 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.262     ; 12.329     ;
; -14.607 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.188     ; 11.915     ;
; -14.034 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.632      ; 13.921     ;
; -13.912 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.736      ; 13.921     ;
; -13.604 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.184      ; 13.296     ;
; -13.550 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.317      ; 13.013     ;
; -13.469 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.545      ; 13.495     ;
; -13.421 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.319      ; 13.235     ;
; -13.223 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.464      ; 13.138     ;
; -13.222 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.631      ; 13.170     ;
; -13.166 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.577      ; 12.701     ;
; -13.164 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.444      ; 13.050     ;
; -13.157 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.542      ; 13.363     ;
; -13.119 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.515      ; 12.984     ;
; -13.059 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.578      ; 13.078     ;
; -13.055 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.161      ; 12.905     ;
; -13.045 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.541      ; 13.091     ;
; -13.025 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.319      ; 12.581     ;
; -13.015 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.541      ; 13.231     ;
; -12.937 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.742      ; 12.983     ;
; -12.854 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.543      ; 12.893     ;
; -12.847 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.305      ; 12.629     ;
; -12.845 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.756      ; 13.280     ;
; -12.839 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.385      ; 12.921     ;
; -12.826 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.464      ; 12.565     ;
; -12.771 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.308      ; 12.756     ;
; -12.767 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.542      ; 12.789     ;
; -12.759 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.457      ; 12.905     ;
; -12.727 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.383      ; 12.805     ;
; -12.721 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.197      ; 12.423     ;
; -12.696 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.183      ; 12.569     ;
; -12.673 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.501      ; 12.741     ;
; -12.663 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.541      ; 12.709     ;
; -12.644 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.505      ; 12.630     ;
; -12.643 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.247      ; 13.588     ;
; -12.631 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.639      ; 12.543     ;
; -12.607 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.531      ; 12.565     ;
; -12.591 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.677      ; 12.948     ;
; -12.542 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -3.017     ; 9.359      ;
; -12.530 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.735      ; 12.542     ;
; -12.465 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.777      ; 12.586     ;
; -12.407 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.247      ; 12.837     ;
; -12.392 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.455      ; 12.264     ;
; -12.382 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.839      ; 12.779     ;
; -12.352 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.542      ; 12.583     ;
; -12.351 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.775      ; 12.807     ;
; -12.335 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.317      ; 12.143     ;
; -12.320 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.947     ; 9.207      ;
; -12.283 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -3.237     ; 8.880      ;
; -12.281 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.661      ; 12.637     ;
; -12.258 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.020      ; 12.929     ;
; -12.245 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.541      ; 12.475     ;
; -12.208 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.873      ; 12.634     ;
; -12.195 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.374      ; 12.081     ;
; -12.187 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.755      ; 12.625     ;
; -12.163 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.776      ; 12.043     ;
; -12.144 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.777      ; 12.270     ;
; -12.119 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.947     ; 9.006      ;
; -12.055 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.193      ; 12.608     ;
; -12.019 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.304      ; 11.802     ;
; -11.951 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.505      ; 12.146     ;
; -11.858 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.710      ; 12.192     ;
; -11.822 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.535      ; 11.801     ;
; -11.822 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.544      ; 12.029     ;
; -11.755 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.506      ; 11.950     ;
; -11.705 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.247      ; 12.303     ;
; -11.531 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.769      ; 11.808     ;
; -11.444 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.196      ; 11.955     ;
; -11.259 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.943     ; 8.312      ;
; -11.206 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.265     ; 8.275      ;
; -11.022 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.873     ; 8.145      ;
; -10.804 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.343     ; 10.216     ;
; -10.694 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.172     ; 10.277     ;
; -10.648 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.344     ; 10.121     ;
; -10.518 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.051      ; 10.342     ;
; -10.515 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.072     ; 10.216     ;
; -10.513 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.310     ; 9.958      ;
; -10.508 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.291     ; 10.168     ;
; -10.477 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.110      ; 10.342     ;
; -10.469 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.123     ; 10.101     ;
; -10.425 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.231     ; 9.652      ;
; -10.406 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.127     ; 10.034     ;
; -10.405 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.099      ; 10.277     ;
; -10.405 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.072      ; 10.250     ;
; -10.404 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.240     ; 10.014     ;
; -10.374 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.791     ; 9.591      ;
; -10.364 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.131      ; 10.250     ;
; -10.359 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.108     ; 9.709      ;
; -10.352 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.438     ; 9.560      ;
; -10.339 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.299     ; 9.813      ;
; -10.330 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.214     ; 10.121     ;
; -10.298 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.240     ; 9.813      ;
; -10.274 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.173     ; 9.918      ;
; -10.264 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.620     ; 9.652      ;
; -10.252 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.109      ; 10.178     ;
; -10.249 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.511     ; 9.689      ;
; -10.241 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.658     ; 9.229      ;
; -10.239 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.430     ; 9.790      ;
; -10.234 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.778     ; 9.461      ;
; -10.224 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.039     ; 9.958      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -15.042 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.723     ; 13.367     ;
; -13.195 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.698     ; 10.045     ;
; -12.960 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.478     ; 10.030     ;
; -12.951 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.387     ; 10.112     ;
; -12.949 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.758     ; 9.739      ;
; -12.919 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.482     ; 9.985      ;
; -12.819 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.083     ; 13.784     ;
; -12.813 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.527     ; 9.834      ;
; -12.786 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.582     ; 9.752      ;
; -12.735 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.408     ; 9.875      ;
; -12.718 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.582     ; 9.684      ;
; -12.694 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.408     ; 9.834      ;
; -12.671 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.526     ; 9.693      ;
; -12.626 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.665     ; 9.509      ;
; -12.482 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.691     ; 9.339      ;
; -12.434 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.399     ; 9.583      ;
; -12.324 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.072     ; 13.300     ;
; -12.243 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.590     ; 9.201      ;
; -12.236 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.690     ; 9.094      ;
; -11.066 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.173     ; 10.441     ;
; -10.852 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.953     ; 10.447     ;
; -10.822 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.862     ; 10.508     ;
; -10.820 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.233     ; 10.135     ;
; -10.790 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.957     ; 10.381     ;
; -10.724 ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.942     ; 10.330     ;
; -10.684 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.002     ; 10.230     ;
; -10.636 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.057     ; 10.127     ;
; -10.627 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.883     ; 10.292     ;
; -10.610 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.057     ; 10.101     ;
; -10.563 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.001     ; 10.110     ;
; -10.544 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.883     ; 10.209     ;
; -10.518 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.140     ; 9.926      ;
; -10.502 ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.872     ; 10.178     ;
; -10.465 ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.162     ; 9.851      ;
; -10.374 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.166     ; 9.756      ;
; -10.326 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.874     ; 10.000     ;
; -10.301 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.872     ; 9.977      ;
; -10.135 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.065     ; 9.618      ;
; -10.128 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.165     ; 9.511      ;
; -9.996  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.991     ; 9.553      ;
; -9.990  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.222     ; 9.316      ;
; -9.888  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.129     ; 9.307      ;
; -9.804  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.851     ; 9.501      ;
; -9.771  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.946     ; 9.373      ;
; -9.622  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.046     ; 9.124      ;
; -9.575  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.990     ; 9.133      ;
; -9.549  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.863     ; 9.234      ;
; -9.507  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.046     ; 9.009      ;
; -9.389  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.155     ; 8.782      ;
; -8.679  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.154     ; 8.073      ;
; -8.647  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.054     ; 8.141      ;
; -8.317  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.093     ; 9.272      ;
; -8.273  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.075     ; 9.246      ;
; -8.076  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.223     ; 4.401      ;
; -7.870  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.170     ; 4.248      ;
; -7.806  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.698     ; 6.656      ;
; -7.754  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.432      ; 11.234     ;
; -7.600  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.645     ; 6.503      ;
; -7.500  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.698     ; 6.350      ;
; -7.079  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.223     ; 3.404      ;
; -7.023  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.223     ; 3.348      ;
; -7.020  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.698     ; 5.870      ;
; -6.976  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.642     ; 5.882      ;
; -6.909  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.167     ; 3.290      ;
; -6.885  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.634     ; 5.799      ;
; -6.842  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.451     ; 5.939      ;
; -6.583  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.987     ; 3.144      ;
; -6.524  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.462     ; 5.610      ;
; -6.081  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.443      ; 9.572      ;
; -5.495  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.950     ; 5.093      ;
; -5.254  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.198     ; 4.604      ;
; -4.916  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.950     ; 4.514      ;
; -4.802  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.925     ; 4.425      ;
; -4.622  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.195     ; 3.975      ;
; -4.146  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.079     ; 5.115      ;
; -4.020  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.175     ; 3.393      ;
; -3.974  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.969      ; 6.491      ;
; -3.940  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.891      ; 6.379      ;
; -3.932  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.322     ; 3.158      ;
; -3.747  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.950     ; 3.345      ;
; -3.658  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.197     ; 3.009      ;
; -3.658  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.914     ; 3.292      ;
; -3.624  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.912     ; 3.260      ;
; -3.559  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.719     ; 3.388      ;
; -3.553  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.710     ; 3.391      ;
; -3.516  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.634     ; 1.930      ;
; -3.474  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.912     ; 3.110      ;
; -3.462  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.951     ; 3.059      ;
; -3.413  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.636     ; 1.825      ;
; -3.397  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.110     ; 4.335      ;
; -3.386  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.110     ; 4.324      ;
; -3.339  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.092     ; 2.795      ;
; -3.330  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.198     ; 2.680      ;
; -3.319  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.635     ; 1.732      ;
; -3.285  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.721     ; 3.112      ;
; -3.246  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.109     ; 4.185      ;
; -3.223  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.286     ; 2.485      ;
; -3.165  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.175     ; 2.538      ;
; -2.921  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.635     ; 1.334      ;
; -2.920  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.635     ; 1.333      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -12.000 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.999     ;
; -11.898 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.897     ;
; -11.859 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.858     ;
; -11.601 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.600     ;
; -11.517 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.433      ; 12.951     ;
; -11.213 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.212     ;
; -11.185 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 12.184     ;
; -10.991 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.002     ; 11.990     ;
; -10.144 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 9.888      ;
; -9.922  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.736      ;
; -9.885  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 9.409      ;
; -9.816  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 9.560      ;
; -9.802  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 9.546      ;
; -9.721  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.535      ;
; -9.698  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 9.222      ;
; -9.691  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 9.215      ;
; -9.647  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 9.171      ;
; -9.639  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 9.163      ;
; -9.626  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.037     ; 9.090      ;
; -9.597  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.037     ; 9.061      ;
; -9.591  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.405      ;
; -9.577  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.391      ;
; -9.574  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.861     ; 9.214      ;
; -9.548  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 9.383      ;
; -9.527  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.805     ; 9.223      ;
; -9.482  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.944     ; 9.039      ;
; -9.459  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.861     ; 9.099      ;
; -9.458  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.272      ;
; -9.454  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 9.289      ;
; -9.452  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.037     ; 8.916      ;
; -9.422  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.761     ; 9.162      ;
; -9.414  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.761     ; 9.154      ;
; -9.410  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.806     ; 9.105      ;
; -9.406  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.220      ;
; -9.400  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.761     ; 9.140      ;
; -9.367  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 9.181      ;
; -9.341  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.970     ; 8.872      ;
; -9.316  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.806     ; 9.011      ;
; -9.293  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.678     ; 9.116      ;
; -9.287  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.542     ; 9.246      ;
; -9.265  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.806     ; 8.960      ;
; -9.259  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.037     ; 8.723      ;
; -9.253  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 8.997      ;
; -9.240  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.977     ; 8.764      ;
; -9.192  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.806     ; 8.887      ;
; -9.177  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.371     ; 9.307      ;
; -9.157  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.944     ; 8.714      ;
; -9.137  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.951      ;
; -9.134  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 8.878      ;
; -9.131  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 8.875      ;
; -9.123  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.252     ; 9.372      ;
; -9.040  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.761     ; 8.780      ;
; -9.016  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.830      ;
; -9.010  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.231     ; 9.280      ;
; -8.997  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.757     ; 8.741      ;
; -8.996  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.509     ; 8.988      ;
; -8.987  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 8.822      ;
; -8.952  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.322     ; 9.131      ;
; -8.944  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.602     ; 8.843      ;
; -8.929  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.743      ;
; -8.909  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.723      ;
; -8.906  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.720      ;
; -8.903  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 8.738      ;
; -8.889  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.326     ; 9.064      ;
; -8.844  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.037     ; 8.308      ;
; -8.778  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.805     ; 8.474      ;
; -8.775  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.687     ; 8.589      ;
; -8.755  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 9.013      ;
; -8.742  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.861     ; 8.382      ;
; -8.715  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.252     ; 8.964      ;
; -8.631  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.969     ; 8.163      ;
; -8.617  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.678     ; 8.440      ;
; -8.613  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.944     ; 8.170      ;
; -8.599  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.869     ; 8.231      ;
; -8.546  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.970     ; 8.077      ;
; -8.535  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.678     ; 8.358      ;
; -8.502  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.761     ; 8.242      ;
; -8.477  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.861     ; 8.117      ;
; -8.398  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.426     ; 8.473      ;
; -8.365  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 8.331      ;
; -7.808  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 8.804      ;
; -7.483  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 8.479      ;
; -7.462  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 8.458      ;
; -7.175  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 8.171      ;
; -7.137  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 8.133      ;
; -6.997  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.430      ; 8.428      ;
; -6.904  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 7.900      ;
; -6.801  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.005     ; 7.797      ;
; -6.523  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 5.575      ;
; -6.469  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.266     ; 5.704      ;
; -6.305  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 5.357      ;
; -6.262  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.266     ; 5.497      ;
; -5.987  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 5.039      ;
; -5.933  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.266     ; 5.168      ;
; -5.849  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 4.901      ;
; -5.798  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.266     ; 5.033      ;
; -5.627  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 4.679      ;
; -5.624  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.628      ; 9.253      ;
; -5.575  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.449     ; 4.627      ;
; -5.573  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.266     ; 4.808      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -4.427 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.299     ; 5.129      ;
; -4.394 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.300     ; 5.095      ;
; -4.311 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.301     ; 5.011      ;
; -4.299 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.299     ; 5.001      ;
; -4.108 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.298     ; 4.811      ;
; -3.982 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.299     ; 4.684      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                     ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.026 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.053      ; 5.831      ;
; 0.053  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.053      ; 5.752      ;
; 0.098  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.053      ; 5.707      ;
; 0.136  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.053      ; 5.669      ;
; 0.263  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.053      ; 5.542      ;
; 0.323  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.059      ; 5.988      ;
; 0.334  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.059      ; 5.477      ;
; 0.337  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.053      ; 5.468      ;
; 0.456  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.053      ; 5.849      ;
; 0.490  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.053      ; 5.815      ;
; 0.499  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.059      ; 5.312      ;
; 0.586  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.053      ; 5.719      ;
; 0.588  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.053      ; 5.717      ;
; 0.609  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.053      ; 5.696      ;
; 0.672  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.053      ; 5.633      ;
; 0.728  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.059      ; 5.583      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -1.729 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 4.826      ; 3.632      ;
; -1.595 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 4.826      ; 3.766      ;
; -1.402 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 4.826      ; 3.459      ;
; -1.239 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 4.826      ; 3.622      ;
; 0.022  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 2.196      ; 2.753      ;
; 0.347  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 2.196      ; 3.078      ;
; 0.601  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 2.196      ; 2.832      ;
; 0.891  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.196      ; 3.122      ;
; 1.193  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.298      ; 1.765      ;
; 1.411  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.299      ; 1.984      ;
; 1.589  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.539     ; 0.824      ;
; 1.590  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.538     ; 0.826      ;
; 1.601  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.541     ; 0.834      ;
; 1.616  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.540     ; 0.850      ;
; 1.630  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.539     ; 0.865      ;
; 1.635  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.542     ; 0.867      ;
; 1.731  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.017      ;
; 1.737  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.454     ; 1.057      ;
; 1.757  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.043      ;
; 1.919  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.205      ;
; 1.972  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.658     ; 1.088      ;
; 2.062  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.423     ; 1.913      ;
; 2.079  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.365      ;
; 2.252  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.272      ; 4.298      ;
; 2.411  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.697      ;
; 2.481  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.198      ; 4.453      ;
; 2.482  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.768      ;
; 2.654  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.012      ; 2.940      ;
; 2.763  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.307     ; 2.230      ;
; 2.783  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.294     ; 2.263      ;
; 2.862  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.309     ; 2.327      ;
; 2.910  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.299      ; 3.483      ;
; 3.021  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.295     ; 2.500      ;
; 3.226  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.300      ; 3.800      ;
; 3.251  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.331     ; 1.194      ;
; 3.252  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.331     ; 1.195      ;
; 3.266  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.332     ; 1.208      ;
; 3.339  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.745     ; 2.368      ;
; 3.363  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.299      ; 3.936      ;
; 3.367  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.829     ; 2.312      ;
; 3.374  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.309     ; 2.839      ;
; 3.427  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.301      ; 4.002      ;
; 3.437  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.767     ; 2.444      ;
; 3.500  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.667     ; 2.607      ;
; 3.538  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.298     ; 3.014      ;
; 3.579  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.532     ; 2.821      ;
; 3.584  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.330     ; 1.528      ;
; 3.605  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.307     ; 3.072      ;
; 3.615  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.495     ; 2.894      ;
; 3.648  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.495     ; 2.927      ;
; 3.667  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.496     ; 2.945      ;
; 3.680  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.331     ; 1.623      ;
; 3.717  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.766     ; 2.725      ;
; 3.819  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.329     ; 1.764      ;
; 3.821  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.531     ; 3.064      ;
; 3.987  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.863     ; 2.898      ;
; 4.042  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.746     ; 3.070      ;
; 4.246  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.733      ; 7.233      ;
; 4.249  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.723      ; 7.226      ;
; 4.396  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.086      ; 4.736      ;
; 4.501  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.765     ; 3.510      ;
; 4.605  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.505     ; 3.874      ;
; 4.702  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.531     ; 3.945      ;
; 4.767  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.629     ; 3.912      ;
; 4.938  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.010     ; 3.702      ;
; 4.980  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.759     ; 3.995      ;
; 4.996  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.186     ; 3.584      ;
; 5.020  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.525     ; 4.269      ;
; 5.128  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.767     ; 4.135      ;
; 5.156  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.700     ; 4.230      ;
; 5.280  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.725     ; 4.329      ;
; 5.309  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.531     ; 4.552      ;
; 5.422  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.445     ; 4.751      ;
; 5.491  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.434     ; 4.831      ;
; 5.753  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.093      ; 6.100      ;
; 5.772  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.732     ; 4.814      ;
; 5.920  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.454     ; 5.240      ;
; 5.925  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.567     ; 5.132      ;
; 6.029  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.639     ; 5.164      ;
; 6.032  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.568     ; 5.238      ;
; 6.090  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.535     ; 5.329      ;
; 6.124  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.454     ; 5.444      ;
; 6.141  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.444     ; 5.471      ;
; 6.145  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.464     ; 5.455      ;
; 6.262  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.093      ; 6.609      ;
; 6.314  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.622     ; 5.466      ;
; 6.322  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.621     ; 5.475      ;
; 6.325  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.521     ; 5.578      ;
; 6.335  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.726     ; 5.383      ;
; 6.411  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.735     ; 5.450      ;
; 6.419  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.020     ; 5.173      ;
; 6.465  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.769     ; 5.470      ;
; 6.467  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.710     ; 5.531      ;
; 6.625  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.089      ; 6.968      ;
; 6.638  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.742     ; 5.670      ;
; 6.645  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.193     ; 5.226      ;
; 6.665  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.631     ; 5.808      ;
; 6.729  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.578     ; 5.925      ;
; 6.736  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.455     ; 6.055      ;
; 6.761  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.650     ; 2.885      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.478 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.260      ; 5.285      ;
; -0.417 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.260      ; 5.346      ;
; -0.398 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.266      ; 5.371      ;
; -0.396 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.260      ; 5.367      ;
; -0.279 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.260      ; 5.484      ;
; -0.270 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.260      ; 5.493      ;
; -0.170 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.260      ; 5.593      ;
; -0.159 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.266      ; 5.110      ;
; -0.031 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.260      ; 5.232      ;
; -0.009 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.266      ; 5.760      ;
; 0.000  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.266      ; 5.269      ;
; 0.068  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.260      ; 5.331      ;
; 0.092  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.260      ; 5.355      ;
; 0.129  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.260      ; 5.392      ;
; 0.172  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.260      ; 5.435      ;
; 0.247  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.260      ; 5.510      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.703 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.699      ; 4.402      ;
; 0.804 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.643      ; 4.447      ;
; 0.843 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.361      ; 4.204      ;
; 0.865 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.463      ; 4.328      ;
; 0.882 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.013      ; 1.415      ;
; 0.932 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.625      ; 4.557      ;
; 0.956 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.646      ; 4.602      ;
; 0.994 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.287      ; 4.281      ;
; 1.022 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.569      ; 4.591      ;
; 1.038 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.389      ; 4.427      ;
; 1.096 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.273      ; 4.369      ;
; 1.101 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.273      ; 4.374      ;
; 1.110 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.204      ; 4.314      ;
; 1.111 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.397      ; 4.508      ;
; 1.119 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.699      ; 4.818      ;
; 1.124 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.167      ; 4.291      ;
; 1.151 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.183      ; 2.334      ;
; 1.179 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.229      ; 4.408      ;
; 1.185 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.572      ; 4.757      ;
; 1.188 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.139      ; 2.327      ;
; 1.212 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.297      ; 4.509      ;
; 1.232 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.199      ; 4.431      ;
; 1.260 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.977      ; 1.757      ;
; 1.271 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.765      ; 1.556      ;
; 1.280 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.129      ; 4.409      ;
; 1.287 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.502      ; 2.309      ;
; 1.289 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.323      ; 4.612      ;
; 1.290 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.093      ; 4.383      ;
; 1.309 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.699      ; 5.008      ;
; 1.330 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.987      ; 4.317      ;
; 1.330 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.199      ; 4.529      ;
; 1.332 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.250      ; 4.582      ;
; 1.339 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.130      ; 4.469      ;
; 1.358 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.066      ; 4.424      ;
; 1.360 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.625      ; 4.985      ;
; 1.372 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.155      ; 4.527      ;
; 1.374 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.250      ; 4.624      ;
; 1.393 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.272      ; 4.665      ;
; 1.405 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.502      ; 2.427      ;
; 1.419 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.143      ; 2.562      ;
; 1.441 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.223      ; 4.664      ;
; 1.461 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.625      ; 5.086      ;
; 1.468 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.025      ; 4.493      ;
; 1.468 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.938      ; 4.406      ;
; 1.473 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.055      ; 4.528      ;
; 1.474 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.237      ; 4.711      ;
; 1.482 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.021      ; 4.503      ;
; 1.486 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.926      ; 4.412      ;
; 1.497 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.740      ; 1.757      ;
; 1.512 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.153      ; 4.665      ;
; 1.518 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.794      ; 4.312      ;
; 1.519 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.987      ; 4.506      ;
; 1.538 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.176      ; 4.714      ;
; 1.551 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.605      ; 1.676      ;
; 1.555 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.025      ; 4.580      ;
; 1.557 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.913      ; 4.470      ;
; 1.558 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.830      ; 2.388      ;
; 1.567 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.176      ; 4.743      ;
; 1.579 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.992      ; 4.571      ;
; 1.588 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.794      ; 4.382      ;
; 1.596 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.026      ; 4.622      ;
; 1.596 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.768      ; 1.884      ;
; 1.598 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.951      ; 4.549      ;
; 1.602 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.625      ; 2.227      ;
; 1.612 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.694      ; 2.306      ;
; 1.614 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.986      ; 4.600      ;
; 1.622 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.198      ; 4.820      ;
; 1.626 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.662      ; 2.288      ;
; 1.629 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.446      ; 2.595      ;
; 1.637 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.017      ; 4.654      ;
; 1.641 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.025      ; 4.666      ;
; 1.643 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.067      ; 2.230      ;
; 1.644 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.989      ; 4.633      ;
; 1.650 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.029      ; 4.679      ;
; 1.650 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.163      ; 4.813      ;
; 1.651 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.031      ; 4.682      ;
; 1.656 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.633      ; 4.289      ;
; 1.661 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.270      ; 4.931      ;
; 1.692 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.852      ; 4.544      ;
; 1.697 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.864      ; 4.561      ;
; 1.699 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.913      ; 4.612      ;
; 1.709 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.947      ; 4.656      ;
; 1.711 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.000      ; 4.711      ;
; 1.711 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.947      ; 4.658      ;
; 1.725 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.781      ; 4.506      ;
; 1.727 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.562      ; 2.289      ;
; 1.729 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.780      ; 4.509      ;
; 1.734 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.687      ; 1.941      ;
; 1.738 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.731      ; 2.469      ;
; 1.741 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.079      ; 4.820      ;
; 1.747 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.720      ; 4.467      ;
; 1.748 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.013      ; 2.281      ;
; 1.757 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.944      ; 2.221      ;
; 1.758 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.990      ; 2.268      ;
; 1.759 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.951      ; 4.710      ;
; 1.765 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.865      ; 4.630      ;
; 1.766 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.720      ; 4.486      ;
; 1.778 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.941      ; 4.719      ;
; 1.781 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.032      ; 4.813      ;
; 1.782 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.939      ; 2.721      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.764 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.062      ;
; 0.767 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.065      ;
; 0.779 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.077      ;
; 0.780 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.078      ;
; 0.782 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.080      ;
; 0.812 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.539      ; 1.563      ;
; 0.830 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.539      ; 1.581      ;
; 0.936 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.234      ;
; 0.936 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.539      ; 1.687      ;
; 0.945 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.539      ; 1.696      ;
; 1.118 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.416      ;
; 1.118 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.416      ;
; 1.127 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.425      ;
; 1.128 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.426      ;
; 1.143 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.441      ;
; 1.204 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.539      ; 1.955      ;
; 1.206 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.104      ; 1.522      ;
; 1.249 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.547      ;
; 1.258 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.556      ;
; 1.274 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.572      ;
; 1.292 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.590      ;
; 1.398 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.696      ;
; 1.405 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.703      ;
; 1.407 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.705      ;
; 1.423 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.721      ;
; 1.529 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.827      ;
; 1.538 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 1.836      ;
; 1.726 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.938      ; 4.396      ;
; 1.745 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.043      ;
; 1.797 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.095      ;
; 1.869 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.864      ; 4.465      ;
; 1.970 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.267      ;
; 2.049 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.346      ;
; 2.058 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.349     ; 1.921      ;
; 2.067 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.364      ;
; 2.088 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.349     ; 1.951      ;
; 2.144 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.484      ; 4.360      ;
; 2.173 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.470      ;
; 2.182 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.479      ;
; 2.200 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.417      ;
; 2.234 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.451      ;
; 2.353 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.496      ;
; 2.364 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.507      ;
; 2.373 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.410      ; 4.515      ;
; 2.420 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.637      ;
; 2.456 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.673      ;
; 2.485 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.702      ;
; 2.539 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.485      ; 4.756      ;
; 2.550 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.693      ;
; 2.632 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.357      ; 2.721      ;
; 2.640 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.783      ;
; 2.649 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.095     ; 2.286      ;
; 2.714 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.857      ;
; 2.726 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.411      ; 4.869      ;
; 2.910 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.945      ; 6.087      ;
; 2.928 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.085     ; 2.575      ;
; 2.986 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.082     ; 2.636      ;
; 2.991 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.096     ; 2.627      ;
; 2.996 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.081     ; 2.647      ;
; 3.054 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.399      ; 6.685      ;
; 3.079 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.135      ; 2.946      ;
; 3.266 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.616     ; 2.382      ;
; 3.300 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.080     ; 2.952      ;
; 3.329 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.555     ; 2.506      ;
; 3.372 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.454     ; 2.650      ;
; 3.468 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.532     ; 2.668      ;
; 3.504 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.094     ; 3.142      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.946      ; 6.685      ;
; 3.540 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.283     ; 2.989      ;
; 3.580 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.282     ; 3.030      ;
; 3.708 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.319     ; 3.121      ;
; 3.880 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.283     ; 3.329      ;
; 3.891 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.552     ; 3.071      ;
; 3.930 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.553     ; 3.109      ;
; 3.952 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.650     ; 3.034      ;
; 4.092 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.318     ; 3.506      ;
; 4.100 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.292     ; 3.540      ;
; 4.518 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.344     ; 3.906      ;
; 4.568 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.520     ; 3.780      ;
; 4.623 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.554     ; 3.801      ;
; 4.732 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.416     ; 4.048      ;
; 4.804 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.318     ; 4.218      ;
; 5.023 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.798     ; 3.957      ;
; 5.044 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.797     ; 3.979      ;
; 5.048 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.488     ; 4.292      ;
; 5.063 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.973     ; 3.822      ;
; 5.067 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.797     ; 4.002      ;
; 5.081 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.974     ; 3.839      ;
; 5.102 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.797     ; 4.037      ;
; 5.125 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.973     ; 3.884      ;
; 5.160 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.973     ; 3.919      ;
; 5.180 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.797     ; 4.115      ;
; 5.193 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.546     ; 4.379      ;
; 5.233 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.312     ; 4.653      ;
; 5.238 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.973     ; 3.997      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 4.027 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.111      ; 4.370      ;
; 4.191 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.112      ; 4.535      ;
; 4.298 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.110      ; 4.640      ;
; 4.312 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.109      ; 4.653      ;
; 4.384 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.110      ; 4.726      ;
; 4.417 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.110      ; 4.759      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -12.979 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.299     ; 13.681     ;
; -11.159 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.274     ; 10.386     ;
; -10.915 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.963     ; 10.453     ;
; -10.913 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.334     ; 10.080     ;
; -10.897 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.054     ; 10.344     ;
; -10.883 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.058     ; 10.326     ;
; -10.777 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.103     ; 10.175     ;
; -10.750 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.158     ; 10.093     ;
; -10.672 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.984     ; 10.189     ;
; -10.658 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.984     ; 10.175     ;
; -10.655 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.158     ; 9.998      ;
; -10.608 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.102     ; 10.007     ;
; -10.563 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.241     ; 9.823      ;
; -10.422 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.267     ; 9.656      ;
; -10.374 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.975     ; 9.900      ;
; -10.133 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.166     ; 9.468      ;
; -10.126 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.266     ; 9.361      ;
; -7.589  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.801     ; 6.289      ;
; -7.383  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.748     ; 6.136      ;
; -7.036  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.331      ; 10.368     ;
; -6.782  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.799     ; 5.484      ;
; -6.748  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.799     ; 5.450      ;
; -6.502  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.330      ; 9.833      ;
; -6.468  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.744     ; 5.225      ;
; -6.421  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.329      ; 9.751      ;
; -6.252  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.563     ; 5.190      ;
; -6.228  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.331      ; 9.560      ;
; -6.174  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.331      ; 9.506      ;
; -0.088  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.525      ; 5.375      ;
; -0.046  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 5.335      ;
; 0.065   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 5.224      ;
; 0.133   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.525      ; 5.654      ;
; 0.142   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.525      ; 5.145      ;
; 0.296   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 4.993      ;
; 0.310   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 4.979      ;
; 0.323   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.526      ; 4.965      ;
; 0.332   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 5.457      ;
; 0.423   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 5.366      ;
; 0.466   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.525      ; 5.321      ;
; 0.577   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.526      ; 5.211      ;
; 0.665   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 5.124      ;
; 0.679   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.526      ; 4.609      ;
; 0.795   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 4.994      ;
; 0.949   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.526      ; 4.839      ;
; 1.450   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 3.839      ;
; 1.620   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.527      ; 3.669      ;
; 1.992   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 3.797      ;
; 2.132   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.527      ; 3.657      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.765 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.739      ; 3.447      ;
; -1.651 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.739      ; 3.581      ;
; -1.317 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.739      ; 3.415      ;
; -1.154 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.739      ; 3.578      ;
; -0.563 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 4.648      ;
; -0.451 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 4.760      ;
; -0.407 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 4.804      ;
; -0.307 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 4.424      ;
; -0.258 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 4.973      ;
; -0.188 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.737      ; 5.022      ;
; -0.146 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 5.085      ;
; -0.078 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 4.653      ;
; -0.028 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.738      ; 5.203      ;
; -0.017 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 4.714      ;
; -0.010 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 4.721      ;
; 0.127  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.737      ; 4.857      ;
; 0.191  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.737      ; 5.421      ;
; 0.221  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 4.952      ;
; 0.280  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.738      ; 5.011      ;
; 0.425  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.737      ; 5.155      ;
; 4.314  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.636      ; 7.182      ;
; 4.825  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.635      ; 7.692      ;
; 5.016  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.634      ; 7.882      ;
; 5.288  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.635      ; 8.155      ;
; 5.576  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.635      ; 8.443      ;
; 5.985  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.726     ; 4.991      ;
; 6.003  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.108     ; 4.627      ;
; 6.095  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.281     ; 4.546      ;
; 6.137  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.551     ; 5.318      ;
; 6.142  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.531     ; 5.343      ;
; 6.167  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.622     ; 5.277      ;
; 6.414  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.797     ; 5.349      ;
; 6.432  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.335     ; 4.829      ;
; 6.446  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.856     ; 5.322      ;
; 6.447  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.335     ; 4.844      ;
; 6.496  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.822     ; 5.406      ;
; 6.652  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.829     ; 5.555      ;
; 6.680  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.542     ; 5.870      ;
; 6.683  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.665     ; 5.750      ;
; 6.714  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.718     ; 5.728      ;
; 6.851  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.551     ; 6.032      ;
; 6.852  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.719     ; 5.865      ;
; 6.898  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 0.111      ; 7.241      ;
; 6.923  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.618     ; 6.037      ;
; 6.939  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.823     ; 5.848      ;
; 7.018  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.664     ; 6.086      ;
; 7.021  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.285     ; 5.468      ;
; 7.151  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.336     ; 5.547      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.209  ; 0.444        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.246  ; 0.481        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.246  ; 0.481        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.247  ; 0.482        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.248  ; 0.483        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.264  ; 0.499        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.267  ; 0.502        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.267  ; 0.502        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.267  ; 0.502        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.307  ; 0.542        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.584  ; 0.584        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.096  ; 0.316        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.096  ; 0.316        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.096  ; 0.316        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.099  ; 0.319        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.099  ; 0.319        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.485  ; 0.673        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.485  ; 0.673        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.488  ; 0.676        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.488  ; 0.676        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.488  ; 0.676        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.614  ; 0.614        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.614  ; 0.614        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.214  ; 0.434        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.376  ; 0.564        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                      ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.357  ; 0.545        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.357  ; 0.545        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.357  ; 0.545        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.357  ; 0.545        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                       ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[3]                                    ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[4]                                    ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[0]                                    ;
; 0.276 ; 0.276        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[1]                                    ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datab                                ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datac                                ;
; 0.301 ; 0.301        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datac                                ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datac                                ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datac                                     ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datab                                ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datad                                     ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datad                                     ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datad                                     ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[3]|datad                                     ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[4]|datad                                     ;
; 0.312 ; 0.312        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[2]                                    ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[5]                                    ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[6]                                    ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[7]                                    ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[0]|datad                                     ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datac                                     ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[1]|datad                                     ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datac                                     ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[5]|datac                                     ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[6]|datac                                     ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[7]|datac                                     ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datad                               ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datad                               ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datad                               ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[2]|dataa                                     ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datad                               ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datad                               ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datad                               ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|inclk[0]                            ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|outclk                              ;
; 0.339 ; 0.339        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|inclk[0]                            ;
; 0.339 ; 0.339        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|outclk                              ;
; 0.351 ; 0.351        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|inclk[0]                       ;
; 0.351 ; 0.351        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|outclk                         ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst6|datac                                        ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst6|combout                                      ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|datac                               ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[0]|datad                        ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datad                               ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|datad                               ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.636 ; 5.650 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 4.080 ; 4.169 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.636 ; 5.650 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.151 ; 4.180 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 5.148 ; 5.108 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.552 ; 4.558 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 4.795 ; 4.782 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.032 ; 4.988 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 4.032 ; 4.166 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.336 ; 3.691 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 5.390 ; 5.602 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 5.965 ; 6.150 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.954 ; 8.069 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.761 ; 6.945 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.954 ; 8.069 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 5.115 ; 5.106 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.089 ; 6.075 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.475 ; 5.496 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.018 ; 5.898 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 5.810 ; 5.750 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.433 ; 4.625 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.056 ; 5.163 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.255 ; 4.344 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 5.056 ; 5.163 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.411 ; 4.442 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.039 ; 5.042 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.439 ; 4.483 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.001 ; 4.085 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 4.301 ; 4.392 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 3.984 ; 4.168 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -3.176 ; -3.269 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -3.308 ; -3.371 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.777 ; -4.768 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -3.380 ; -3.389 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -4.245 ; -4.192 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.758 ; -3.748 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -3.970 ; -3.934 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -4.119 ; -4.055 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -3.176 ; -3.269 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.512 ; -0.898 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -4.367 ; -4.644 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.024 ; -5.193 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -1.806 ; -1.916 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.846 ; -2.898 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -3.345 ; -3.393 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.546 ; -2.490 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.205 ; -3.173 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.661 ; -2.616 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -3.090 ; -3.002 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -2.895 ; -2.881 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.806 ; -1.916 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.093 ; -3.192 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.439 ; -3.500 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -4.183 ; -4.263 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.593 ; -3.602 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -4.103 ; -4.091 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -3.614 ; -3.640 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -3.135 ; -3.192 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -3.381 ; -3.445 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.093 ; -3.234 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 21.616 ; 21.369 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.335 ; 18.979 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 21.285 ; 20.956 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 21.092 ; 20.975 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 21.443 ; 21.252 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 21.271 ; 20.997 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 20.208 ; 19.936 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 20.876 ; 20.499 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 21.616 ; 21.369 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.874 ; 14.510 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 25.763 ; 25.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 22.926 ; 22.237 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 21.567 ; 21.187 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.808 ; 20.437 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.483 ; 22.246 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 22.625 ; 22.240 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 25.763 ; 25.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 21.272 ; 20.942 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 23.454 ; 23.011 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.789 ; 12.590 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 20.248 ; 20.005 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 25.994 ; 26.158 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.987 ; 12.003 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.305 ; 13.047 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 14.184 ; 13.850 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 13.207 ; 13.171 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 12.597 ; 12.534 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 15.080 ; 14.822 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 14.219 ; 14.132 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 13.265 ; 13.089 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 13.104 ; 13.155 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 13.977 ; 13.929 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 14.114 ; 13.932 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.826 ; 13.671 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 13.342 ; 13.067 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.114 ; 13.932 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.487 ; 13.294 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.746 ; 12.681 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.173 ; 12.907 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.564 ; 10.435 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 11.117 ; 10.809 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.770 ; 11.413 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 14.067 ; 13.825 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 13.875 ; 13.674 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 14.020 ; 13.756 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.784 ; 10.572 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 11.447 ; 11.161 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 11.054 ; 10.668 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 11.295 ; 10.975 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.190 ; 11.977 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.958 ; 13.573 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.674 ; 13.309 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.947 ; 12.761 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 12.714 ; 12.565 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.667 ; 12.501 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.115 ; 12.909 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.492 ; 13.255 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 15.110 ; 14.781 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.470 ; 15.404 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 16.439 ; 16.236 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 16.814 ; 17.217 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 15.624 ; 15.445 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.541 ; 13.283 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 14.499 ; 14.262 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 14.235 ; 13.849 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.989 ; 13.863 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.770 ; 13.522 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 15.624 ; 15.445 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.245 ; 12.969 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.792 ; 13.530 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.800 ; 11.550 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.789 ; 14.653 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 15.047 ; 15.090 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 17.070 ; 16.642 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 22.391 ; 22.689 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.742 ; 12.806 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 14.005 ; 14.179 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 13.747 ; 14.264 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 13.732 ; 14.242 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 22.391 ; 22.689 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.204 ; 15.098 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 13.697 ; 14.068 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.358  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.106 ; 22.074 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.567 ; 14.664 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.591 ; 13.637 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 14.482 ; 14.021 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 15.287 ; 14.803 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 22.106 ; 22.074 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.296  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.798  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.252  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.619  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.805  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 7.163  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 7.798  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.459  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 8.208  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.013  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.031  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.023  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.208  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 7.215  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 19.284 ; 19.010 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.487 ; 16.131 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 19.070 ; 18.639 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 18.841 ; 18.767 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 18.745 ; 18.554 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 19.284 ; 19.010 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.478 ; 17.049 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 19.083 ; 18.737 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 19.034 ; 18.787 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.238 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.834 ; 10.748 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.626 ; 10.440 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.507 ; 11.234 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 12.238 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 11.451 ; 11.170 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.129 ; 10.896 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.896 ; 10.835 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.790 ; 10.469 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 23.033 ; 22.232 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 20.078 ; 19.389 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.352 ; 18.870 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.557 ; 18.229 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 19.785 ; 19.548 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 20.638 ; 20.253 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 23.033 ; 22.232 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 19.198 ; 18.726 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 20.872 ; 20.429 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 13.104 ; 12.764 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 13.104 ; 12.764 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.641 ; 10.488 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.242 ; 11.062 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.446 ; 11.032 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 12.638 ; 12.184 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.410 ; 11.048 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.750 ; 10.442 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.945 ; 12.430 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.643 ; 11.519 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.310 ; 11.206 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.454 ; 10.296 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.386 ; 10.184 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.337 ; 11.052 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 11.643 ; 11.519 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 10.598 ; 10.503 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 11.008 ; 10.721 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 11.094 ; 10.797 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 12.453 ; 12.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.912 ; 10.903 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.991  ; 9.845  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 11.101 ; 10.729 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.899 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.767 ; 10.480 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 12.453 ; 12.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.551 ; 10.322 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 10.348 ; 10.116 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 18.079 ; 17.902 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 24.007 ; 24.171 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 14.171 ; 14.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.169  ; 7.913  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 9.842  ; 9.627  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.312 ; 10.225 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 12.996 ; 12.927 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 13.025 ; 12.542 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.709 ; 12.544 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 14.171 ; 14.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.138 ; 10.951 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 10.566 ; 10.522 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.852  ; 9.702  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.348 ; 10.229 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.172 ; 11.841 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 12.097 ; 11.841 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.561 ; 11.299 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.251 ; 10.168 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 12.172 ; 11.682 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 12.035 ; 11.647 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 11.196 ; 11.152 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.104 ; 10.862 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.578 ; 10.428 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.541 ; 11.318 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 12.633 ; 12.530 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.351 ; 11.064 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.472 ; 11.285 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 11.732 ; 11.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 12.633 ; 12.530 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.146 ; 10.845 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.192 ; 11.109 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.893 ; 11.509 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.128 ; 9.945  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 12.550 ; 12.237 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 13.352 ; 13.383 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 11.024 ; 10.743 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 13.352 ; 13.383 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.906 ; 10.688 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.046 ; 9.931  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.573 ; 10.478 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.803 ; 10.682 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.869 ; 10.687 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 11.112 ; 10.884 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 12.899 ; 13.178 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 20.071 ; 20.321 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 13.002 ; 13.474 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 13.718 ; 14.199 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 13.085 ; 13.510 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 13.247 ; 13.708 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 20.071 ; 20.321 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 5.155  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.738 ; 19.754 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.235 ; 14.924 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 13.611 ; 13.350 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.728 ; 13.359 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 14.753 ; 14.318 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 19.738 ; 19.754 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.658  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 5.919  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.286  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.433  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.791  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 7.658  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 4.871  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 11.663 ; 11.343 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 11.175 ; 11.102 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.953  ; 9.829  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 10.125 ; 9.904  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 11.663 ; 11.343 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.477 ; 10.419 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.325 ; 10.034 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 7.292  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 5.758  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.018  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.358  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.577  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 7.292  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.777  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.680  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.680  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.650  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.632  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.648  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 6.975  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.849 ; 15.211 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.763 ; 13.332 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 12.422 ; 12.082 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.469 ; 12.191 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.864 ; 12.612 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.750 ; 13.480 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.849 ; 15.211 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.241 ; 11.137 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.562 ; 13.189 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 11.449 ; 11.413 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 11.197 ; 11.050 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.449 ; 11.413 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.779 ; 10.793 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.523 ; 10.372 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.451 ; 10.303 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.007 ; 10.977 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.253 ; 10.967 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 11.257 ; 11.125 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 5.597  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 5.490  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 14.111 ; 13.973 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 14.479 ; 14.327 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 15.709 ; 15.518 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 15.953 ; 15.882 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 15.101 ; 15.043 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 15.913 ; 15.582 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 14.111 ; 13.973 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 14.991 ; 14.782 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 15.258 ; 15.087 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.064 ; 13.680 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 13.392 ; 13.137 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.392 ; 13.137 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.683 ; 13.162 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 14.069 ; 13.706 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 14.792 ; 14.399 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.931 ; 15.437 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 15.591 ; 15.001 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 14.520 ; 14.137 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 14.932 ; 14.488 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.291 ; 11.910 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 14.697 ; 14.567 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 17.220 ; 17.471 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.356 ; 11.184 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 12.503 ; 12.220 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 12.670 ; 12.479 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.909 ; 11.776 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 12.005 ; 11.741 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 14.397 ; 13.953 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 13.572 ; 13.294 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.406 ; 12.360 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 12.501 ; 12.354 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.705 ; 12.387 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 10.233 ; 10.108 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.364 ; 13.215 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.899 ; 12.634 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.641 ; 13.465 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.042 ; 12.855 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.328 ; 12.263 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 12.739 ; 12.484 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.233 ; 10.108 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.763 ; 10.467 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.391 ; 11.047 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.596 ; 13.362 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 13.413 ; 13.220 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 13.553 ; 13.300 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.446 ; 10.242 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 11.080 ; 10.805 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.702 ; 10.330 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.933 ; 10.625 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 11.793 ; 11.587 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.493 ; 13.122 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.218 ; 12.866 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.523 ; 12.344 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 12.298 ; 12.155 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.252 ; 12.091 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.683 ; 12.485 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.046 ; 12.817 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.159 ; 14.004 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 14.271 ; 14.208 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.239 ; 15.098 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 15.464 ; 15.850 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 12.807 ; 12.541 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.091 ; 12.842 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 14.014 ; 13.786 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 13.760 ; 13.388 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.522 ; 13.399 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.314 ; 13.075 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 15.148 ; 14.979 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.807 ; 12.541 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.335 ; 13.083 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.142 ; 11.077 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.907 ; 13.756 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.089 ; 14.326 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 16.287 ; 15.684 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 10.932 ; 11.125 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 10.932 ; 11.125 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 12.620 ; 12.864 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 12.287 ; 12.359 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.044 ; 12.298 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 13.122 ; 13.597 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.413 ; 14.291 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 12.461 ; 13.003 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.278  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 12.297 ; 12.266 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.814 ; 12.778 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 12.297 ; 12.266 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 12.565 ; 12.548 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.299 ; 13.071 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 13.034 ; 12.813 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.217  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 6.091  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.091  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.406  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.599  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.941  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 7.518  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.337  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.805  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.780  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.839  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.805  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.942  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 6.955  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 12.846 ; 12.688 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 12.846 ; 12.688 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 14.187 ; 13.806 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 14.300 ; 14.235 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 13.878 ; 13.652 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 14.102 ; 13.820 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 13.313 ; 13.101 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 14.235 ; 13.950 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 13.628 ; 13.376 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 10.294 ; 10.114 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.495 ; 10.413 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.294 ; 10.114 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.141 ; 10.879 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.842 ; 11.608 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 11.086 ; 10.815 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.777 ; 10.552 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.552 ; 10.492 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.451 ; 10.142 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.536 ; 10.213 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.531 ; 12.083 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.536 ; 10.213 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.868 ; 10.566 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.736 ; 11.530 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.194 ; 11.041 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.831 ; 11.375 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.350 ; 11.092 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.680 ; 11.495 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 10.309 ; 10.118 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 12.729 ; 12.405 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.309 ; 10.160 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.885 ; 10.711 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.083 ; 10.685 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 12.225 ; 11.788 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.050 ; 10.702 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.415 ; 10.118 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.521 ; 12.025 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.065 ; 9.868  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.951 ; 10.849 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.129 ; 9.976  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.065 ; 9.868  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.977 ; 10.702 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 11.273 ; 11.153 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 10.268 ; 10.175 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 10.661 ; 10.384 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 10.744 ; 10.457 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 9.687  ; 9.546  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.569 ; 10.559 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.687  ; 9.546  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.719 ; 10.360 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.519 ; 11.282 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.429 ; 10.152 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 12.106 ; 11.974 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.225 ; 10.005 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 10.027 ; 9.804  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 13.652 ; 13.473 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 16.008 ; 16.334 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.936  ; 7.689  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.936  ; 7.689  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 9.600  ; 9.397  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 9.995  ; 9.911  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 12.626 ; 12.563 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 12.601 ; 12.137 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.296 ; 12.138 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 13.754 ; 13.709 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.789 ; 10.609 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 10.127 ; 10.039 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.325  ; 9.362  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 9.883  ; 9.885  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 9.934  ; 9.853  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.707 ; 11.460 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.193 ; 10.940 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.934  ; 9.853  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 11.756 ; 11.283 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.649 ; 11.276 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.842 ; 10.799 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.756 ; 10.524 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.227 ; 10.084 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 7.986  ; 7.910  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 9.819  ; 9.642  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.994 ; 10.719 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.108 ; 10.927 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 11.358 ; 11.114 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 12.225 ; 12.126 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.798 ; 10.509 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.842 ; 10.762 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.513 ; 11.143 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.819  ; 9.642  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 8.970  ; 8.773  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.737  ; 9.626  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.676 ; 10.406 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.971 ; 13.002 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.563 ; 10.352 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.737  ; 9.626  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.247 ; 10.155 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.464 ; 10.347 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.530 ; 10.354 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.764 ; 10.545 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 10.248 ; 10.503 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 5.841  ; 12.701 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 5.841  ; 12.701 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 7.053  ; 13.251 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.491  ; 13.067 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.702  ; 13.256 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 7.154  ; 14.654 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 5.045  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 12.684 ; 6.699  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.390 ; 7.687  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 12.684 ; 6.699  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.273 ; 6.752  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 14.257 ; 7.729  ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 14.091 ; 6.845  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 5.692  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 5.692  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.007  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.274  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.616  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 7.384  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 4.771  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.440  ; 9.472  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.381  ; 10.740 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 6.440  ; 9.472  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.480  ; 9.542  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 7.617  ; 10.922 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 6.821  ; 9.995  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 9.995  ; 9.714  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 5.543  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 5.543  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.754  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.201  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.412  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 6.991  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.678  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.400  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.389  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.400  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.462  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.439  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 6.682  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 10.873 ; 10.771 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.275 ; 12.849 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 12.006 ; 11.678 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.051 ; 11.784 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.431 ; 12.187 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.263 ; 12.999 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.251 ; 14.638 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 10.873 ; 10.771 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.103 ; 12.744 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 10.118 ; 9.975  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.831 ; 10.688 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.072 ; 11.036 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.431 ; 10.444 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.185 ; 10.041 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.118 ; 9.975  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.649 ; 10.618 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 10.886 ; 10.611 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.888 ; 10.760 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 5.465  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 5.362  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 12.754 ;        ;        ; 12.738 ;
; IN[1]      ; BUS[1]      ; 12.860 ;        ;        ; 12.746 ;
; IN[2]      ; BUS[2]      ; 13.368 ;        ;        ; 13.230 ;
; IN[3]      ; BUS[3]      ; 14.442 ;        ;        ; 14.326 ;
; IN[4]      ; BUS[4]      ; 15.567 ;        ;        ; 15.409 ;
; IN[5]      ; BUS[5]      ; 14.737 ;        ;        ; 14.346 ;
; IN[6]      ; BUS[6]      ; 13.380 ;        ;        ; 13.329 ;
; IN[7]      ; BUS[7]      ; 14.177 ;        ;        ; 14.139 ;
; RST        ; uA[0]       ;        ; 9.845  ; 10.139 ;        ;
; RST        ; uA[1]       ;        ; 8.482  ; 8.765  ;        ;
; RST        ; uA[2]       ;        ; 8.556  ; 8.936  ;        ;
; RST        ; uA[3]       ;        ; 10.281 ; 10.820 ;        ;
; RST        ; uA[4]       ;        ; 9.415  ; 9.775  ;        ;
; SWA        ; SE[1]       ;        ; 10.308 ; 10.387 ;        ;
; SWA        ; uA[0]       ; 12.069 ;        ;        ; 12.309 ;
; SWB        ; SE[2]       ; 12.285 ; 12.605 ; 12.463 ; 12.790 ;
; SWB        ; uA[1]       ; 12.017 ; 11.917 ; 12.202 ; 12.095 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 12.285 ;        ;        ; 12.239 ;
; IN[1]      ; BUS[1]      ; 12.399 ;        ;        ; 12.275 ;
; IN[2]      ; BUS[2]      ; 12.895 ;        ;        ; 12.742 ;
; IN[3]      ; BUS[3]      ; 13.833 ;        ;        ; 13.705 ;
; IN[4]      ; BUS[4]      ; 14.980 ;        ;        ; 14.808 ;
; IN[5]      ; BUS[5]      ; 14.120 ;        ;        ; 13.716 ;
; IN[6]      ; BUS[6]      ; 12.799 ;        ;        ; 12.727 ;
; IN[7]      ; BUS[7]      ; 13.584 ;        ;        ; 13.511 ;
; RST        ; uA[0]       ;        ; 9.498  ; 9.768  ;        ;
; RST        ; uA[1]       ;        ; 8.190  ; 8.450  ;        ;
; RST        ; uA[2]       ;        ; 8.260  ; 8.614  ;        ;
; RST        ; uA[3]       ;        ; 9.917  ; 10.424 ;        ;
; RST        ; uA[4]       ;        ; 9.076  ; 9.428  ;        ;
; SWA        ; SE[1]       ;        ; 10.016 ; 10.091 ;        ;
; SWA        ; uA[0]       ; 11.705 ;        ;        ; 11.937 ;
; SWB        ; SE[2]       ; 11.920 ; 12.227 ; 12.089 ; 12.404 ;
; SWB        ; uA[1]       ; 11.660 ; 11.566 ; 11.837 ; 11.735 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.670 ; 17.670 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.101 ; 18.101 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.670 ; 17.670 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 18.111 ; 18.111 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 18.555 ; 18.555 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 18.101 ; 18.101 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 18.540 ; 18.540 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.680 ; 17.680 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 18.736 ; 18.736 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 13.741 ; 13.741 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 14.172 ; 14.172 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 13.741 ; 13.741 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 14.182 ; 14.182 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.626 ; 14.626 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 14.172 ; 14.172 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.611 ; 14.611 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 13.751 ; 13.751 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.807 ; 14.807 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.224 ; 12.290 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.638 ; 12.704 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.224 ; 12.290 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.648 ; 12.714 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.074 ; 13.140 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.638 ; 12.704 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.061 ; 13.127 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.234 ; 12.300 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.259 ; 13.319 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.471  ; 9.537  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.885  ; 9.951  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 9.471  ; 9.537  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.895  ; 9.961  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.321 ; 10.387 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.885  ; 9.951  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.308 ; 10.374 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 9.481  ; 9.547  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.506 ; 10.566 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.514    ; 17.651    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 17.922    ; 18.059    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.514    ; 17.651    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 17.932    ; 18.069    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 18.345    ; 18.482    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 17.922    ; 18.059    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 18.338    ; 18.475    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.524    ; 17.661    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 18.465    ; 18.596    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 13.428    ; 13.565    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 13.836    ; 13.973    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 13.428    ; 13.565    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 13.846    ; 13.983    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.259    ; 14.396    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 13.836    ; 13.973    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.252    ; 14.389    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 13.438    ; 13.575    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.379    ; 14.510    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.375    ; 12.375    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.767    ; 12.767    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.375    ; 12.375    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.777    ; 12.777    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.173    ; 13.173    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.767    ; 12.767    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.167    ; 13.167    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.385    ; 12.385    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.293    ; 13.293    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.449     ; 9.449     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.841     ; 9.841     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 9.449     ; 9.449     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.851     ; 9.851     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.247    ; 10.247    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.841     ; 9.841     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.241    ; 10.241    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 9.459     ; 9.459     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.367    ; 10.367    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                      ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 67.18 MHz  ; 67.18 MHz       ; STEP:inst1|inst  ;      ;
; 79.15 MHz  ; 79.15 MHz       ; STEP:inst1|inst1 ;      ;
; 312.11 MHz ; 312.11 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -14.282 ; -769.609      ;
; STEP:inst1|inst  ; -13.885 ; -42.536       ;
; STEP:inst1|inst3 ; -11.133 ; -85.578       ;
; STEP:inst1|inst2 ; -4.019  ; -23.131       ;
; CLK              ; 0.024   ; 0.000         ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -1.472 ; -1.472        ;
; CLK              ; -0.450 ; -1.102        ;
; STEP:inst1|inst3 ; 0.710  ; 0.000         ;
; STEP:inst1|inst1 ; 0.727  ; 0.000         ;
; STEP:inst1|inst2 ; 3.632  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary      ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -11.976 ; -37.897       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.567 ; -2.602        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005              ;
; CLK              ; -3.000 ; -10.435              ;
; STEP:inst1|inst3 ; -1.487 ; -11.896              ;
; STEP:inst1|inst2 ; -1.487 ; -8.922               ;
; STEP:inst1|inst1 ; 0.022  ; 0.000                ;
+------------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -14.282 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.146     ; 11.562     ;
; -13.695 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.090     ; 11.181     ;
; -13.290 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.437      ; 13.088     ;
; -13.189 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.524      ; 13.088     ;
; -12.877 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.027      ; 12.488     ;
; -12.844 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.142      ; 12.190     ;
; -12.765 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 12.670     ;
; -12.750 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.146      ; 12.432     ;
; -12.522 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.279      ; 12.337     ;
; -12.494 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.437      ; 12.343     ;
; -12.484 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.378      ; 11.878     ;
; -12.460 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.343      ; 12.527     ;
; -12.449 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.263      ; 12.239     ;
; -12.437 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.323      ; 12.203     ;
; -12.419 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.146      ; 11.849     ;
; -12.377 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.342      ; 12.300     ;
; -12.355 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.378      ; 12.260     ;
; -12.351 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 12.430     ;
; -12.334 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.006      ; 12.086     ;
; -12.267 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.533      ; 12.202     ;
; -12.210 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.344      ; 12.129     ;
; -12.202 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.280      ; 11.815     ;
; -12.190 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.544      ; 12.473     ;
; -12.172 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.211      ; 12.137     ;
; -12.136 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.134      ; 11.829     ;
; -12.080 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.270      ; 12.097     ;
; -12.062 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.027      ; 11.837     ;
; -12.060 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.136      ; 11.933     ;
; -12.058 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.343      ; 11.961     ;
; -12.034 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.971      ; 12.760     ;
; -12.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.210      ; 11.975     ;
; -12.002 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 11.930     ;
; -12.000 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.040      ; 11.621     ;
; -11.982 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.316      ; 11.932     ;
; -11.964 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.337      ; 11.815     ;
; -11.952 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.314      ; 11.829     ;
; -11.925 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.443      ; 11.743     ;
; -11.920 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.471      ; 12.129     ;
; -11.840 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.523      ; 11.741     ;
; -11.820 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.566      ; 11.823     ;
; -11.789 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.971      ; 12.005     ;
; -11.758 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.346      ; 11.851     ;
; -11.721 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.619      ; 11.967     ;
; -11.706 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.274      ; 11.487     ;
; -11.676 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.563      ; 11.979     ;
; -11.642 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.142      ; 11.355     ;
; -11.635 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.684     ; 8.877      ;
; -11.627 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.764      ; 12.106     ;
; -11.619 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.457      ; 11.828     ;
; -11.605 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.544      ; 11.891     ;
; -11.571 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 11.662     ;
; -11.562 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.648      ; 11.833     ;
; -11.538 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.202      ; 11.293     ;
; -11.525 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.564      ; 11.255     ;
; -11.477 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.566      ; 11.483     ;
; -11.446 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.926      ; 11.821     ;
; -11.431 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.623     ; 8.734      ;
; -11.366 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.887     ; 8.405      ;
; -11.334 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.130      ; 11.025     ;
; -11.300 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.312      ; 11.360     ;
; -11.270 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.622     ; 8.574      ;
; -11.205 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.503      ; 11.400     ;
; -11.167 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.345      ; 11.236     ;
; -11.150 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.341      ; 11.022     ;
; -11.101 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.972      ; 11.516     ;
; -11.095 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.316      ; 11.157     ;
; -10.890 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.555      ; 11.030     ;
; -10.842 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.928      ; 11.182     ;
; -10.481 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.149     ; 7.758      ;
; -10.465 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.628     ; 7.913      ;
; -10.267 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.567     ; 7.776      ;
; -10.110 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.304     ; 9.667      ;
; -10.035 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.144     ; 9.752      ;
; -10.024 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.304     ; 9.632      ;
; -9.936  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.048      ; 9.859      ;
; -9.891  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.107      ; 9.859      ;
; -9.875  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.259     ; 9.652      ;
; -9.863  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.212     ; 9.167      ;
; -9.860  ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.274     ; 9.447      ;
; -9.858  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.066     ; 9.667      ;
; -9.840  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.064      ; 9.779      ;
; -9.824  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.101     ; 9.584      ;
; -9.803  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.098     ; 9.221      ;
; -9.795  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.123      ; 9.779      ;
; -9.790  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.215     ; 9.518      ;
; -9.783  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.094      ; 9.752      ;
; -9.761  ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.396     ; 9.069      ;
; -9.730  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.196     ; 9.615      ;
; -9.701  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.599     ; 8.806      ;
; -9.697  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.714     ; 9.067      ;
; -9.691  ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.105     ; 9.447      ;
; -9.667  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.107      ; 9.686      ;
; -9.659  ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.270     ; 9.264      ;
; -9.624  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.449     ; 9.259      ;
; -9.622  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.554     ; 9.152      ;
; -9.614  ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.211     ; 9.264      ;
; -9.612  ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.416     ; 8.712      ;
; -9.608  ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.036     ; 9.447      ;
; -9.606  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.462     ; 9.180      ;
; -9.599  ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.274     ; 9.237      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -13.885 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.496     ; 12.428     ;
; -12.188 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.237     ; 9.490      ;
; -11.995 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.956     ; 9.578      ;
; -11.987 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.290     ; 9.236      ;
; -11.965 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.038     ; 9.466      ;
; -11.881 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.034     ; 9.386      ;
; -11.867 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.073     ; 12.833     ;
; -11.858 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.077     ; 9.320      ;
; -11.728 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.136     ; 9.131      ;
; -11.719 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.136     ; 9.122      ;
; -11.711 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.972     ; 9.278      ;
; -11.674 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.973     ; 9.240      ;
; -11.673 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.077     ; 9.135      ;
; -11.601 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.207     ; 8.933      ;
; -11.538 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.065     ; 12.512     ;
; -11.455 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.229     ; 8.765      ;
; -11.334 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.966     ; 8.907      ;
; -11.281 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.227     ; 8.593      ;
; -11.258 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.142     ; 8.655      ;
; -10.225 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.921     ; 9.843      ;
; -10.032 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.640     ; 9.931      ;
; -10.024 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.974     ; 9.589      ;
; -10.002 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.722     ; 9.819      ;
; -9.998  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.710     ; 9.827      ;
; -9.970  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.718     ; 9.791      ;
; -9.895  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.761     ; 9.673      ;
; -9.808  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 9.527      ;
; -9.794  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.649     ; 9.684      ;
; -9.763  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.657     ; 9.645      ;
; -9.762  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.761     ; 9.540      ;
; -9.744  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 9.463      ;
; -9.729  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.913     ; 9.355      ;
; -9.727  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.656     ; 9.610      ;
; -9.690  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.891     ; 9.338      ;
; -9.633  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.648     ; 9.524      ;
; -9.544  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.913     ; 9.170      ;
; -9.423  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.650     ; 9.312      ;
; -9.370  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.911     ; 8.998      ;
; -9.347  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.826     ; 9.060      ;
; -9.252  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.966     ; 8.825      ;
; -9.251  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.753     ; 9.037      ;
; -9.229  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.883     ; 8.885      ;
; -9.157  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.632     ; 9.064      ;
; -9.083  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.714     ; 8.908      ;
; -8.968  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.812     ; 8.695      ;
; -8.922  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.753     ; 8.708      ;
; -8.833  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.642     ; 8.730      ;
; -8.822  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.812     ; 8.549      ;
; -8.704  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.905     ; 8.338      ;
; -8.084  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.903     ; 7.720      ;
; -8.075  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.818     ; 7.796      ;
; -7.747  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.083     ; 8.703      ;
; -7.737  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.068     ; 8.708      ;
; -7.386  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.693     ; 4.232      ;
; -7.350  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.233      ; 10.622     ;
; -7.231  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.377     ; 6.393      ;
; -7.184  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.647     ; 4.076      ;
; -7.029  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.331     ; 6.237      ;
; -6.931  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.376     ; 6.094      ;
; -6.465  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.376     ; 5.628      ;
; -6.414  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.692     ; 3.261      ;
; -6.411  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.329     ; 5.621      ;
; -6.355  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.692     ; 3.202      ;
; -6.256  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.645     ; 3.150      ;
; -6.245  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.323     ; 5.461      ;
; -6.206  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.153     ; 5.592      ;
; -6.001  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.161     ; 5.379      ;
; -5.950  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.477     ; 3.012      ;
; -5.723  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.241      ; 9.003      ;
; -5.072  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.717     ; 4.894      ;
; -4.819  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.946     ; 4.412      ;
; -4.513  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.717     ; 4.335      ;
; -4.396  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.695     ; 4.240      ;
; -4.205  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.943     ; 3.801      ;
; -3.722  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.070     ; 4.691      ;
; -3.706  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.820      ; 6.065      ;
; -3.671  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.879      ; 6.089      ;
; -3.633  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.924     ; 3.248      ;
; -3.511  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.052     ; 2.998      ;
; -3.381  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.716     ; 3.204      ;
; -3.293  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.686     ; 3.146      ;
; -3.262  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.944     ; 2.857      ;
; -3.251  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.683     ; 3.107      ;
; -3.217  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.410     ; 1.846      ;
; -3.210  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.501     ; 3.248      ;
; -3.204  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.507     ; 3.236      ;
; -3.197  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.095     ; 4.141      ;
; -3.159  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.095     ; 4.103      ;
; -3.100  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.684     ; 2.955      ;
; -3.089  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.718     ; 2.910      ;
; -3.084  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.413     ; 1.710      ;
; -3.062  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.094     ; 4.007      ;
; -3.004  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.411     ; 1.632      ;
; -2.967  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.511     ; 2.995      ;
; -2.958  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.946     ; 2.551      ;
; -2.949  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.848     ; 2.640      ;
; -2.840  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.022     ; 2.357      ;
; -2.802  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.923     ; 2.418      ;
; -2.672  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.095     ; 3.616      ;
; -2.621  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.411     ; 1.249      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.133 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 12.163     ;
; -11.043 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 12.073     ;
; -11.032 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 12.062     ;
; -10.806 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 11.836     ;
; -10.688 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.434      ; 12.124     ;
; -10.357 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.027      ; 11.386     ;
; -10.354 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 11.384     ;
; -10.165 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.028      ; 11.195     ;
; -9.385  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 9.377      ;
; -9.181  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 9.234      ;
; -9.116  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.713     ; 8.905      ;
; -9.050  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 9.042      ;
; -9.039  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 9.031      ;
; -9.020  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.448     ; 9.074      ;
; -8.990  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.713     ; 8.779      ;
; -8.950  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.714     ; 8.738      ;
; -8.884  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.713     ; 8.673      ;
; -8.877  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.612     ; 8.767      ;
; -8.874  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.713     ; 8.663      ;
; -8.843  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.896      ;
; -8.832  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.885      ;
; -8.831  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.553     ; 8.780      ;
; -8.816  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.432     ; 8.886      ;
; -8.812  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.766     ; 8.548      ;
; -8.779  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.448     ; 8.833      ;
; -8.766  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.766     ; 8.502      ;
; -8.759  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.683     ; 8.578      ;
; -8.757  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.433     ; 8.826      ;
; -8.749  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.767     ; 8.484      ;
; -8.731  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.612     ; 8.621      ;
; -8.727  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.515     ; 8.714      ;
; -8.709  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.514     ; 8.697      ;
; -8.698  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.514     ; 8.686      ;
; -8.679  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.553     ; 8.628      ;
; -8.673  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.448     ; 8.727      ;
; -8.663  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.448     ; 8.717      ;
; -8.620  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.554     ; 8.568      ;
; -8.613  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.705     ; 8.410      ;
; -8.576  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 8.568      ;
; -8.543  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.553     ; 8.492      ;
; -8.508  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.307     ; 8.703      ;
; -8.508  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.713     ; 8.297      ;
; -8.492  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.442     ; 8.552      ;
; -8.482  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.766     ; 8.218      ;
; -8.459  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.683     ; 8.278      ;
; -8.447  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.500      ;
; -8.435  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.042     ; 8.895      ;
; -8.433  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.147     ; 8.788      ;
; -8.421  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 8.413      ;
; -8.404  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.553     ; 8.353      ;
; -8.391  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 8.383      ;
; -8.378  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.431      ;
; -8.339  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.026     ; 8.815      ;
; -8.328  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.432     ; 8.398      ;
; -8.313  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.514     ; 8.301      ;
; -8.284  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 8.275      ;
; -8.258  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.277     ; 8.483      ;
; -8.222  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.104     ; 8.620      ;
; -8.217  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.448     ; 8.271      ;
; -8.217  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.270      ;
; -8.188  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.432     ; 8.258      ;
; -8.186  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.449     ; 8.239      ;
; -8.158  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.360     ; 8.300      ;
; -8.142  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.553     ; 8.091      ;
; -8.089  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.108     ; 8.483      ;
; -8.080  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.450     ; 8.132      ;
; -8.043  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.766     ; 7.779      ;
; -8.024  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.043     ; 8.483      ;
; -8.015  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.036     ; 8.481      ;
; -8.010  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.612     ; 7.900      ;
; -7.993  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.703     ; 7.792      ;
; -7.984  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.618     ; 7.868      ;
; -7.943  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.443     ; 8.002      ;
; -7.937  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.684     ; 7.755      ;
; -7.926  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.442     ; 7.986      ;
; -7.801  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.514     ; 7.789      ;
; -7.790  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 8.086      ;
; -7.771  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.612     ; 7.661      ;
; -7.759  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.705     ; 7.556      ;
; -7.750  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.299     ; 7.953      ;
; -7.231  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 8.258      ;
; -6.902  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 7.929      ;
; -6.884  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 7.911      ;
; -6.639  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.024      ; 7.665      ;
; -6.593  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 7.620      ;
; -6.475  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.431      ; 7.908      ;
; -6.362  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 7.389      ;
; -6.268  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.025      ; 7.295      ;
; -5.866  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.123     ; 5.245      ;
; -5.815  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.953     ; 5.364      ;
; -5.632  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.123     ; 5.011      ;
; -5.593  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.953     ; 5.142      ;
; -5.360  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.123     ; 4.739      ;
; -5.309  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.953     ; 4.858      ;
; -5.226  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.123     ; 4.605      ;
; -5.175  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.953     ; 4.724      ;
; -5.110  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.441      ; 8.553      ;
; -5.089  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 2.441      ; 8.532      ;
; -5.021  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.123     ; 4.400      ;
; -4.970  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.953     ; 4.519      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -4.019 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.278     ; 4.743      ;
; -3.990 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.279     ; 4.713      ;
; -3.922 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.280     ; 4.644      ;
; -3.901 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.278     ; 4.625      ;
; -3.704 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.277     ; 4.429      ;
; -3.595 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.277     ; 4.320      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                     ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.024 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.726      ; 5.434      ;
; 0.117 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.726      ; 5.341      ;
; 0.135 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.726      ; 5.323      ;
; 0.201 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.726      ; 5.257      ;
; 0.209 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.733      ; 5.756      ;
; 0.368 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.726      ; 5.090      ;
; 0.437 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.726      ; 5.521      ;
; 0.452 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.726      ; 5.506      ;
; 0.492 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.726      ; 5.466      ;
; 0.532 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.733      ; 4.933      ;
; 0.551 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.726      ; 4.907      ;
; 0.627 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.733      ; 5.338      ;
; 0.649 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.726      ; 5.309      ;
; 0.654 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.733      ; 4.811      ;
; 0.662 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.726      ; 5.296      ;
; 0.705 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.726      ; 5.253      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -1.472 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 4.447      ; 3.465      ;
; -1.350 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 4.447      ; 3.587      ;
; -1.315 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 4.447      ; 3.122      ;
; -1.163 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 4.447      ; 3.274      ;
; 0.013  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 2.034      ; 2.537      ;
; 0.322  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 2.034      ; 2.846      ;
; 0.551  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 2.034      ; 2.575      ;
; 0.811  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.034      ; 2.835      ;
; 1.065  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.277      ; 1.592      ;
; 1.303  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.277      ; 1.830      ;
; 1.360  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.339     ; 0.771      ;
; 1.361  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.340     ; 0.771      ;
; 1.371  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.342     ; 0.779      ;
; 1.380  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.341     ; 0.789      ;
; 1.390  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.340     ; 0.800      ;
; 1.399  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.342     ; 0.807      ;
; 1.468  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.267     ; 0.951      ;
; 1.602  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 1.833      ;
; 1.619  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 1.850      ;
; 1.688  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.454     ; 0.984      ;
; 1.768  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.018     ; 2.000      ;
; 1.909  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 2.140      ;
; 1.923  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.425     ; 1.748      ;
; 2.032  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.155      ; 3.937      ;
; 2.211  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.099      ; 4.060      ;
; 2.224  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 2.455      ;
; 2.263  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 2.494      ;
; 2.403  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.133     ; 2.020      ;
; 2.431  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.121     ; 2.060      ;
; 2.452  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.019     ; 2.683      ;
; 2.491  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.137     ; 2.104      ;
; 2.625  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.125     ; 2.250      ;
; 2.637  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.278      ; 3.165      ;
; 2.925  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.535     ; 2.140      ;
; 2.935  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.137     ; 2.548      ;
; 2.970  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.610     ; 2.110      ;
; 2.974  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.279      ; 3.503      ;
; 2.983  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.136     ; 1.097      ;
; 2.985  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.135     ; 1.100      ;
; 2.986  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.135     ; 1.101      ;
; 3.012  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.557     ; 2.205      ;
; 3.032  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.278      ; 3.560      ;
; 3.077  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.280      ; 3.607      ;
; 3.086  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.462     ; 2.374      ;
; 3.092  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.127     ; 2.715      ;
; 3.130  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.337     ; 2.543      ;
; 3.158  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.305     ; 2.603      ;
; 3.179  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.133     ; 2.796      ;
; 3.186  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.303     ; 2.633      ;
; 3.214  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.307     ; 2.657      ;
; 3.270  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.555     ; 2.465      ;
; 3.279  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.134     ; 1.395      ;
; 3.340  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.336     ; 2.754      ;
; 3.397  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.136     ; 1.511      ;
; 3.476  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.133     ; 1.593      ;
; 3.495  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.639     ; 2.606      ;
; 3.546  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.535     ; 2.761      ;
; 3.801  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.496      ; 6.527      ;
; 3.805  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.505      ; 6.540      ;
; 3.958  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.554     ; 3.154      ;
; 3.995  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.076      ; 4.301      ;
; 4.063  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.314     ; 3.499      ;
; 4.122  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.336     ; 3.536      ;
; 4.232  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.434     ; 3.548      ;
; 4.381  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.755     ; 3.376      ;
; 4.417  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.919     ; 3.248      ;
; 4.447  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.546     ; 3.651      ;
; 4.501  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.332     ; 3.919      ;
; 4.548  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.557     ; 3.741      ;
; 4.581  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.494     ; 3.837      ;
; 4.653  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.514     ; 3.889      ;
; 4.695  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.336     ; 4.109      ;
; 4.787  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.265     ; 4.272      ;
; 4.874  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.254     ; 4.370      ;
; 5.094  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.524     ; 4.320      ;
; 5.234  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.369     ; 4.615      ;
; 5.280  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.083      ; 5.593      ;
; 5.304  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.271     ; 4.783      ;
; 5.362  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.369     ; 4.743      ;
; 5.452  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.270     ; 4.932      ;
; 5.484  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.341     ; 4.893      ;
; 5.492  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.443     ; 4.799      ;
; 5.561  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.279     ; 5.032      ;
; 5.601  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.428     ; 4.923      ;
; 5.601  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.328     ; 5.023      ;
; 5.619  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.263     ; 5.106      ;
; 5.625  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.428     ; 4.947      ;
; 5.637  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.515     ; 4.872      ;
; 5.661  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.082      ; 5.973      ;
; 5.671  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.523     ; 4.898      ;
; 5.695  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.764     ; 4.681      ;
; 5.839  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.555     ; 5.034      ;
; 5.867  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.503     ; 5.114      ;
; 5.942  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.926     ; 4.766      ;
; 5.976  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.079      ; 6.285      ;
; 6.026  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.533     ; 5.243      ;
; 6.044  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.177     ; 2.617      ;
; 6.049  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.437     ; 5.362      ;
; 6.073  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.274     ; 5.549      ;
; 6.075  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.971     ; 4.854      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.450 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.914      ; 4.929      ;
; -0.408 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.914      ; 4.971      ;
; -0.396 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.914      ; 4.983      ;
; -0.258 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.921      ; 4.628      ;
; -0.252 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.921      ; 5.134      ;
; -0.245 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.914      ; 5.134      ;
; -0.184 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.914      ; 4.695      ;
; -0.141 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.921      ; 4.745      ;
; -0.099 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.914      ; 5.280      ;
; -0.069 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.914      ; 5.310      ;
; 0.017  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.914      ; 4.896      ;
; 0.080  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.914      ; 4.959      ;
; 0.144  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.914      ; 5.023      ;
; 0.149  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.921      ; 5.535      ;
; 0.162  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.914      ; 5.041      ;
; 0.251  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.914      ; 5.130      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.710 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.981      ;
; 0.713 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.984      ;
; 0.716 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.498      ; 1.409      ;
; 0.723 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.994      ;
; 0.728 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.999      ;
; 0.729 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.000      ;
; 0.745 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.498      ; 1.438      ;
; 0.827 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.098      ;
; 0.830 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.498      ; 1.523      ;
; 0.844 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.498      ; 1.537      ;
; 1.022 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.293      ;
; 1.032 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.303      ;
; 1.034 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.305      ;
; 1.039 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.310      ;
; 1.045 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.316      ;
; 1.058 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.499      ; 1.752      ;
; 1.068 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.092      ; 1.355      ;
; 1.130 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.401      ;
; 1.144 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.415      ;
; 1.167 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.438      ;
; 1.184 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.455      ;
; 1.260 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.531      ;
; 1.278 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.549      ;
; 1.283 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.554      ;
; 1.289 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.560      ;
; 1.374 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.645      ;
; 1.388 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.659      ;
; 1.503 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.802      ; 4.020      ;
; 1.561 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.746      ; 4.022      ;
; 1.587 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.077      ; 1.859      ;
; 1.602 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.077      ; 1.874      ;
; 1.775 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 2.046      ;
; 1.849 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 2.119      ;
; 1.862 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.330     ; 1.727      ;
; 1.866 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 2.136      ;
; 1.877 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.330     ; 1.742      ;
; 1.889 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.379      ; 3.983      ;
; 1.960 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 2.230      ;
; 1.962 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.057      ;
; 1.965 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.075      ; 2.235      ;
; 1.993 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.088      ;
; 2.020 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.059      ;
; 2.068 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.323      ; 4.106      ;
; 2.074 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.113      ;
; 2.183 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.278      ;
; 2.186 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.281      ;
; 2.210 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.249      ;
; 2.213 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.308      ;
; 2.218 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.510      ; 2.443      ;
; 2.260 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.091      ; 2.066      ;
; 2.265 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.380      ; 4.360      ;
; 2.338 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.377      ;
; 2.392 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.431      ;
; 2.434 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.324      ; 4.473      ;
; 2.512 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.098      ; 2.325      ;
; 2.550 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.100      ; 2.365      ;
; 2.562 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.088      ; 2.365      ;
; 2.571 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.729      ; 5.515      ;
; 2.586 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.104      ; 2.405      ;
; 2.623 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.311      ; 2.649      ;
; 2.681 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.152      ; 6.048      ;
; 2.824 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.385     ; 2.154      ;
; 2.829 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.112      ; 2.656      ;
; 2.869 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.333     ; 2.251      ;
; 2.940 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.237     ; 2.418      ;
; 2.996 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.310     ; 2.401      ;
; 3.033 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.092      ; 2.840      ;
; 3.043 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.079     ; 2.679      ;
; 3.083 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.080     ; 2.718      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.103 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.730      ; 6.048      ;
; 3.201 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.112     ; 2.804      ;
; 3.369 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.082     ; 3.002      ;
; 3.378 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.329     ; 2.764      ;
; 3.420 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.414     ; 2.721      ;
; 3.425 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.330     ; 2.810      ;
; 3.542 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.111     ; 3.146      ;
; 3.575 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.089     ; 3.201      ;
; 3.946 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.108     ; 3.553      ;
; 3.982 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.272     ; 3.425      ;
; 4.060 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.332     ; 3.443      ;
; 4.157 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.209     ; 3.663      ;
; 4.207 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.111     ; 3.811      ;
; 4.417 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.531     ; 3.601      ;
; 4.438 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.270     ; 3.883      ;
; 4.452 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.530     ; 3.637      ;
; 4.453 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.695     ; 3.473      ;
; 4.488 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.694     ; 3.509      ;
; 4.494 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.530     ; 3.679      ;
; 4.502 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.694     ; 3.523      ;
; 4.507 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.530     ; 3.692      ;
; 4.543 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.694     ; 3.564      ;
; 4.578 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.289     ; 4.004      ;
; 4.602 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.321     ; 3.996      ;
; 4.644 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.041     ; 4.318      ;
; 4.650 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.530     ; 3.835      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.727 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.286      ; 4.013      ;
; 0.832 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.238      ; 4.070      ;
; 0.847 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.996      ; 3.843      ;
; 0.894 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.070      ; 3.964      ;
; 0.906 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.230      ; 4.136      ;
; 0.955 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.240      ; 4.195      ;
; 0.982 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.940      ; 3.922      ;
; 0.999 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.746      ; 1.265      ;
; 1.041 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.055      ; 2.096      ;
; 1.042 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.014      ; 4.056      ;
; 1.051 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.182      ; 4.233      ;
; 1.053 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.920      ; 3.973      ;
; 1.060 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.015      ; 2.075      ;
; 1.069 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.857      ; 3.926      ;
; 1.090 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.285      ; 4.375      ;
; 1.094 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.822      ; 3.916      ;
; 1.107 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.026      ; 4.133      ;
; 1.129 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.920      ; 4.049      ;
; 1.134 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.184      ; 4.318      ;
; 1.156 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.864      ; 4.020      ;
; 1.172 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.940      ; 4.112      ;
; 1.176 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.877      ; 4.053      ;
; 1.232 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.864      ; 4.096      ;
; 1.248 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.801      ; 4.049      ;
; 1.251 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.766      ; 4.017      ;
; 1.262 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.792      ; 4.054      ;
; 1.264 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.285      ; 4.549      ;
; 1.268 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.898      ; 4.166      ;
; 1.271 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.657      ; 3.928      ;
; 1.271 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.970      ; 4.241      ;
; 1.271 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.021      ; 2.292      ;
; 1.317 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.897      ; 4.214      ;
; 1.328 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.727      ; 4.055      ;
; 1.334 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.821      ; 4.155      ;
; 1.337 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.918      ; 4.255      ;
; 1.341 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.713      ; 1.574      ;
; 1.351 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.884      ; 4.235      ;
; 1.363 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.229      ; 4.592      ;
; 1.386 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.170      ; 2.076      ;
; 1.387 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.517      ; 1.424      ;
; 1.392 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.616      ; 4.008      ;
; 1.392 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.746      ; 2.138      ;
; 1.402 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.229      ; 4.631      ;
; 1.419 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.688      ; 4.107      ;
; 1.422 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.736      ; 4.158      ;
; 1.424 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.632      ; 2.056      ;
; 1.433 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.606      ; 4.039      ;
; 1.440 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.807      ; 4.247      ;
; 1.440 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.569      ; 2.009      ;
; 1.442 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.481      ; 3.923      ;
; 1.449 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.842      ; 4.291      ;
; 1.450 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.601      ; 4.051      ;
; 1.460 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.691      ; 4.151      ;
; 1.461 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.597      ; 2.058      ;
; 1.474 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.658      ; 4.132      ;
; 1.475 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.690      ; 4.165      ;
; 1.486 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.887      ; 4.373      ;
; 1.487 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.635      ; 4.122      ;
; 1.487 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.168      ; 2.175      ;
; 1.516 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.862      ; 4.378      ;
; 1.520 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.692      ; 4.212      ;
; 1.526 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.841      ; 4.367      ;
; 1.527 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.481      ; 4.008      ;
; 1.536 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.671      ; 4.207      ;
; 1.545 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.664      ; 2.209      ;
; 1.547 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.512      ; 2.059      ;
; 1.551 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.660      ; 4.211      ;
; 1.553 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.831      ; 4.384      ;
; 1.555 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.691      ; 4.246      ;
; 1.559 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.495      ; 1.574      ;
; 1.560 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.917      ; 4.477      ;
; 1.570 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.660      ; 4.230      ;
; 1.571 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.560      ; 4.131      ;
; 1.578 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.337      ; 3.915      ;
; 1.581 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.689      ; 4.270      ;
; 1.581 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.691      ; 4.272      ;
; 1.587 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.684      ; 4.271      ;
; 1.593 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.835      ; 2.428      ;
; 1.598 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.632      ; 4.230      ;
; 1.601 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.376      ; 1.497      ;
; 1.619 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.751      ; 4.370      ;
; 1.621 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.425      ; 4.046      ;
; 1.637 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.550      ; 4.187      ;
; 1.639 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.602      ; 4.241      ;
; 1.642 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.369      ; 2.011      ;
; 1.644 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.469      ; 4.113      ;
; 1.650 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.623      ; 4.273      ;
; 1.650 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.631      ; 2.281      ;
; 1.654 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.514      ; 1.688      ;
; 1.655 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.634      ; 4.289      ;
; 1.659 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.472      ; 4.131      ;
; 1.666 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.635      ; 4.301      ;
; 1.678 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.691      ; 4.369      ;
; 1.678 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.121      ; 2.319      ;
; 1.681 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.485      ; 4.166      ;
; 1.689 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.425      ; 4.114      ;
; 1.690 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.060      ; 2.750      ;
; 1.693 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.605      ; 2.298      ;
; 1.699 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.612      ; 4.311      ;
; 1.699 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.362      ; 2.061      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 3.632 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.097      ; 3.944      ;
; 3.822 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.097      ; 4.134      ;
; 3.881 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.095      ; 4.191      ;
; 3.886 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.094      ; 4.195      ;
; 3.955 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.095      ; 4.265      ;
; 4.011 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.095      ; 4.321      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.976 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.277     ; 12.701     ;
; -10.288 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.018     ; 9.772      ;
; -10.095 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.737     ; 9.860      ;
; -10.087 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.071     ; 9.518      ;
; -10.065 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.819     ; 9.748      ;
; -9.972  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.815     ; 9.659      ;
; -9.958  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.858     ; 9.602      ;
; -9.828  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.917     ; 9.413      ;
; -9.811  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.753     ; 9.560      ;
; -9.810  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.917     ; 9.395      ;
; -9.765  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.754     ; 9.513      ;
; -9.764  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.858     ; 9.408      ;
; -9.692  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.988     ; 9.206      ;
; -9.546  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.010     ; 9.038      ;
; -9.425  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.747     ; 9.180      ;
; -9.298  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.923     ; 8.877      ;
; -9.271  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.008     ; 8.765      ;
; -6.991  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.477     ; 6.016      ;
; -6.789  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.431     ; 5.860      ;
; -6.624  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.135      ; 9.761      ;
; -6.205  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.474     ; 5.233      ;
; -6.172  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.474     ; 5.200      ;
; -6.134  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.134      ; 9.270      ;
; -5.939  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.428     ; 5.013      ;
; -5.870  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.133      ; 9.005      ;
; -5.737  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.136      ; 8.875      ;
; -5.727  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.135      ; 8.864      ;
; -5.708  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.259     ; 4.951      ;
; 0.026   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.167      ; 5.383      ;
; 0.081   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.169      ; 4.830      ;
; 0.092   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.167      ; 4.817      ;
; 0.210   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.169      ; 5.201      ;
; 0.239   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.169      ; 4.672      ;
; 0.295   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.167      ; 4.614      ;
; 0.368   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.167      ; 5.041      ;
; 0.396   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.169      ; 4.515      ;
; 0.399   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.169      ; 5.012      ;
; 0.443   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.169      ; 4.468      ;
; 0.455   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.168      ; 4.455      ;
; 0.472   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.168      ; 4.938      ;
; 0.553   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.169      ; 4.858      ;
; 0.744   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.169      ; 4.667      ;
; 0.770   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.168      ; 4.140      ;
; 0.817   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.168      ; 4.593      ;
; 1.460   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.170      ; 3.452      ;
; 1.618   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.170      ; 3.294      ;
; 1.858   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.170      ; 3.554      ;
; 1.986   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.170      ; 3.426      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.567 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.364      ; 3.232      ;
; -1.465 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.364      ; 3.354      ;
; -1.254 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.364      ; 3.065      ;
; -1.102 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.364      ; 3.217      ;
; -0.387 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.410      ;
; -0.356 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.441      ;
; -0.342 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 3.975      ;
; -0.250 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.547      ;
; -0.156 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 4.161      ;
; -0.098 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.719      ;
; -0.082 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 4.235      ;
; -0.067 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.750      ;
; -0.042 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.361      ; 4.754      ;
; -0.035 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 4.282      ;
; 0.036  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.361      ; 4.352      ;
; 0.112  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 4.429      ;
; 0.136  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.362      ; 4.953      ;
; 0.225  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.362      ; 4.542      ;
; 0.303  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.361      ; 4.619      ;
; 0.343  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.361      ; 5.159      ;
; 3.842  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.413      ; 6.470      ;
; 4.367  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.411      ; 6.993      ;
; 4.465  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.410      ; 7.090      ;
; 4.735  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.411      ; 7.361      ;
; 5.077  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.411      ; 7.703      ;
; 5.284  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.849     ; 4.150      ;
; 5.354  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.011     ; 4.058      ;
; 5.377  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.526     ; 4.566      ;
; 5.504  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.346     ; 4.873      ;
; 5.516  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.424     ; 4.807      ;
; 5.525  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.362     ; 4.878      ;
; 5.664  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.056     ; 4.323      ;
; 5.668  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.056     ; 4.327      ;
; 5.732  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.606     ; 4.841      ;
; 5.752  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.586     ; 4.881      ;
; 5.828  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.638     ; 4.905      ;
; 5.958  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.357     ; 5.316      ;
; 5.969  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.616     ; 5.068      ;
; 5.992  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.461     ; 5.246      ;
; 6.014  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.520     ; 5.209      ;
; 6.146  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.520     ; 5.341      ;
; 6.182  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.607     ; 5.290      ;
; 6.184  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.363     ; 5.536      ;
; 6.200  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.420     ; 5.495      ;
; 6.201  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.014     ; 4.902      ;
; 6.228  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 0.097      ; 6.540      ;
; 6.263  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.461     ; 5.517      ;
; 6.316  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.058     ; 4.973      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.158  ; 0.388        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.159  ; 0.389        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.159  ; 0.389        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.159  ; 0.389        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.194  ; 0.424        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.339  ; 0.569        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.375  ; 0.605        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.375  ; 0.605        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.375  ; 0.605        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.377  ; 0.607        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.654  ; 0.654        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.654  ; 0.654        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.003  ; 0.219        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.003  ; 0.219        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.003  ; 0.219        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.003  ; 0.219        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.003  ; 0.219        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.706  ; 0.706        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.706  ; 0.706        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.037  ; 0.253        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.077  ; 0.293        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.307  ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.347  ; 0.347        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.554  ; 0.738        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.637  ; 0.637        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.637  ; 0.637        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.165  ; 0.381        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.166  ; 0.382        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.428  ; 0.612        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.022 ; 0.022        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.051 ; 0.051        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.054 ; 0.054        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datab                                ;
; 0.056 ; 0.056        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.056 ; 0.056        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
; 0.057 ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.057 ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.057 ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[4]                                    ;
; 0.058 ; 0.058        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[3]                                    ;
; 0.061 ; 0.061        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.061 ; 0.061        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.062 ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[0]                                    ;
; 0.062 ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[1]                                    ;
; 0.067 ; 0.067        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.067 ; 0.067        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.072 ; 0.072        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.073 ; 0.073        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.073 ; 0.073        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.074 ; 0.074        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.074 ; 0.074        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.075 ; 0.075        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.075 ; 0.075        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datac                                ;
; 0.077 ; 0.077        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.077 ; 0.077        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.077 ; 0.077        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.078 ; 0.078        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.083 ; 0.083        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.083 ; 0.083        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.083 ; 0.083        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datab                                ;
; 0.083 ; 0.083        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datac                                ;
; 0.083 ; 0.083        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datac                                ;
; 0.088 ; 0.088        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.089 ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[2]                                    ;
; 0.089 ; 0.089        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.090 ; 0.090        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datac                                     ;
; 0.092 ; 0.092        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.097 ; 0.097        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[5]                                    ;
; 0.097 ; 0.097        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[6]                                    ;
; 0.101 ; 0.101        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[7]                                    ;
; 0.102 ; 0.102        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datad                                     ;
; 0.102 ; 0.102        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datad                                     ;
; 0.103 ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.103 ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datad                                     ;
; 0.103 ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[4]|datad                                     ;
; 0.104 ; 0.104        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.104 ; 0.104        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[3]|datad                                     ;
; 0.108 ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datac                                     ;
; 0.108 ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[0]|datad                                     ;
; 0.108 ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[1]|datad                                     ;
; 0.109 ; 0.109        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[2]|dataa                                     ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datac                                     ;
; 0.113 ; 0.113        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[5]|datac                                     ;
; 0.113 ; 0.113        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[6]|datac                                     ;
; 0.117 ; 0.117        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[7]|datac                                     ;
; 0.118 ; 0.118        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datad                               ;
; 0.119 ; 0.119        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datad                               ;
; 0.120 ; 0.120        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datad                               ;
; 0.121 ; 0.121        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.123 ; 0.123        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datad                               ;
; 0.123 ; 0.123        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datad                               ;
; 0.123 ; 0.123        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datad                               ;
; 0.124 ; 0.124        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.126 ; 0.126        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.137 ; 0.137        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.137 ; 0.137        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.139 ; 0.139        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.145 ; 0.145        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.156 ; 0.156        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|inclk[0]                            ;
; 0.156 ; 0.156        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|outclk                              ;
; 0.159 ; 0.159        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.160 ; 0.160        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.160 ; 0.160        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|inclk[0]                            ;
; 0.160 ; 0.160        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|outclk                              ;
; 0.161 ; 0.161        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.161 ; 0.161        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datac                        ;
; 0.162 ; 0.162        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datac                        ;
; 0.167 ; 0.167        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.171 ; 0.171        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|inclk[0]                       ;
; 0.171 ; 0.171        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|outclk                         ;
; 0.173 ; 0.173        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.175 ; 0.175        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datac                        ;
; 0.176 ; 0.176        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datac                        ;
; 0.179 ; 0.179        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.180 ; 0.180        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.183 ; 0.183        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.183 ; 0.183        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.189 ; 0.189        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.189 ; 0.189        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.189 ; 0.189        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.190 ; 0.190        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.190 ; 0.190        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.190 ; 0.190        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.203 ; 0.203        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.213 ; 0.213        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.361 ; 4.930 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 3.865 ; 3.572 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.361 ; 4.930 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 3.910 ; 3.618 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.899 ; 4.468 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.296 ; 3.965 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 4.596 ; 4.118 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 4.782 ; 4.317 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 3.798 ; 3.592 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.066 ; 3.642 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 4.999 ; 4.909 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 5.581 ; 5.558 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.498 ; 7.224 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.361 ; 6.194 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.498 ; 7.224 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.993 ; 4.637 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.957 ; 5.512 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.291 ; 4.952 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 5.880 ; 5.255 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 5.652 ; 5.216 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.300 ; 4.147 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 4.748 ; 4.456 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 3.972 ; 3.681 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.748 ; 4.456 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.120 ; 3.814 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.746 ; 4.351 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.148 ; 3.850 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 3.778 ; 3.438 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 4.012 ; 3.746 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 3.707 ; 3.548 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -3.013 ; -2.781 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -3.155 ; -2.851 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.564 ; -4.133 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -3.202 ; -2.902 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -4.067 ; -3.638 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.567 ; -3.235 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -3.829 ; -3.353 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -3.933 ; -3.471 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -3.013 ; -2.781 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.473 ; -1.096 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -4.151 ; -4.008 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -4.581 ; -4.552 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -1.931 ; -1.696 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.892 ; -2.533 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -3.369 ; -3.013 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.636 ; -2.222 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.274 ; -2.847 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.747 ; -2.353 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -3.202 ; -2.646 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -2.965 ; -2.549 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.931 ; -1.696 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -2.891 ; -2.636 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.224 ; -2.922 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.943 ; -3.645 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.370 ; -3.057 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -3.886 ; -3.492 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -3.391 ; -3.092 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -2.977 ; -2.636 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -3.160 ; -2.891 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -2.891 ; -2.706 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 20.418 ; 19.852 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 18.292 ; 17.716 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 20.158 ; 19.473 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 19.939 ; 19.649 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 20.224 ; 19.804 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 20.085 ; 19.523 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 19.052 ; 18.633 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.656 ; 19.046 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 20.418 ; 19.852 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.028 ; 13.406 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 24.377 ; 23.360 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 21.716 ; 20.643 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 20.386 ; 19.666 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.614 ; 18.995 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 21.198 ; 20.695 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.349 ; 20.655 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 24.377 ; 23.360 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 20.048 ; 19.404 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 22.159 ; 21.316 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.066 ; 11.760 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 18.980 ; 18.551 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 24.210 ; 24.618 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.331 ; 11.233 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 12.572 ; 12.175 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 13.472 ; 12.813 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 12.448 ; 12.280 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.933 ; 11.700 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 14.240 ; 13.754 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 13.396 ; 13.125 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.567 ; 12.147 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 12.321 ; 12.231 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 13.175 ; 12.959 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 13.313 ; 12.874 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.014 ; 12.667 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.543 ; 12.142 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.313 ; 12.874 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.699 ; 12.332 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 11.987 ; 11.762 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 12.410 ; 11.970 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.978  ; 9.725  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.495 ; 10.107 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.234 ; 10.576 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.260 ; 12.816 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 13.062 ; 12.678 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 13.221 ; 12.757 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.205 ; 9.859  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 10.857 ; 10.388 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.433 ; 9.924  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.712 ; 10.197 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 11.581 ; 11.072 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.160 ; 12.594 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 12.839 ; 12.360 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.166 ; 11.851 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 11.947 ; 11.678 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 11.899 ; 11.613 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.321 ; 11.986 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.686 ; 12.303 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.249 ; 13.666 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 14.459 ; 14.309 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.349 ; 15.125 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 15.592 ; 16.140 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 14.796 ; 14.440 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.748 ; 12.305 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.682 ; 13.198 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 13.427 ; 12.836 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.169 ; 12.849 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.951 ; 12.557 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 14.796 ; 14.440 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.474 ; 12.019 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 12.988 ; 12.554 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.194 ; 10.717 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.886 ; 13.633 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.013 ; 14.136 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 16.003 ; 15.505 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 20.858 ; 21.376 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 11.924 ; 12.005 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 13.034 ; 13.390 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 12.686 ; 13.560 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.703 ; 13.522 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 20.858 ; 21.376 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.353 ; 14.055 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 12.628 ; 13.379 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.288  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 20.734 ; 20.573 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.674 ; 13.656 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 12.786 ; 12.742 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.762 ; 12.926 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 14.541 ; 13.638 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 20.734 ; 20.573 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.082  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.643  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.109  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.453  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.537  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.916  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 7.643  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.360  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.935  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.778  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.849  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.739  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.935  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 7.001  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 18.178 ; 17.616 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 15.562 ; 14.986 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 18.011 ; 17.125 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 17.782 ; 17.521 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 17.641 ; 17.221 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 18.178 ; 17.616 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 16.372 ; 15.841 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.924 ; 17.412 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 17.914 ; 17.348 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 11.471 ; 10.993 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.134 ; 9.863  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 9.942  ; 9.577  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.770 ; 10.314 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.471 ; 10.993 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.694 ; 10.342 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.338 ; 10.050 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.187 ; 9.933  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.090 ; 9.640  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.697 ; 20.568 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 18.986 ; 17.913 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 18.239 ; 17.318 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 17.457 ; 16.867 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 18.615 ; 18.112 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 19.442 ; 18.748 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 21.697 ; 20.568 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 18.078 ; 17.362 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 19.655 ; 18.812 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 12.373 ; 11.855 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 12.373 ; 11.855 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.943  ; 9.655  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.538 ; 10.161 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.767 ; 10.147 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 11.900 ; 11.200 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.689 ; 10.195 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.079 ; 9.608  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.184 ; 11.419 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.890 ; 10.591 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.594 ; 10.277 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.777  ; 9.445  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.682  ; 9.367  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.595 ; 10.213 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.890 ; 10.591 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.889  ; 9.637  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 10.276 ; 9.891  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 10.337 ; 9.946  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 11.769 ; 11.429 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.212 ; 9.981  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.330  ; 9.070  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.365 ; 9.871  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.235 ; 10.648 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.096 ; 9.637  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 11.769 ; 11.429 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.915  ; 9.475  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.626  ; 9.345  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 16.963 ; 16.588 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 22.303 ; 22.711 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 13.341 ; 13.043 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.754  ; 7.361  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 9.440  ; 9.073  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 9.581  ; 9.391  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 12.233 ; 11.959 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 12.193 ; 11.490 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.879 ; 11.485 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 13.341 ; 13.043 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.398 ; 10.026 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 9.960  ; 9.798  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.368  ; 9.049  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 9.852  ; 9.488  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 11.388 ; 10.827 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.382 ; 10.827 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.810 ; 10.402 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.558  ; 9.329  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 11.388 ; 10.723 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.308 ; 10.680 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.474 ; 10.230 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.432 ; 9.973  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 9.880  ; 9.575  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 10.728 ; 10.376 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 11.875 ; 11.473 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.631 ; 10.173 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 10.751 ; 10.327 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 11.011 ; 10.519 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.875 ; 11.473 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.452 ; 9.963  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.473 ; 10.201 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.136 ; 10.619 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.461  ; 9.144  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 11.672 ; 11.256 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 12.591 ; 12.411 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.355 ; 9.848  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.591 ; 12.411 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.191 ; 9.844  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.388  ; 9.117  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.911  ; 9.612  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.143 ; 9.791  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.175 ; 9.849  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.410 ; 10.044 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 11.872 ; 12.236 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 18.670 ; 19.127 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 12.027 ; 12.626 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 12.511 ; 13.335 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 11.969 ; 12.641 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 12.145 ; 12.827 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 18.670 ; 19.127 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.875  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 18.485 ; 18.385 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.295 ; 13.759 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 12.731 ; 12.219 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.843 ; 12.209 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.846 ; 13.080 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 18.485 ; 18.385 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.515  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 5.767  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.110  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.192  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.571  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 7.515  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 4.775  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 11.094 ; 10.554 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.626 ; 10.374 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.438  ; 9.198  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 9.609  ; 9.248  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 11.094 ; 10.554 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.933  ; 9.702  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 9.815  ; 9.402  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 6.764  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 5.419  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.526  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.028  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.213  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 6.764  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.529  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.151  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.151  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.234  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.268  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.148  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 6.479  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.139 ; 14.143 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.172 ; 12.346 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 11.896 ; 11.189 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 11.885 ; 11.347 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.260 ; 11.724 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.101 ; 12.527 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.139 ; 14.143 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 10.723 ; 10.379 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.973 ; 12.215 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 10.918 ; 10.611 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.690 ; 10.304 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.918 ; 10.611 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.282 ; 10.094 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.036 ; 9.703  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 9.976  ; 9.642  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.485 ; 10.246 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 10.795 ; 10.257 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.742 ; 10.365 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 5.473  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 5.164  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 13.189 ; 12.917 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 13.588 ; 13.374 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 14.798 ; 14.383 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 15.106 ; 14.796 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 14.154 ; 13.994 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 15.038 ; 14.352 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 13.189 ; 12.917 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 14.009 ; 13.693 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 14.337 ; 13.895 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 13.210 ; 12.652 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 12.638 ; 12.111 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.638 ; 12.138 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.055 ; 12.111 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.299 ; 12.653 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 14.040 ; 13.286 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.094 ; 14.231 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 14.753 ; 13.894 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 13.802 ; 13.003 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 14.200 ; 13.335 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.569 ; 11.033 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 13.754 ; 13.438 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 15.882 ; 16.401 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 10.777 ; 10.398 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 11.799 ; 11.419 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.971 ; 11.561 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.252 ; 10.903 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.377 ; 10.901 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 13.707 ; 12.890 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 12.898 ; 12.290 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 11.691 ; 11.557 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.864 ; 11.428 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.075 ; 11.444 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 9.672  ; 9.428  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 12.586 ; 12.251 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.134 ; 11.748 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 12.874 ; 12.451 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.286 ; 11.933 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 11.600 ; 11.383 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 12.008 ; 11.586 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.672  ; 9.428  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.169 ; 9.794  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.879 ; 10.246 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.823 ; 12.395 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 12.634 ; 12.265 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.787 ; 12.341 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.892  ; 9.559  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 10.516 ; 10.065 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.108 ; 9.618  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.376 ; 9.880  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 11.210 ; 10.720 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.728 ; 12.184 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 12.418 ; 11.957 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.774 ; 11.472 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 11.563 ; 11.305 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 11.515 ; 11.240 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 11.923 ; 11.600 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.273 ; 11.905 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.270 ; 13.013 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 13.354 ; 13.190 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 14.238 ; 14.060 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 14.321 ; 14.913 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 12.068 ; 11.630 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.330 ; 11.904 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.229 ; 12.764 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.984 ; 12.416 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.735 ; 12.426 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.528 ; 12.149 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 14.353 ; 14.014 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.068 ; 11.630 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 12.563 ; 12.146 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 10.483 ; 10.284 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.075 ; 12.774 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.032 ; 13.533 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 15.375 ; 14.530 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 10.150 ; 10.470 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 10.150 ; 10.470 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 11.676 ; 12.140 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 11.496 ; 11.621 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 11.271 ; 11.568 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 12.088 ; 12.984 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.524 ; 13.309 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 11.527 ; 12.377 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.211  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 11.559 ; 11.395 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.072 ; 11.814 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 11.559 ; 11.395 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 11.813 ; 11.725 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 12.543 ; 12.167 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 12.366 ; 11.811 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.012  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 5.953  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 5.953  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.245  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.349  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.714  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 7.375  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.241  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.541  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.555  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.664  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.541  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.689  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 6.757  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 11.998 ; 11.681 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 11.998 ; 11.681 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 13.359 ; 12.608 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 13.420 ; 13.209 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 12.971 ; 12.476 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 13.220 ; 12.637 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 12.406 ; 11.983 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 13.287 ; 12.795 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 12.810 ; 12.234 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 9.638  ; 9.286  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 9.824  ; 9.563  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 9.638  ; 9.286  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.435 ; 9.997  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.106 ; 10.645 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.361 ; 10.022 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.018 ; 9.740  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.873  ; 9.628  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.782  ; 9.348  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.021 ; 9.436  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.901 ; 11.163 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.021 ; 9.436  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.311 ; 9.784  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.113 ; 10.684 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.593 ; 10.244 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.199 ; 10.607 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.776 ; 10.248 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.065 ; 10.649 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 9.641  ; 9.321  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 12.030 ; 11.535 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 9.641  ; 9.363  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.210 ; 9.847  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.434 ; 9.838  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 11.519 ; 10.846 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.359 ; 9.884  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 9.773  ; 9.321  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.791 ; 11.056 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 9.388  ; 9.083  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.262 ; 9.957  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.479  ; 9.160  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.388  ; 9.083  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.264 ; 9.895  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.550 ; 10.261 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.586  ; 9.343  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.957  ; 9.585  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 10.016 ; 9.640  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 9.053  ; 8.803  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.897  ; 9.674  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.053  ; 8.803  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.014 ; 9.539  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.880 ; 10.317 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.787  ; 9.345  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 11.450 ; 11.126 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.615  ; 9.193  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.335  ; 9.064  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 12.652 ; 12.285 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 14.707 ; 15.349 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.538  ; 7.159  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.538  ; 7.159  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 9.214  ; 8.865  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 9.295  ; 9.112  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.894 ; 11.635 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.803 ; 11.127 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.501 ; 11.122 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.958 ; 12.676 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.079 ; 9.722  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 9.570  ; 9.364  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 8.782  ; 8.629  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 9.329  ; 9.171  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 9.270  ; 9.049  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.022 ; 10.487 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.473 ; 10.080 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.270  ; 9.049  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 11.006 ; 10.367 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.953 ; 10.349 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.149 ; 9.913  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.112 ; 9.670  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 9.562  ; 9.269  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 7.539  ; 7.403  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 9.177  ; 8.871  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.301 ; 9.861  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 10.414 ; 10.005 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 10.666 ; 10.192 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.496 ; 11.110 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.129 ; 9.659  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.151 ; 9.889  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.784 ; 10.287 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 9.177  ; 8.871  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 8.442  ; 8.246  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.105  ; 8.844  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.033 ; 9.545  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.238 ; 12.069 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.875  ; 9.541  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.105  ; 8.844  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.610  ; 9.322  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 9.830  ; 9.491  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 9.863  ; 9.549  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.089 ; 9.738  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 9.551  ; 9.880  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 5.488  ; 11.774 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 5.488  ; 11.774 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.553  ; 12.453 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.144  ; 12.232 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.322  ; 12.412 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 6.644  ; 13.717 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.776  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.872 ; 6.272  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 13.376 ; 7.152  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 11.872 ; 6.272  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.424 ; 6.373  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.387 ; 7.218  ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 13.099 ; 6.367  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 5.548  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 5.548  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 6.839  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.040  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.405  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 7.253  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 4.678  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.232  ; 8.886  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.150  ; 9.997  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 6.258  ; 8.886  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.232  ; 8.933  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 7.380  ; 10.186 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 6.635  ; 9.333  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 9.507  ; 9.109  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 5.221  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 5.221  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.285  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 5.884  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.062  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 6.492  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.441  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.004  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.885  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.004  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.113  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 6.958  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 6.215  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 10.381 ; 10.048 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 12.706 ; 11.910 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 11.507 ; 10.825 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 11.498 ; 10.978 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 11.856 ; 11.338 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.640 ; 12.088 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.580 ; 13.618 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 10.381 ; 10.048 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.544 ; 11.813 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.664  ; 9.343  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.348 ; 9.976  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.566 ; 10.270 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 9.958  ; 9.777  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 9.722  ; 9.401  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 9.664  ; 9.343  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.152 ; 9.921  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 10.450 ; 9.933  ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.397 ; 10.034 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 5.346  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 5.049  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 12.104 ;        ;        ; 11.600 ;
; IN[1]      ; BUS[1]      ; 12.269 ;        ;        ; 11.564 ;
; IN[2]      ; BUS[2]      ; 12.691 ;        ;        ; 12.071 ;
; IN[3]      ; BUS[3]      ; 13.738 ;        ;        ; 13.060 ;
; IN[4]      ; BUS[4]      ; 14.777 ;        ;        ; 14.071 ;
; IN[5]      ; BUS[5]      ; 14.037 ;        ;        ; 13.149 ;
; IN[6]      ; BUS[6]      ; 12.726 ;        ;        ; 12.129 ;
; IN[7]      ; BUS[7]      ; 13.477 ;        ;        ; 12.872 ;
; RST        ; uA[0]       ;        ; 9.189  ; 9.858  ;        ;
; RST        ; uA[1]       ;        ; 7.979  ; 8.544  ;        ;
; RST        ; uA[2]       ;        ; 8.027  ; 8.713  ;        ;
; RST        ; uA[3]       ;        ; 9.589  ; 10.540 ;        ;
; RST        ; uA[4]       ;        ; 8.783  ; 9.511  ;        ;
; SWA        ; SE[1]       ;        ; 9.759  ; 9.500  ;        ;
; SWA        ; uA[0]       ; 11.428 ;        ;        ; 11.232 ;
; SWB        ; SE[2]       ; 11.423 ; 11.971 ; 11.394 ; 11.948 ;
; SWB        ; uA[1]       ; 11.367 ; 11.131 ; 11.344 ; 11.102 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 11.662 ;        ;        ; 11.156 ;
; IN[1]      ; BUS[1]      ; 11.843 ;        ;        ; 11.148 ;
; IN[2]      ; BUS[2]      ; 12.252 ;        ;        ; 11.636 ;
; IN[3]      ; BUS[3]      ; 13.172 ;        ;        ; 12.504 ;
; IN[4]      ; BUS[4]      ; 14.225 ;        ;        ; 13.535 ;
; IN[5]      ; BUS[5]      ; 13.458 ;        ;        ; 12.580 ;
; IN[6]      ; BUS[6]      ; 12.179 ;        ;        ; 11.590 ;
; IN[7]      ; BUS[7]      ; 12.927 ;        ;        ; 12.311 ;
; RST        ; uA[0]       ;        ; 8.880  ; 9.512  ;        ;
; RST        ; uA[1]       ;        ; 7.719  ; 8.250  ;        ;
; RST        ; uA[2]       ;        ; 7.765  ; 8.412  ;        ;
; RST        ; uA[3]       ;        ; 9.265  ; 10.166 ;        ;
; RST        ; uA[4]       ;        ; 8.483  ; 9.183  ;        ;
; SWA        ; SE[1]       ;        ; 9.491  ; 9.244  ;        ;
; SWA        ; uA[0]       ; 11.093 ;        ;        ; 10.908 ;
; SWB        ; SE[2]       ; 11.091 ; 11.618 ; 11.062 ; 11.594 ;
; SWB        ; uA[1]       ; 11.037 ; 10.810 ; 11.013 ; 10.781 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 16.189 ; 16.189 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 16.602 ; 16.602 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 16.189 ; 16.189 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 16.612 ; 16.612 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 17.051 ; 17.051 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 16.602 ; 16.602 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 17.040 ; 17.040 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 16.199 ; 16.199 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 17.225 ; 17.225 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 12.458 ; 12.458 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.871 ; 12.871 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 12.458 ; 12.458 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 12.881 ; 12.881 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 13.320 ; 13.320 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 12.871 ; 12.871 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 13.309 ; 13.309 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 12.468 ; 12.468 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 13.494 ; 13.494 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.420 ; 11.413 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 11.817 ; 11.810 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 11.420 ; 11.413 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 11.827 ; 11.820 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.249 ; 12.242 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 11.817 ; 11.810 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.238 ; 12.231 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 11.430 ; 11.423 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.424 ; 12.420 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.877  ; 8.870  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.274  ; 9.267  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.877  ; 8.870  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.284  ; 9.277  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 9.706  ; 9.699  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.274  ; 9.267  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 9.695  ; 9.688  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.887  ; 8.880  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.881  ; 9.877  ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 15.816    ; 15.949    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 16.178    ; 16.311    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 15.816    ; 15.949    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 16.188    ; 16.321    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 16.563    ; 16.696    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 16.178    ; 16.311    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 16.558    ; 16.691    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 15.826    ; 15.959    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 16.671    ; 16.792    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 11.883    ; 12.016    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.245    ; 12.378    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.883    ; 12.016    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 12.255    ; 12.388    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 12.630    ; 12.763    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 12.245    ; 12.378    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.625    ; 12.758    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.893    ; 12.026    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 12.738    ; 12.859    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.445    ; 11.445    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 11.792    ; 11.792    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 11.445    ; 11.445    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 11.802    ; 11.802    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.162    ; 12.162    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 11.792    ; 11.792    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.158    ; 12.158    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 11.455    ; 11.455    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.266    ; 12.266    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.681     ; 8.681     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.028     ; 9.028     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.681     ; 8.681     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.038     ; 9.038     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 9.398     ; 9.398     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.028     ; 9.028     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 9.394     ; 9.394     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.691     ; 8.691     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.502     ; 9.502     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------+
; Fast 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst1 ; -6.148 ; -303.683      ;
; STEP:inst1|inst  ; -5.707 ; -16.753       ;
; STEP:inst1|inst3 ; -4.422 ; -33.499       ;
; STEP:inst1|inst2 ; -1.122 ; -6.238        ;
; CLK              ; 0.020  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -0.962 ; -1.009        ;
; CLK              ; -0.282 ; -1.090        ;
; STEP:inst1|inst1 ; 0.035  ; 0.000         ;
; STEP:inst1|inst3 ; 0.306  ; 0.000         ;
; STEP:inst1|inst2 ; 1.429  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -4.675 ; -16.251       ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -0.952 ; -2.675        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLK              ; -3.000 ; -8.695               ;
; STEP:inst1|inst3 ; -1.000 ; -8.000               ;
; STEP:inst1|inst2 ; -1.000 ; -6.000               ;
; STEP:inst1|inst  ; -1.000 ; -5.000               ;
; STEP:inst1|inst1 ; 0.216  ; 0.000                ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.148 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.995     ; 5.151      ;
; -5.685 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.947     ; 4.805      ;
; -5.272 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.448      ; 5.672      ;
; -5.206 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.508      ; 5.672      ;
; -5.102 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.384      ; 5.520      ;
; -5.094 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.324      ; 5.350      ;
; -5.068 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.448      ; 5.494      ;
; -5.045 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.251      ; 5.367      ;
; -5.043 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.405      ; 5.446      ;
; -5.000 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.420      ; 5.490      ;
; -4.998 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.452      ; 5.278      ;
; -4.995 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.424      ; 5.467      ;
; -4.966 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.625     ; 3.839      ;
; -4.964 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.327      ; 5.358      ;
; -4.957 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.530     ; 3.925      ;
; -4.954 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.517      ; 5.445      ;
; -4.940 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.372      ; 5.344      ;
; -4.911 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.421      ; 5.473      ;
; -4.901 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.331      ; 5.393      ;
; -4.880 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.453      ; 5.366      ;
; -4.875 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.234      ; 5.263      ;
; -4.866 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.422      ; 5.336      ;
; -4.831 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.431      ; 5.322      ;
; -4.831 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.486     ; 3.843      ;
; -4.828 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.485     ; 3.841      ;
; -4.822 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.321      ; 5.291      ;
; -4.808 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.330      ; 5.298      ;
; -4.783 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.327      ; 5.079      ;
; -4.779 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.431      ; 5.357      ;
; -4.756 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.385      ; 5.103      ;
; -4.746 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.318      ; 5.110      ;
; -4.740 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.257      ; 5.067      ;
; -4.727 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.422      ; 5.216      ;
; -4.720 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.543      ; 5.255      ;
; -4.699 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.382      ; 5.236      ;
; -4.693 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.530      ; 5.376      ;
; -4.685 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.749      ; 5.353      ;
; -4.685 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.452      ; 5.095      ;
; -4.676 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.385      ; 5.167      ;
; -4.666 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.478      ; 5.297      ;
; -4.655 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.426      ; 5.101      ;
; -4.649 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.251      ; 5.054      ;
; -4.647 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.412      ; 5.111      ;
; -4.633 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.328      ; 5.045      ;
; -4.626 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.507      ; 5.092      ;
; -4.618 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.542      ; 5.314      ;
; -4.585 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.431      ; 5.170      ;
; -4.579 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.543      ; 5.040      ;
; -4.566 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.385      ; 4.971      ;
; -4.565 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.324      ; 4.942      ;
; -4.562 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.749      ; 5.473      ;
; -4.555 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.564      ; 5.216      ;
; -4.547 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.315      ; 4.913      ;
; -4.521 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.652      ; 5.308      ;
; -4.520 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.465      ; 5.146      ;
; -4.496 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.432      ; 5.082      ;
; -4.458 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.423      ; 5.023      ;
; -4.447 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.543      ; 4.984      ;
; -4.444 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.429      ; 4.907      ;
; -4.444 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.415      ; 5.013      ;
; -4.437 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.582      ; 5.114      ;
; -4.429 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.482     ; 3.514      ;
; -4.416 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.530      ; 5.101      ;
; -4.383 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.719      ; 5.112      ;
; -4.379 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.413      ; 4.947      ;
; -4.365 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.998     ; 3.365      ;
; -4.338 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.438     ; 3.467      ;
; -4.331 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.502      ; 4.962      ;
; -4.325 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.517      ; 4.914      ;
; -4.279 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.721      ; 4.991      ;
; -4.253 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.748      ; 5.008      ;
; -4.105 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.182     ; 4.375      ;
; -4.091 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.115     ; 4.428      ;
; -4.074 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.090     ; 4.436      ;
; -4.008 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.018      ; 4.484      ;
; -3.995 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.037      ; 4.484      ;
; -3.987 ; ALU_MD:inst7|inst7[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.166     ; 4.273      ;
; -3.980 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.136     ; 4.302      ;
; -3.969 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.115     ; 4.332      ;
; -3.967 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.117     ; 4.302      ;
; -3.957 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.040     ; 4.375      ;
; -3.943 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.027      ; 4.428      ;
; -3.937 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.182     ; 4.233      ;
; -3.926 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.052      ; 4.436      ;
; -3.923 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.030      ; 4.411      ;
; -3.920 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.246     ; 4.208      ;
; -3.911 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.151     ; 4.294      ;
; -3.910 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.049      ; 4.411      ;
; -3.899 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.087     ; 4.264      ;
; -3.878 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.379     ; 4.070      ;
; -3.876 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.306     ; 4.002      ;
; -3.867 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.320     ; 3.979      ;
; -3.864 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.312     ; 4.123      ;
; -3.861 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.225     ; 4.134      ;
; -3.860 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.016      ; 4.334      ;
; -3.857 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.090     ; 4.245      ;
; -3.852 ; ALU_MD:inst7|inst7[0]                                                                                                 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.130     ; 4.220      ;
; -3.847 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.287     ; 4.131      ;
; -3.847 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.035      ; 4.334      ;
; -3.847 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.239     ; 4.179      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -5.707 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -1.285     ; 5.431      ;
; -5.616 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.823     ; 4.302      ;
; -5.612 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.915     ; 4.206      ;
; -5.588 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.929     ; 4.168      ;
; -5.526 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.763     ; 4.272      ;
; -5.524 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.899     ; 4.134      ;
; -5.522 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.820     ; 4.211      ;
; -5.521 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.848     ; 4.182      ;
; -5.519 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.842     ; 4.186      ;
; -5.514 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.775     ; 4.248      ;
; -5.508 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.843     ; 4.174      ;
; -5.465 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.847     ; 4.127      ;
; -5.463 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.777     ; 4.195      ;
; -5.421 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.906     ; 4.024      ;
; -5.410 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.776     ; 4.143      ;
; -5.382 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.904     ; 3.987      ;
; -5.293 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.847     ; 3.955      ;
; -4.671 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.047     ; 5.633      ;
; -4.641 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.041     ; 5.609      ;
; -4.631 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.636     ; 4.504      ;
; -4.625 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.728     ; 4.406      ;
; -4.603 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.742     ; 4.370      ;
; -4.541 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.576     ; 4.474      ;
; -4.539 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.712     ; 4.336      ;
; -4.537 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.633     ; 4.413      ;
; -4.534 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.661     ; 4.382      ;
; -4.523 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.656     ; 4.376      ;
; -4.519 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.588     ; 4.440      ;
; -4.510 ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.722     ; 4.297      ;
; -4.508 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.655     ; 4.362      ;
; -4.501 ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.627     ; 4.383      ;
; -4.478 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.590     ; 4.397      ;
; -4.474 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.660     ; 4.323      ;
; -4.436 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.719     ; 4.226      ;
; -4.425 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.589     ; 4.345      ;
; -4.395 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.717     ; 4.187      ;
; -4.375 ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.583     ; 4.301      ;
; -4.372 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.582     ; 4.299      ;
; -4.329 ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.655     ; 4.183      ;
; -4.306 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.660     ; 4.155      ;
; -4.249 ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.736     ; 4.022      ;
; -4.230 ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.630     ; 4.109      ;
; -4.199 ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.706     ; 4.002      ;
; -4.145 ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.570     ; 4.084      ;
; -4.107 ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.650     ; 3.966      ;
; -4.082 ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.584     ; 4.007      ;
; -4.058 ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.654     ; 3.913      ;
; -4.043 ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.649     ; 3.903      ;
; -4.020 ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.713     ; 3.816      ;
; -3.702 ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.711     ; 3.500      ;
; -3.648 ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.654     ; 3.503      ;
; -3.569 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.968     ; 3.110      ;
; -3.540 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.155     ; 1.894      ;
; -3.495 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.940     ; 3.064      ;
; -3.466 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.127     ; 1.848      ;
; -3.405 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.969     ; 2.945      ;
; -3.203 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.969     ; 2.743      ;
; -3.134 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.156     ; 1.487      ;
; -3.133 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.156     ; 1.486      ;
; -3.121 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.937     ; 2.693      ;
; -3.067 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.124     ; 1.452      ;
; -3.037 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.867     ; 2.679      ;
; -2.968 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.054     ; 1.423      ;
; -2.965 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.934     ; 2.540      ;
; -2.943 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.861     ; 2.591      ;
; -2.887 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.049     ; 3.847      ;
; -2.858 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.044     ; 3.823      ;
; -2.677 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.138      ; 4.824      ;
; -2.370 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.632     ; 2.247      ;
; -2.280 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.747     ; 2.042      ;
; -2.069 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.632     ; 1.946      ;
; -2.038 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.606     ; 1.941      ;
; -1.964 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.746     ; 1.727      ;
; -1.831 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.144      ; 3.984      ;
; -1.710 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.805     ; 1.414      ;
; -1.692 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.734     ; 1.467      ;
; -1.604 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.747     ; 1.366      ;
; -1.586 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.615     ; 1.480      ;
; -1.575 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.613     ; 1.471      ;
; -1.573 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.631     ; 1.451      ;
; -1.534 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.521     ; 1.522      ;
; -1.502 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.612     ; 1.399      ;
; -1.500 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.633     ; 1.376      ;
; -1.493 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.804      ; 2.806      ;
; -1.487 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.518     ; 1.478      ;
; -1.473 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.681     ; 1.301      ;
; -1.458 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.853      ; 2.820      ;
; -1.447 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.747     ; 1.209      ;
; -1.411 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.786     ; 1.134      ;
; -1.365 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.523     ; 1.351      ;
; -1.353 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.734     ; 1.128      ;
; -1.223 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.515     ; 1.217      ;
; -1.150 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.524     ; 1.135      ;
; -1.129 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.082     ; 2.056      ;
; -1.124 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.511     ; 1.122      ;
; -1.118 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.521     ; 1.106      ;
; -1.100 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.269     ; 0.840      ;
; -1.100 ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.083     ; 2.026      ;
; -1.062 ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.082     ; 1.989      ;
; -1.055 ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.271     ; 0.793      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.422 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.364      ;
; -4.383 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.325      ;
; -4.277 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.219      ;
; -4.240 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.675     ; 4.052      ;
; -4.231 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 4.138      ;
; -4.165 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.675     ; 3.977      ;
; -4.156 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.689     ; 3.954      ;
; -4.145 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.675     ; 3.957      ;
; -4.113 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.055      ;
; -4.107 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 4.014      ;
; -4.105 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 4.056      ;
; -4.102 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.044      ;
; -4.102 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 4.054      ;
; -4.099 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.134      ; 5.220      ;
; -4.096 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.523     ; 4.060      ;
; -4.094 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.659     ; 3.922      ;
; -4.092 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.689     ; 3.890      ;
; -4.092 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 3.999      ;
; -4.078 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.603     ; 3.962      ;
; -4.060 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.045     ; 5.002      ;
; -4.054 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 4.006      ;
; -4.043 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.584     ; 3.946      ;
; -4.039 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.608     ; 3.918      ;
; -4.037 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.583     ; 3.941      ;
; -4.037 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.676     ; 3.848      ;
; -4.033 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.537     ; 3.983      ;
; -4.032 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.583     ; 3.936      ;
; -4.029 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.607     ; 3.909      ;
; -4.015 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.690     ; 3.812      ;
; -4.014 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.602     ; 3.899      ;
; -4.009 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 3.961      ;
; -4.003 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.608     ; 3.882      ;
; -3.995 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.946      ;
; -3.991 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 3.812      ;
; -3.981 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.046     ; 4.922      ;
; -3.980 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.931      ;
; -3.971 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.675     ; 3.783      ;
; -3.961 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.608     ; 3.840      ;
; -3.932 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.496     ; 3.923      ;
; -3.931 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.882      ;
; -3.923 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.689     ; 3.721      ;
; -3.918 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 3.976      ;
; -3.917 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 3.824      ;
; -3.911 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.524     ; 3.874      ;
; -3.902 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.675     ; 3.714      ;
; -3.901 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.404     ; 3.984      ;
; -3.901 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.356     ; 4.032      ;
; -3.891 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.583     ; 3.795      ;
; -3.873 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.659     ; 3.701      ;
; -3.873 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 3.825      ;
; -3.873 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.510     ; 3.850      ;
; -3.865 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.609     ; 3.743      ;
; -3.857 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 3.764      ;
; -3.852 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.580     ; 3.759      ;
; -3.851 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.523     ; 3.815      ;
; -3.821 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.581     ; 3.727      ;
; -3.816 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.344     ; 3.959      ;
; -3.814 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.480     ; 3.821      ;
; -3.791 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.742      ;
; -3.774 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.689     ; 3.572      ;
; -3.772 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.535     ; 3.724      ;
; -3.766 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.717      ;
; -3.753 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.358     ; 3.882      ;
; -3.729 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.607     ; 3.609      ;
; -3.726 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.401     ; 3.812      ;
; -3.713 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.536     ; 3.664      ;
; -3.695 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.537     ; 3.645      ;
; -3.680 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.583     ; 3.584      ;
; -3.673 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.664     ; 3.496      ;
; -3.661 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.523     ; 3.625      ;
; -3.656 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.660     ; 3.483      ;
; -3.653 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.537     ; 3.603      ;
; -3.652 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.602     ; 3.537      ;
; -3.619 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.607     ; 3.499      ;
; -3.603 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.666     ; 3.424      ;
; -3.600 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.357     ; 3.730      ;
; -3.595 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.538     ; 3.544      ;
; -3.594 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.603     ; 3.478      ;
; -3.543 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.424     ; 3.606      ;
; -3.529 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.487     ; 3.529      ;
; -2.771 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 2.371      ;
; -2.755 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 2.428      ;
; -2.695 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 2.295      ;
; -2.673 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 2.346      ;
; -2.639 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.048     ; 3.578      ;
; -2.526 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 2.126      ;
; -2.510 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 2.183      ;
; -2.508 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 2.181      ;
; -2.505 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 2.105      ;
; -2.501 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.048     ; 3.440      ;
; -2.442 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.048     ; 3.381      ;
; -2.361 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 1.961      ;
; -2.354 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.049     ; 3.292      ;
; -2.345 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.048     ; 3.284      ;
; -2.345 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 2.018      ;
; -2.327 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.887     ; 1.927      ;
; -2.311 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.814     ; 1.984      ;
; -2.286 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.815     ; 1.958      ;
; -2.283 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.888     ; 1.882      ;
; -2.264 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.131      ; 3.382      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -1.122 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.112     ; 1.997      ;
; -1.110 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.112     ; 1.985      ;
; -1.073 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.113     ; 1.947      ;
; -1.067 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.112     ; 1.942      ;
; -0.947 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.110     ; 1.824      ;
; -0.919 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.111     ; 1.795      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                     ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.020 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.227      ; 2.789      ;
; 0.052 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.227      ; 2.757      ;
; 0.106 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.234      ; 2.710      ;
; 0.187 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.234      ; 2.629      ;
; 0.198 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.227      ; 2.611      ;
; 0.229 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.227      ; 2.580      ;
; 0.231 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.227      ; 2.578      ;
; 0.276 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.227      ; 2.533      ;
; 0.733 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.227      ; 2.576      ;
; 0.751 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.227      ; 2.558      ;
; 0.764 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.227      ; 2.545      ;
; 0.804 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.227      ; 2.505      ;
; 0.841 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.227      ; 2.468      ;
; 0.883 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.234      ; 2.433      ;
; 0.916 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.227      ; 2.393      ;
; 0.962 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.234      ; 2.354      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.962 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 2.185      ; 1.452      ;
; -0.908 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 2.185      ; 1.506      ;
; -0.307 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 2.185      ; 1.607      ;
; -0.243 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.185      ; 1.671      ;
; -0.047 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.949      ; 1.131      ;
; 0.080  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 0.949      ; 1.258      ;
; 0.509  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.110      ; 0.743      ;
; 0.535  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 0.949      ; 1.213      ;
; 0.619  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.111      ; 0.854      ;
; 0.642  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 0.816      ;
; 0.667  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.949      ; 1.345      ;
; 0.677  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 0.851      ;
; 0.734  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.051      ; 0.909      ;
; 0.774  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.129     ; 0.769      ;
; 0.804  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 0.978      ;
; 0.954  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 1.128      ;
; 0.997  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 1.171      ;
; 1.071  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.050      ; 1.245      ;
; 1.154  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.417     ; 0.361      ;
; 1.156  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.418     ; 0.362      ;
; 1.160  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.420     ; 0.364      ;
; 1.163  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.419     ; 0.368      ;
; 1.171  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.419     ; 0.376      ;
; 1.173  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.421     ; 0.376      ;
; 1.205  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.000      ; 1.829      ;
; 1.215  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.379     ; 0.460      ;
; 1.290  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.112      ; 1.526      ;
; 1.308  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.462     ; 0.470      ;
; 1.316  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.952      ; 1.892      ;
; 1.448  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.290      ; 2.842      ;
; 1.450  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.285      ; 2.839      ;
; 1.465  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.112      ; 1.701      ;
; 1.472  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.112      ; 1.708      ;
; 1.473  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.113      ; 1.710      ;
; 1.483  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.124     ; 0.483      ;
; 1.485  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.124     ; 0.485      ;
; 1.489  ; uPC:inst6|uA_reg:inst9|inst3                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.126     ; 0.487      ;
; 1.601  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.310     ; 0.915      ;
; 1.606  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.319     ; 0.911      ;
; 1.640  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.124     ; 0.640      ;
; 1.657  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.322     ; 0.959      ;
; 1.682  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.050      ; 1.836      ;
; 1.686  ; uPC:inst6|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.125     ; 0.685      ;
; 1.718  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.123     ; 0.719      ;
; 1.728  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.313     ; 1.039      ;
; 1.851  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.322     ; 1.153      ;
; 1.863  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.525     ; 0.962      ;
; 1.903  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.559     ; 0.968      ;
; 1.914  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.473     ; 1.065      ;
; 1.934  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.427     ; 1.131      ;
; 1.935  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.316     ; 1.243      ;
; 1.936  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.538     ; 1.022      ;
; 1.962  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.407     ; 1.179      ;
; 1.991  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.408     ; 1.207      ;
; 2.003  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.319     ; 1.308      ;
; 2.044  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.410     ; 1.258      ;
; 2.046  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.426     ; 1.244      ;
; 2.056  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.538     ; 1.142      ;
; 2.133  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.577     ; 1.180      ;
; 2.147  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.525     ; 1.246      ;
; 2.224  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.049      ; 2.377      ;
; 2.347  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.537     ; 1.434      ;
; 2.360  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.052      ; 2.516      ;
; 2.433  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.400     ; 1.657      ;
; 2.448  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.426     ; 1.646      ;
; 2.465  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.447     ; 1.642      ;
; 2.504  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.512     ; 1.616      ;
; 2.553  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.424     ; 1.753      ;
; 2.580  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.049      ; 2.733      ;
; 2.585  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.716     ; 1.493      ;
; 2.591  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.497     ; 1.718      ;
; 2.607  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.647     ; 1.584      ;
; 2.646  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.538     ; 1.732      ;
; 2.688  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.502     ; 1.810      ;
; 2.713  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.047      ; 2.864      ;
; 2.727  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.380     ; 1.971      ;
; 2.732  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.426     ; 1.930      ;
; 2.769  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.367     ; 2.026      ;
; 2.876  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.512     ; 1.988      ;
; 2.956  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.380     ; 2.200      ;
; 2.990  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.447     ; 2.167      ;
; 3.014  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.448     ; 2.190      ;
; 3.033  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.452     ; 2.205      ;
; 3.034  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.379     ; 2.279      ;
; 3.045  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.384     ; 2.285      ;
; 3.045  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.429     ; 2.240      ;
; 3.085  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.372     ; 2.337      ;
; 3.102  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.443     ; 2.283      ;
; 3.127  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.421     ; 2.330      ;
; 3.136  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.443     ; 2.317      ;
; 3.136  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.503     ; 2.257      ;
; 3.141  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.507     ; 2.258      ;
; 3.148  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.517     ; 2.255      ;
; 3.187  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.502     ; 2.309      ;
; 3.260  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.448     ; 2.436      ;
; 3.277  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.652     ; 2.249      ;
; 3.299  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.517     ; 2.406      ;
; 3.311  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.385     ; 2.550      ;
; 3.330  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.453     ; 2.501      ;
; 3.344  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.448     ; 2.520      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.282 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.328      ; 2.265      ;
; -0.243 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.321      ; 2.297      ;
; -0.207 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.328      ; 2.340      ;
; -0.191 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.321      ; 2.349      ;
; -0.167 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.321      ; 2.373      ;
; -0.151 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.321      ; 2.389      ;
; -0.140 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.321      ; 2.400      ;
; -0.123 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.321      ; 2.417      ;
; 0.359  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.321      ; 2.399      ;
; 0.402  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.321      ; 2.442      ;
; 0.402  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.321      ; 2.442      ;
; 0.432  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.321      ; 2.472      ;
; 0.481  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.328      ; 2.528      ;
; 0.559  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.328      ; 2.606      ;
; 0.599  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.321      ; 2.639      ;
; 0.641  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.321      ; 2.681      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.035 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.835      ; 1.870      ;
; 0.055 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.689      ; 1.744      ;
; 0.068 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.804      ; 1.872      ;
; 0.090 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.734      ; 1.824      ;
; 0.146 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.787      ; 1.933      ;
; 0.164 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.807      ; 1.971      ;
; 0.169 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.641      ; 1.810      ;
; 0.175 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.708      ; 1.883      ;
; 0.184 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.836      ; 2.020      ;
; 0.193 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.609      ; 1.802      ;
; 0.203 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.584      ; 1.787      ;
; 0.204 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.686      ; 1.890      ;
; 0.204 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.650      ; 1.854      ;
; 0.205 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.756      ; 1.961      ;
; 0.221 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.650      ; 1.871      ;
; 0.251 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.614      ; 1.865      ;
; 0.259 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.602      ; 1.861      ;
; 0.261 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.639      ; 1.900      ;
; 0.264 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.637      ; 1.901      ;
; 0.275 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.759      ; 2.034      ;
; 0.278 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.836      ; 2.114      ;
; 0.284 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.637      ; 1.921      ;
; 0.289 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.516      ; 1.805      ;
; 0.304 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.561      ; 1.865      ;
; 0.304 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.660      ; 1.964      ;
; 0.310 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.788      ; 2.098      ;
; 0.311 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.557      ; 1.868      ;
; 0.314 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.558      ; 1.872      ;
; 0.315 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.602      ; 1.917      ;
; 0.317 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.536      ; 1.853      ;
; 0.329 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.650      ; 1.979      ;
; 0.338 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.700      ; 0.558      ;
; 0.361 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.533      ; 1.894      ;
; 0.364 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.487      ; 1.851      ;
; 0.365 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.534      ; 1.899      ;
; 0.366 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.515      ; 1.881      ;
; 0.372 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.591      ; 1.963      ;
; 0.376 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.424      ; 1.800      ;
; 0.376 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.566      ; 1.942      ;
; 0.383 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.536      ; 1.919      ;
; 0.386 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.473      ; 1.859      ;
; 0.388 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.788      ; 2.176      ;
; 0.400 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.535      ; 1.935      ;
; 0.400 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.468      ; 1.868      ;
; 0.401 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.589      ; 1.990      ;
; 0.406 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.546      ; 0.952      ;
; 0.413 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.530      ; 1.943      ;
; 0.413 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.569      ; 1.982      ;
; 0.414 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.424      ; 1.838      ;
; 0.414 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.589      ; 2.003      ;
; 0.420 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.521      ; 0.941      ;
; 0.422 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.649      ; 2.071      ;
; 0.423 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.625      ; 2.048      ;
; 0.424 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.535      ; 1.959      ;
; 0.428 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.510      ; 1.938      ;
; 0.436 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.509      ; 1.945      ;
; 0.438 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.487      ; 1.925      ;
; 0.440 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.602      ; 2.042      ;
; 0.441 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.487      ; 1.928      ;
; 0.453 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.523      ; 1.976      ;
; 0.458 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.518      ; 1.976      ;
; 0.458 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.486      ; 1.944      ;
; 0.461 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.418      ; 1.879      ;
; 0.462 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.330      ; 1.792      ;
; 0.466 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.577      ; 2.043      ;
; 0.472 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.485      ; 1.957      ;
; 0.474 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.526      ; 2.000      ;
; 0.475 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.426      ; 1.901      ;
; 0.475 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.439      ; 1.914      ;
; 0.476 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.526      ; 2.002      ;
; 0.485 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.414      ; 1.899      ;
; 0.487 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.376      ; 1.863      ;
; 0.490 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.427      ; 1.917      ;
; 0.493 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.467      ; 1.960      ;
; 0.500 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.425      ; 1.925      ;
; 0.503 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.557      ; 2.060      ;
; 0.505 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.482      ; 1.987      ;
; 0.505 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.486      ; 1.991      ;
; 0.507 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.585      ; 0.612      ;
; 0.508 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.487      ; 1.995      ;
; 0.513 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.488      ; 2.001      ;
; 0.513 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.527      ; 1.040      ;
; 0.514 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.916      ; 0.950      ;
; 0.517 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.601      ; 2.118      ;
; 0.518 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.675      ; 0.713      ;
; 0.523 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.525      ; 2.048      ;
; 0.524 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.521      ; 2.045      ;
; 0.528 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.376      ; 1.904      ;
; 0.539 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.509      ; 2.048      ;
; 0.546 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.916      ; 0.982      ;
; 0.551 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.431      ; 1.982      ;
; 0.556 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.482      ; 2.038      ;
; 0.557 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.395      ; 0.952      ;
; 0.567 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.475      ; 2.042      ;
; 0.569 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.353      ; 1.922      ;
; 0.569 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.522      ; 2.091      ;
; 0.569 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.470      ; 2.039      ;
; 0.570 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.347      ; 1.917      ;
; 0.570 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.524      ; 2.094      ;
; 0.575 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.439      ; 2.014      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.306 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.430      ;
; 0.314 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.436      ;
; 0.316 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.438      ;
; 0.340 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.224      ; 0.648      ;
; 0.354 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.224      ; 0.662      ;
; 0.368 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.490      ;
; 0.398 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.224      ; 0.706      ;
; 0.407 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.224      ; 0.715      ;
; 0.455 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.577      ;
; 0.461 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.583      ;
; 0.464 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.586      ;
; 0.466 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.588      ;
; 0.474 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.596      ;
; 0.479 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.045      ; 0.608      ;
; 0.508 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.225      ; 0.817      ;
; 0.518 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.640      ;
; 0.527 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.649      ;
; 0.529 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.651      ;
; 0.543 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.665      ;
; 0.587 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.709      ;
; 0.592 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.714      ;
; 0.596 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.718      ;
; 0.606 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.728      ;
; 0.650 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.772      ;
; 0.659 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.781      ;
; 0.697 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.039      ; 0.820      ;
; 0.760 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.039      ; 0.883      ;
; 0.764 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.886      ;
; 0.814 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.141     ; 0.757      ;
; 0.844 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.965      ;
; 0.858 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.979      ;
; 0.877 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; -0.141     ; 0.820      ;
; 0.879 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.338      ; 2.321      ;
; 0.902 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 1.023      ;
; 0.911 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 1.032      ;
; 0.959 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.525      ; 2.588      ;
; 0.969 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.235      ; 1.808      ;
; 1.084 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.187      ; 1.875      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.145 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.339      ; 2.588      ;
; 1.154 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.048      ; 1.806      ;
; 1.190 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.843      ;
; 1.221 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.874      ;
; 1.265 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.000      ; 1.869      ;
; 1.272 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.925      ;
; 1.288 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 1.893      ;
; 1.304 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 1.909      ;
; 1.321 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.974      ;
; 1.324 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.977      ;
; 1.325 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.049      ; 1.978      ;
; 1.359 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 1.964      ;
; 1.389 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 1.994      ;
; 1.435 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 2.040      ;
; 1.458 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.001      ; 2.063      ;
; 1.543 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.087     ; 1.060      ;
; 1.555 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.271     ; 0.888      ;
; 1.670 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.267     ; 1.007      ;
; 1.703 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.261     ; 1.046      ;
; 1.707 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.264     ; 1.047      ;
; 1.721 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.273     ; 1.052      ;
; 1.738 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.191     ; 1.151      ;
; 1.839 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.290     ; 1.153      ;
; 1.863 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.510     ; 0.957      ;
; 1.874 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.424     ; 1.054      ;
; 1.885 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.490     ; 0.999      ;
; 1.927 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.476     ; 1.055      ;
; 1.940 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.360     ; 1.184      ;
; 1.941 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.358     ; 1.187      ;
; 1.963 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.270     ; 1.297      ;
; 1.998 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.378     ; 1.224      ;
; 2.082 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.488     ; 1.198      ;
; 2.112 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.528     ; 1.188      ;
; 2.146 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.361     ; 1.389      ;
; 2.158 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.489     ; 1.273      ;
; 2.175 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.338      ; 2.617      ;
; 2.183 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.377     ; 1.410      ;
; 2.213 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.351     ; 1.466      ;
; 2.391 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.152      ; 2.647      ;
; 2.392 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.151      ; 2.647      ;
; 2.400 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.481     ; 1.523      ;
; 2.422 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.412     ; 1.614      ;
; 2.426 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.489     ; 1.541      ;
; 2.432 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.152      ; 2.688      ;
; 2.444 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.398     ; 1.650      ;
; 2.488 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.149      ; 2.741      ;
; 2.512 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.377     ; 1.739      ;
; 2.540 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.449     ; 1.695      ;
; 2.545 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.152      ; 2.801      ;
; 2.573 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.335      ; 3.012      ;
; 2.574 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.149      ; 2.827      ;
; 2.606 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.463     ; 1.747      ;
; 2.618 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.668     ; 1.554      ;
; 2.622 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.152      ; 2.878      ;
; 2.622 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.152      ; 2.878      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 1.429 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.084      ; 1.617      ;
; 1.486 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.085      ; 1.675      ;
; 1.558 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.083      ; 1.745      ;
; 1.566 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.082      ; 1.752      ;
; 1.599 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.082      ; 1.785      ;
; 1.612 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.083      ; 1.799      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.675 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.111     ; 5.551      ;
; -4.597 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.649     ; 4.435      ;
; -4.596 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.741     ; 4.342      ;
; -4.569 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.755     ; 4.301      ;
; -4.505 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.674     ; 4.318      ;
; -4.503 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.668     ; 4.322      ;
; -4.498 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.601     ; 4.384      ;
; -4.494 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.589     ; 4.392      ;
; -4.492 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.725     ; 4.254      ;
; -4.490 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.646     ; 4.331      ;
; -4.476 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.669     ; 4.294      ;
; -4.449 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.673     ; 4.263      ;
; -4.431 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.603     ; 4.315      ;
; -4.389 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.732     ; 4.144      ;
; -4.378 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.602     ; 4.263      ;
; -4.366 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.730     ; 4.123      ;
; -4.277 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.673     ; 4.091      ;
; -3.171 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.983     ; 2.675      ;
; -3.097 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.955     ; 2.629      ;
; -2.871 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.983     ; 2.375      ;
; -2.851 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.983     ; 2.355      ;
; -2.685 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.881     ; 2.291      ;
; -2.683 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.951     ; 2.219      ;
; -2.143 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.124      ; 4.254      ;
; -1.884 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.124      ; 3.995      ;
; -1.855 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.125      ; 3.967      ;
; -1.837 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.123      ; 3.947      ;
; -1.802 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.124      ; 3.913      ;
; 0.265  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.072      ; 2.399      ;
; 0.328  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.337      ;
; 0.353  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.312      ;
; 0.374  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.072      ; 2.290      ;
; 0.438  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.227      ;
; 0.446  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.219      ;
; 0.518  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.147      ;
; 0.611  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.073      ; 2.054      ;
; 0.948  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.072      ; 2.216      ;
; 0.963  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.074      ; 1.703      ;
; 0.968  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 2.197      ;
; 1.029  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.074      ; 1.637      ;
; 1.031  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 2.134      ;
; 1.047  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.072      ; 2.117      ;
; 1.078  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 2.087      ;
; 1.120  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 2.045      ;
; 1.129  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 2.036      ;
; 1.230  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.073      ; 1.935      ;
; 1.611  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.074      ; 1.555      ;
; 1.667  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.074      ; 1.499      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -0.952 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.171      ; 1.408      ;
; -0.918 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.171      ; 1.462      ;
; -0.500 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.169      ; 1.858      ;
; -0.452 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.170      ; 1.907      ;
; -0.410 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.170      ; 1.949      ;
; -0.394 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.169      ; 1.984      ;
; -0.361 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.169      ; 1.997      ;
; -0.361 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.171      ; 1.519      ;
; -0.344 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.170      ; 2.035      ;
; -0.304 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.170      ; 2.075      ;
; -0.297 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.171      ; 1.583      ;
; -0.251 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.169      ; 2.127      ;
; 0.090  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.169      ; 1.968      ;
; 0.154  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.170      ; 2.033      ;
; 0.193  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.170      ; 2.072      ;
; 0.222  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.169      ; 2.100      ;
; 0.285  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.169      ; 2.163      ;
; 0.286  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.170      ; 2.165      ;
; 0.332  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.170      ; 2.211      ;
; 0.422  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.169      ; 2.300      ;
; 1.420  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.271      ; 2.795      ;
; 1.730  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.269      ; 3.103      ;
; 1.732  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.269      ; 3.105      ;
; 1.875  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.270      ; 3.249      ;
; 2.012  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.270      ; 3.386      ;
; 2.632  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 0.084      ; 2.820      ;
; 2.983  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.466     ; 2.121      ;
; 3.018  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.443     ; 2.179      ;
; 3.029  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.398     ; 2.235      ;
; 3.031  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.386     ; 2.249      ;
; 3.047  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.667     ; 1.984      ;
; 3.106  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.735     ; 1.975      ;
; 3.131  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.521     ; 2.214      ;
; 3.138  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.531     ; 2.211      ;
; 3.154  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.516     ; 2.242      ;
; 3.214  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.764     ; 2.054      ;
; 3.244  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.764     ; 2.084      ;
; 3.250  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.462     ; 2.392      ;
; 3.276  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.467     ; 2.413      ;
; 3.280  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.531     ; 2.353      ;
; 3.290  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.399     ; 2.495      ;
; 3.301  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.399     ; 2.506      ;
; 3.334  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.462     ; 2.476      ;
; 3.370  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.522     ; 2.452      ;
; 3.372  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.440     ; 2.536      ;
; 3.440  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.466     ; 2.578      ;
; 3.455  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.737     ; 2.322      ;
; 3.521  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.764     ; 2.361      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.935  ; 0.935        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.939  ; 0.939        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.949  ; 0.949        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.949  ; 0.949        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.453  ; 0.669        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.468  ; 0.684        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.690  ; 0.690        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.148  ; 0.332        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.148  ; 0.332        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3           ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.444  ; 0.660        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.445  ; 0.661        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.658  ; 0.658        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3|clk                  ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.106  ; 0.336        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.106  ; 0.336        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.106  ; 0.336        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.107  ; 0.337        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.430  ; 0.660        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.431  ; 0.661        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.432  ; 0.662        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.432  ; 0.662        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.639  ; 0.639        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datac                        ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datac                        ;
; 0.222 ; 0.222        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.225 ; 0.225        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datac                        ;
; 0.226 ; 0.226        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datac                        ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.235 ; 0.235        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.265 ; 0.265        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|datac                               ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datad                        ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datad                        ;
; 0.269 ; 0.269        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datad                        ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|datac                        ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datab                        ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|datad                               ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; 0.272 ; 0.272        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|datad                               ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datad                               ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.274 ; 0.274        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.275 ; 0.275        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datad                               ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.276 ; 0.276        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datac                        ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datac                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datac                                ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datac                                ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datac                                ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datac                                ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datab                                ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datac                        ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datab                                ;
; 0.279 ; 0.279        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datad                        ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|datac                                ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datac                                ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[2]                                    ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datac                                     ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datac                                     ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datac                                     ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datad                                     ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.288 ; 0.288        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datad                                     ;
; 0.288 ; 0.288        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[2]|dataa                                     ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datad                               ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datad                               ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datad                               ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datad                                     ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 2.354 ; 3.272 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 1.689 ; 2.498 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 2.354 ; 3.272 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 1.761 ; 2.555 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 2.162 ; 3.007 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 1.924 ; 2.787 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 1.952 ; 2.781 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 2.049 ; 2.876 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 1.720 ; 2.534 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 1.785 ; 1.894 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 2.405 ; 3.198 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 2.766 ; 3.473 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 3.376 ; 4.228 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 2.840 ; 3.622 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 3.376 ; 4.228 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 1.954 ; 2.744 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 2.313 ; 3.167 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 2.112 ; 2.977 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 2.273 ; 3.125 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 2.187 ; 3.016 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 1.678 ; 2.474 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 2.130 ; 3.002 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 1.762 ; 2.550 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 2.130 ; 3.002 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 1.873 ; 2.671 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 2.125 ; 2.956 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 1.877 ; 2.718 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 1.651 ; 2.452 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 1.779 ; 2.550 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 1.703 ; 2.505 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.343 ; -2.121 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.345 ; -2.132 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.980 ; -2.864 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.415 ; -2.190 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.767 ; -2.590 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.574 ; -2.414 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.595 ; -2.393 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -1.651 ; -2.448 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.343 ; -2.121 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.483 ; -0.578 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -1.916 ; -2.839 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.184 ; -2.885 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.515 ; -1.285 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.901 ; -1.682 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -1.141 ; -1.979 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.807 ; -1.582 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -1.072 ; -1.876 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.854 ; -1.693 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.952 ; -1.734 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -0.893 ; -1.680 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.515 ; -1.285 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.287 ; -2.058 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.409 ; -2.177 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.760 ; -2.599 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.517 ; -2.296 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.727 ; -2.537 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.523 ; -2.343 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.287 ; -2.058 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.386 ; -2.130 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.322 ; -2.088 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 9.523  ; 9.821  ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 8.259  ; 8.431  ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 9.211  ; 9.574  ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 9.523  ; 9.821  ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 9.256  ; 9.539  ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 9.103  ; 9.397  ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 8.628  ; 8.795  ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 9.085  ; 9.390  ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 9.286  ; 9.572  ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.408  ; 6.625  ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 10.916 ; 11.355 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.711  ; 10.049 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.225  ; 9.582  ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.996  ; 9.256  ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.684  ; 9.983  ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.666  ; 9.969  ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 10.916 ; 11.355 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.179  ; 9.474  ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.983  ; 10.322 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.541  ; 5.649  ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 8.846  ; 9.086  ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 11.517 ; 11.370 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 5.288  ; 5.396  ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.797  ; 5.891  ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 6.074  ; 6.487  ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.790  ; 5.866  ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.524  ; 5.669  ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 6.539  ; 6.736  ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 6.200  ; 6.380  ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.721  ; 6.059  ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.744  ; 5.895  ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 6.157  ; 6.271  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 6.156  ; 6.398  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 6.056  ; 6.271  ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.820  ; 5.969  ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.152  ; 6.398  ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.898  ; 6.091  ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.581  ; 5.744  ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.732  ; 5.886  ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.554  ; 4.719  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.778  ; 4.941  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 5.016  ; 5.222  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 6.156  ; 6.351  ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 6.081  ; 6.270  ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 6.122  ; 6.331  ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.641  ; 4.817  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.888  ; 5.101  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.733  ; 4.922  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.813  ; 4.984  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.229  ; 5.504  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 6.049  ; 6.221  ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 5.993  ; 6.174  ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.661  ; 5.816  ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.557  ; 5.706  ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.549  ; 5.679  ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.723  ; 5.890  ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.899  ; 6.099  ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.538  ; 6.794  ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.785  ; 6.878  ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 7.216  ; 7.340  ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 7.737  ; 7.513  ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 7.110  ; 7.386  ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.905  ; 6.051  ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.344  ; 6.588  ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 6.167  ; 6.359  ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 6.124  ; 6.354  ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 6.036  ; 6.208  ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 7.110  ; 7.386  ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.744  ; 5.910  ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 6.015  ; 6.192  ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.018  ; 5.239  ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.506  ; 6.568  ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.785  ; 6.678  ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 7.477  ; 7.640  ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 9.875  ; 9.717  ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.609  ; 5.572  ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 6.266  ; 6.121  ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 6.301  ; 6.003  ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 6.343  ; 6.012  ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 9.875  ; 9.717  ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.712  ; 6.867  ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 6.335  ; 5.990  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.104  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 9.525  ; 9.653  ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 6.349  ; 6.527  ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.925  ; 6.047  ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 6.057  ; 6.391  ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 6.421  ; 6.796  ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 9.525  ; 9.653  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 2.258  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 3.436  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 2.802  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 3.344  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 3.157  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 3.272  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 3.436  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.529  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.681  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.579  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.148  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.211  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.681  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 3.244  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 8.892  ; 9.178  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 7.513  ; 7.675  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 8.529  ; 8.892  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 8.892  ; 9.178  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 8.522  ; 8.821  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 8.665  ; 8.959  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 7.929  ; 8.128  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 8.686  ; 8.902  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 8.654  ; 8.966  ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 5.805  ; 6.047  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.213  ; 5.422  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 5.060  ; 5.246  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.455  ; 5.680  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.805  ; 6.047  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.468  ; 5.635  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.384  ; 5.514  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.256  ; 5.469  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 5.129  ; 5.293  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.217 ; 10.688 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.965  ; 9.293  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.543  ; 8.900  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.365  ; 8.613  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.950  ; 9.265  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.228  ; 9.531  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.217 ; 10.688 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.580  ; 8.875  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.351  ; 9.690  ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 6.429  ; 6.783  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 6.429  ; 6.783  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.101  ; 5.283  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.341  ; 5.552  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.394  ; 5.600  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.913  ; 6.178  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.414  ; 5.646  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.092  ; 5.268  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 6.018  ; 6.267  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 5.581  ; 5.834  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.404  ; 5.655  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 5.016  ; 5.162  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.997  ; 5.161  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.440  ; 5.607  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 5.581  ; 5.834  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 5.081  ; 5.263  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.279  ; 5.438  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.288  ; 5.438  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 6.116  ; 6.364  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 5.248  ; 5.479  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.835  ; 4.981  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 5.272  ; 5.444  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.593  ; 5.860  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 5.113  ; 5.285  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 6.116  ; 6.364  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 5.033  ; 5.187  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.971  ; 5.088  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 8.270  ; 8.510  ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 11.079 ; 10.932 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 6.965  ; 7.289  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.837  ; 4.021  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 4.823  ; 5.042  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.004  ; 5.126  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 6.440  ; 6.696  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 6.104  ; 6.323  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 6.047  ; 6.330  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 6.965  ; 7.289  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.308  ; 5.473  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.967  ; 5.118  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.563  ; 4.834  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.774  ; 5.080  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 5.737  ; 5.989  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.714  ; 5.956  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.530  ; 5.706  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.954  ; 5.086  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.737  ; 5.989  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.692  ; 5.903  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.393  ; 5.617  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.284  ; 5.480  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.085  ; 5.254  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 5.489  ; 5.595  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 6.000  ; 6.350  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.417  ; 5.618  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.480  ; 5.714  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.577  ; 5.810  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 6.000  ; 6.350  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.294  ; 5.486  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.395  ; 5.627  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.649  ; 5.832  ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.876  ; 5.017  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 5.927  ; 6.104  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 6.661  ; 7.026  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.219  ; 5.430  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.661  ; 7.026  ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.226  ; 5.431  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.852  ; 4.998  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 5.108  ; 5.311  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.167  ; 5.381  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.223  ; 5.425  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.330  ; 5.533  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 6.448  ; 6.265  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 9.284  ; 9.144  ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 6.443  ; 6.255  ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.815  ; 6.529  ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 6.529  ; 6.309  ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.642  ; 6.375  ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 9.284  ; 9.144  ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 2.723  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 8.952  ; 9.062  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.032  ; 7.361  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.333  ; 6.596  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.363  ; 6.619  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.784  ; 7.095  ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 8.952  ; 9.062  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 3.380  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 2.703  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 3.246  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 3.005  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 3.120  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 3.380  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.321  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 5.331  ; 5.536  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 5.196  ; 5.421  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 4.657  ; 4.793  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 4.676  ; 4.814  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 5.331  ; 5.536  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.839  ; 5.001  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 4.754  ; 4.928  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.671  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 2.898  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.526  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.140  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.348  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 3.671  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 2.516  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 3.816  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 3.816  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 3.307  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 3.230  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 3.801  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 3.449  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 6.952  ; 7.360  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.062  ; 6.405  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 5.476  ; 5.743  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.568  ; 5.825  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.785  ; 6.079  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 6.159  ; 6.507  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.952  ; 7.360  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.084  ; 5.319  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.995  ; 6.330  ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 5.223  ; 5.501  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 5.090  ; 5.350  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.223  ; 5.501  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.959  ; 5.210  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 4.804  ; 5.000  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 4.764  ; 4.958  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.009  ; 5.234  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.085  ; 5.328  ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 5.114  ; 5.372  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 2.635  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 2.874  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.134 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.309 ; 6.376 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.845 ; 7.033 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 7.213 ; 7.557 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 6.631 ; 6.803 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.807 ; 7.157 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.134 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.542 ; 6.702 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.596 ; 6.874 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.014 ; 6.190 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.641 ; 5.878 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.661 ; 5.878 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.641 ; 5.944 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.939 ; 6.183 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.251 ; 6.629 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.697 ; 7.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.566 ; 6.848 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.059 ; 6.406 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.235 ; 6.610 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.165 ; 5.378 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 6.372 ; 6.531 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 7.762 ; 7.554 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.847 ; 5.086 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.393 ; 5.489 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 5.421 ; 5.686 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.052 ; 5.226 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.093 ; 5.371 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 6.092 ; 6.448 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 5.767 ; 6.108 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.418 ; 5.573 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.329 ; 5.640 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.373 ; 5.674 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 4.374 ; 4.533 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.816 ; 6.023 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.589 ; 5.733 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 5.909 ; 6.146 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.666 ; 5.852 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.360 ; 5.517 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.507 ; 5.656 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.374 ; 4.533 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.589 ; 4.746 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.818 ; 5.017 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.913 ; 6.100 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.841 ; 6.024 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.881 ; 6.083 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.458 ; 4.629 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.695 ; 4.900 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.545 ; 4.726 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.622 ; 4.787 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.022 ; 5.286 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.810 ; 5.977 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 5.755 ; 5.930 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.438 ; 5.588 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.338 ; 5.483 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.330 ; 5.454 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.498 ; 5.659 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.666 ; 5.860 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.172 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.229 ; 6.319 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.663 ; 6.798 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 7.132 ; 6.854 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.517 ; 5.676 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.671 ; 5.811 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.094 ; 6.330 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.924 ; 6.109 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.881 ; 6.102 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.798 ; 5.965 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 6.864 ; 7.132 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.517 ; 5.676 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.778 ; 5.949 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.787 ; 4.861 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.049 ; 6.130 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.427 ; 6.177 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.982 ; 7.283 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 4.828 ; 4.723 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 4.828 ; 4.723 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.653 ; 5.481 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 5.426 ; 5.396 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.413 ; 5.298 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 5.957 ; 5.659 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.332 ; 6.433 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 5.710 ; 5.446 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.070 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 5.293 ; 5.444 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.470 ; 5.712 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.293 ; 5.444 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.448 ; 5.512 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.690 ; 5.849 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 5.472 ; 5.743 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.219 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.740 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 2.740 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.262 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.062 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 3.174 ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;       ; 3.321 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.480 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.074 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.487 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.074 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.114 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.566 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 3.134 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 6.010 ; 6.108 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.010 ; 6.108 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.504 ; 6.796 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 6.928 ; 7.188 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 6.415 ; 6.706 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 6.455 ; 6.738 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 6.180 ; 6.323 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.584 ; 6.779 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 6.298 ; 6.584 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.909 ; 5.088 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.056 ; 5.258 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 4.909 ; 5.088 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.289 ; 5.507 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.625 ; 5.857 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.301 ; 5.462 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.221 ; 5.346 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.098 ; 5.303 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.977 ; 5.135 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.731 ; 4.908 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.604 ; 5.871 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.731 ; 4.908 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.939 ; 5.163 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.372 ; 5.623 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.122 ; 5.363 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.348 ; 5.575 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.106 ; 5.340 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.316 ; 5.575 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.940 ; 5.111 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 6.259 ; 6.602 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 4.948 ; 5.122 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.178 ; 5.381 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.230 ; 5.430 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.728 ; 5.982 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.250 ; 5.474 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 4.940 ; 5.111 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.828 ; 6.067 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.847 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.238 ; 5.479 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.865 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.847 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.272 ; 5.434 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 5.410 ; 5.654 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.927 ; 5.102 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.118 ; 5.271 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.126 ; 5.271 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.694 ; 4.836 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 5.089 ; 5.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.694 ; 4.836 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 5.096 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.421 ; 5.679 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.959 ; 5.124 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.958 ; 6.199 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.884 ; 5.034 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.822 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 6.325 ; 6.500 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 7.696 ; 7.481 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.734 ; 3.911 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.734 ; 3.911 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 4.717 ; 4.930 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 4.855 ; 4.973 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 6.269 ; 6.518 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.912 ; 6.124 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 5.857 ; 6.129 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 6.773 ; 7.086 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.148 ; 5.309 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.743 ; 4.897 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.414 ; 4.567 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.601 ; 4.869 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.808 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.536 ; 5.769 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.361 ; 5.531 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.808 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.542 ; 5.785 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.518 ; 5.722 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.228 ; 5.443 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.126 ; 5.316 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 4.918 ; 5.082 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 3.782 ; 3.845 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 4.731 ; 4.867 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.252 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.311 ; 5.535 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.405 ; 5.629 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.811 ; 6.149 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.134 ; 5.319 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.232 ; 5.456 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.473 ; 5.650 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.731 ; 4.867 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 4.221 ; 4.312 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.707 ; 4.849 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.060 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.481 ; 6.834 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.067 ; 5.264 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.707 ; 4.849 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.955 ; 5.152 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.012 ; 5.217 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.066 ; 5.260 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.169 ; 5.365 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 5.045 ; 4.880 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 2.939 ; 5.946 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 2.939 ; 5.946 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.544 ; 6.153 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 3.200 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.400 ; 6.174 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 3.592 ; 6.762 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 2.667 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 5.965 ; 3.286 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.693 ; 3.823 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 5.965 ; 3.335 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.162 ; 3.286 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.566 ; 3.836 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 6.575 ; 3.378 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.610 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 2.610 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.134 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 2.936 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 3.048 ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;       ; 3.267 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.279 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 2.946 ; 4.617 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.357 ; 5.207 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 2.946 ; 4.617 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 2.988 ; 4.637 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.440 ; 5.332 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 3.080 ; 4.799 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 4.609 ; 4.776 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 2.802 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 2.802 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.405 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.068 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.268 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 3.528 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.466 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.154 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.686 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.196 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.154 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.704 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;       ; 3.314 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 4.924 ; 5.152 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 5.860 ; 6.179 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 5.302 ; 5.558 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.392 ; 5.639 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.599 ; 5.883 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.952 ; 6.276 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.700 ; 7.093 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 4.924 ; 5.152 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.802 ; 6.127 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.619 ; 4.807 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.931 ; 5.182 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.058 ; 5.326 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.807 ; 5.049 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 4.658 ; 4.847 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 4.619 ; 4.807 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 4.854 ; 5.070 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 4.927 ; 5.162 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.954 ; 5.202 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 2.579 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 2.809 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 5.764 ;       ;       ; 6.677 ;
; IN[1]      ; BUS[1]      ; 5.749 ;       ;       ; 6.687 ;
; IN[2]      ; BUS[2]      ; 6.042 ;       ;       ; 6.966 ;
; IN[3]      ; BUS[3]      ; 6.537 ;       ;       ; 7.530 ;
; IN[4]      ; BUS[4]      ; 7.024 ;       ;       ; 8.127 ;
; IN[5]      ; BUS[5]      ; 6.589 ;       ;       ; 7.555 ;
; IN[6]      ; BUS[6]      ; 6.001 ;       ;       ; 6.942 ;
; IN[7]      ; BUS[7]      ; 6.382 ;       ;       ; 7.392 ;
; RST        ; uA[0]       ;       ; 5.026 ; 4.954 ;       ;
; RST        ; uA[1]       ;       ; 4.353 ; 4.387 ;       ;
; RST        ; uA[2]       ;       ; 4.375 ; 4.407 ;       ;
; RST        ; uA[3]       ;       ; 5.235 ; 5.184 ;       ;
; RST        ; uA[4]       ;       ; 4.751 ; 4.753 ;       ;
; SWA        ; SE[1]       ;       ; 4.786 ; 5.592 ;       ;
; SWA        ; uA[0]       ; 5.563 ;       ;       ; 6.510 ;
; SWB        ; SE[2]       ; 5.898 ; 5.707 ; 6.605 ; 6.421 ;
; SWB        ; uA[1]       ; 5.511 ; 5.679 ; 6.225 ; 6.386 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 5.558 ;       ;       ; 6.439 ;
; IN[1]      ; BUS[1]      ; 5.553 ;       ;       ; 6.465 ;
; IN[2]      ; BUS[2]      ; 5.833 ;       ;       ; 6.732 ;
; IN[3]      ; BUS[3]      ; 6.275 ;       ;       ; 7.240 ;
; IN[4]      ; BUS[4]      ; 6.772 ;       ;       ; 7.831 ;
; IN[5]      ; BUS[5]      ; 6.325 ;       ;       ; 7.255 ;
; IN[6]      ; BUS[6]      ; 5.751 ;       ;       ; 6.658 ;
; IN[7]      ; BUS[7]      ; 6.128 ;       ;       ; 7.096 ;
; RST        ; uA[0]       ;       ; 4.853 ; 4.787 ;       ;
; RST        ; uA[1]       ;       ; 4.206 ; 4.243 ;       ;
; RST        ; uA[2]       ;       ; 4.227 ; 4.262 ;       ;
; RST        ; uA[3]       ;       ; 5.054 ; 5.009 ;       ;
; RST        ; uA[4]       ;       ; 4.584 ; 4.600 ;       ;
; SWA        ; SE[1]       ;       ; 4.657 ; 5.446 ;       ;
; SWA        ; uA[0]       ; 5.404 ;       ;       ; 6.330 ;
; SWB        ; SE[2]       ; 5.725 ; 5.540 ; 6.419 ; 6.241 ;
; SWB        ; uA[1]       ; 5.352 ; 5.516 ; 6.053 ; 6.210 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 8.437 ; 8.434 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 8.663 ; 8.660 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 8.437 ; 8.434 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.673 ; 8.670 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 8.858 ; 8.855 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 8.663 ; 8.660 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 8.862 ; 8.859 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 8.447 ; 8.444 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 8.910 ; 8.906 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 7.141 ; 7.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 7.367 ; 7.364 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 7.141 ; 7.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 7.377 ; 7.374 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 7.562 ; 7.559 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 7.367 ; 7.364 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 7.566 ; 7.563 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 7.151 ; 7.148 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 7.614 ; 7.610 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.449 ; 5.449 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.666 ; 5.666 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.449 ; 5.449 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.676 ; 5.676 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 5.853 ; 5.853 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.666 ; 5.666 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 5.857 ; 5.857 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 5.459 ; 5.459 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.901 ; 5.901 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.544 ; 4.544 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 4.761 ; 4.761 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.544 ; 4.544 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.771 ; 4.771 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 4.948 ; 4.948 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.761 ; 4.761 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 4.952 ; 4.952 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 4.554 ; 4.554 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 4.996 ; 4.996 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 8.640     ; 8.640     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 8.892     ; 8.892     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 8.640     ; 8.640     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.902     ; 8.902     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.119     ; 9.119     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 8.892     ; 8.892     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.121     ; 9.121     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 8.650     ; 8.650     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.171     ; 9.171     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 7.357     ; 7.357     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 7.609     ; 7.609     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 7.357     ; 7.357     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 7.619     ; 7.619     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 7.836     ; 7.836     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 7.609     ; 7.609     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 7.838     ; 7.838     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 7.367     ; 7.367     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 7.888     ; 7.888     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.561     ; 5.627     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.803     ; 5.869     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.561     ; 5.627     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.813     ; 5.879     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.021     ; 6.087     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.803     ; 5.869     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.024     ; 6.090     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 5.571     ; 5.637     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.068     ; 6.126     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.703     ; 4.769     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 4.945     ; 5.011     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.703     ; 4.769     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.955     ; 5.021     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.163     ; 5.229     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.945     ; 5.011     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.166     ; 5.232     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 4.713     ; 4.779     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.210     ; 5.268     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+-------------------+----------+--------+----------+---------+---------------------+
; Clock             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack  ; -15.257  ; -1.729 ; -12.979  ; -1.765  ; -3.201              ;
;  CLK              ; -0.026   ; -0.478 ; N/A      ; N/A     ; -3.000              ;
;  STEP:inst1|inst  ; -15.042  ; -1.729 ; N/A      ; N/A     ; -3.201              ;
;  STEP:inst1|inst1 ; -15.257  ; 0.035  ; N/A      ; N/A     ; 0.022               ;
;  STEP:inst1|inst2 ; -4.427   ; 1.429  ; -12.979  ; -1.765  ; -1.487              ;
;  STEP:inst1|inst3 ; -12.000  ; 0.306  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS   ; -976.939 ; -3.063 ; -40.854  ; -3.374  ; -47.258             ;
;  CLK              ; -0.026   ; -1.334 ; N/A      ; N/A     ; -10.435             ;
;  STEP:inst1|inst  ; -46.126  ; -1.729 ; N/A      ; N/A     ; -16.005             ;
;  STEP:inst1|inst1 ; -813.002 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  STEP:inst1|inst2 ; -25.521  ; 0.000  ; -40.854  ; -3.374  ; -8.922              ;
;  STEP:inst1|inst3 ; -92.264  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
+-------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.636 ; 5.650 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 4.080 ; 4.169 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.636 ; 5.650 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.151 ; 4.180 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 5.148 ; 5.108 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.552 ; 4.558 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 4.795 ; 4.782 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.032 ; 4.988 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 4.032 ; 4.166 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.336 ; 3.691 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 5.390 ; 5.602 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 5.965 ; 6.150 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 7.954 ; 8.069 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 6.761 ; 6.945 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.954 ; 8.069 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 5.115 ; 5.106 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.089 ; 6.075 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.475 ; 5.496 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.018 ; 5.898 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 5.810 ; 5.750 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.433 ; 4.625 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.056 ; 5.163 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.255 ; 4.344 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 5.056 ; 5.163 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.411 ; 4.442 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.039 ; 5.042 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.439 ; 4.483 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.001 ; 4.085 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 4.301 ; 4.392 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 3.984 ; 4.168 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.343 ; -2.121 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.345 ; -2.132 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.980 ; -2.864 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.415 ; -2.190 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.767 ; -2.590 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.574 ; -2.414 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.595 ; -2.393 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -1.651 ; -2.448 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.343 ; -2.121 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.473 ; -0.578 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -1.916 ; -2.839 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.184 ; -2.885 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.515 ; -1.285 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.901 ; -1.682 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -1.141 ; -1.979 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.807 ; -1.582 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -1.072 ; -1.876 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.854 ; -1.693 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.952 ; -1.734 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -0.893 ; -1.680 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.515 ; -1.285 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.287 ; -2.058 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.409 ; -2.177 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.760 ; -2.599 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.517 ; -2.296 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.727 ; -2.537 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.523 ; -2.343 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.287 ; -2.058 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.386 ; -2.130 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.322 ; -2.088 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 21.616 ; 21.369 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.335 ; 18.979 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 21.285 ; 20.956 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 21.092 ; 20.975 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 21.443 ; 21.252 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 21.271 ; 20.997 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 20.208 ; 19.936 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 20.876 ; 20.499 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 21.616 ; 21.369 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.874 ; 14.510 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 25.763 ; 25.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 22.926 ; 22.237 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 21.567 ; 21.187 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.808 ; 20.437 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.483 ; 22.246 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 22.625 ; 22.240 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 25.763 ; 25.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 21.272 ; 20.942 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 23.454 ; 23.011 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.789 ; 12.590 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 20.248 ; 20.005 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 25.994 ; 26.158 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.987 ; 12.003 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.305 ; 13.047 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 14.184 ; 13.850 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 13.207 ; 13.171 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 12.597 ; 12.534 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 15.080 ; 14.822 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 14.219 ; 14.132 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 13.265 ; 13.089 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 13.104 ; 13.155 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 13.977 ; 13.929 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 14.114 ; 13.932 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.826 ; 13.671 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 13.342 ; 13.067 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.114 ; 13.932 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.487 ; 13.294 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.746 ; 12.681 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.173 ; 12.907 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.564 ; 10.435 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 11.117 ; 10.809 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.770 ; 11.413 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 14.067 ; 13.825 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 13.875 ; 13.674 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 14.020 ; 13.756 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.784 ; 10.572 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 11.447 ; 11.161 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 11.054 ; 10.668 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 11.295 ; 10.975 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 12.190 ; 11.977 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.958 ; 13.573 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.674 ; 13.309 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.947 ; 12.761 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 12.714 ; 12.565 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.667 ; 12.501 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.115 ; 12.909 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.492 ; 13.255 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 15.110 ; 14.781 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.470 ; 15.404 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 16.439 ; 16.236 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 16.814 ; 17.217 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 15.624 ; 15.445 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.541 ; 13.283 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 14.499 ; 14.262 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 14.235 ; 13.849 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.989 ; 13.863 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.770 ; 13.522 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 15.624 ; 15.445 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.245 ; 12.969 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.792 ; 13.530 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.800 ; 11.550 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.789 ; 14.653 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 15.047 ; 15.090 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 17.070 ; 16.642 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 22.391 ; 22.689 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.742 ; 12.806 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 14.005 ; 14.179 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 13.747 ; 14.264 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 13.732 ; 14.242 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 22.391 ; 22.689 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.204 ; 15.098 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 13.697 ; 14.068 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.358  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.106 ; 22.074 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.567 ; 14.664 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.591 ; 13.637 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 14.482 ; 14.021 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 15.287 ; 14.803 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 22.106 ; 22.074 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.296  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 7.798  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.252  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.619  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 6.805  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 7.163  ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;        ; 7.798  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 5.459  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 8.208  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.013  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.031  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.023  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.208  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 7.215  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 19.284 ; 19.010 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.487 ; 16.131 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 19.070 ; 18.639 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 18.841 ; 18.767 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 18.745 ; 18.554 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 19.284 ; 19.010 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.478 ; 17.049 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 19.083 ; 18.737 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 19.034 ; 18.787 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.238 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.834 ; 10.748 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.626 ; 10.440 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.507 ; 11.234 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 12.238 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 11.451 ; 11.170 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.129 ; 10.896 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.896 ; 10.835 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.790 ; 10.469 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 23.033 ; 22.232 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 20.078 ; 19.389 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.352 ; 18.870 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.557 ; 18.229 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 19.785 ; 19.548 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 20.638 ; 20.253 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 23.033 ; 22.232 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 19.198 ; 18.726 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 20.872 ; 20.429 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 13.104 ; 12.764 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 13.104 ; 12.764 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.641 ; 10.488 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.242 ; 11.062 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.446 ; 11.032 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 12.638 ; 12.184 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.410 ; 11.048 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.750 ; 10.442 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 12.945 ; 12.430 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.643 ; 11.519 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.310 ; 11.206 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.454 ; 10.296 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.386 ; 10.184 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.337 ; 11.052 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 11.643 ; 11.519 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 10.598 ; 10.503 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 11.008 ; 10.721 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 11.094 ; 10.797 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 12.453 ; 12.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.912 ; 10.903 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 9.991  ; 9.845  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 11.101 ; 10.729 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.899 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.767 ; 10.480 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 12.453 ; 12.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.551 ; 10.322 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 10.348 ; 10.116 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 18.079 ; 17.902 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 24.007 ; 24.171 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 14.171 ; 14.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.169  ; 7.913  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 9.842  ; 9.627  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.312 ; 10.225 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 12.996 ; 12.927 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 13.025 ; 12.542 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.709 ; 12.544 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 14.171 ; 14.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.138 ; 10.951 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 10.566 ; 10.522 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.852  ; 9.702  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.348 ; 10.229 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.172 ; 11.841 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 12.097 ; 11.841 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.561 ; 11.299 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.251 ; 10.168 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 12.172 ; 11.682 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 12.035 ; 11.647 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 11.196 ; 11.152 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.104 ; 10.862 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.578 ; 10.428 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.541 ; 11.318 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 12.633 ; 12.530 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.351 ; 11.064 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.472 ; 11.285 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 11.732 ; 11.478 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 12.633 ; 12.530 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.146 ; 10.845 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.192 ; 11.109 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.893 ; 11.509 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.128 ; 9.945  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 12.550 ; 12.237 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 13.352 ; 13.383 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 11.024 ; 10.743 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 13.352 ; 13.383 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.906 ; 10.688 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.046 ; 9.931  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.573 ; 10.478 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.803 ; 10.682 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.869 ; 10.687 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 11.112 ; 10.884 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 12.899 ; 13.178 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 20.071 ; 20.321 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 13.002 ; 13.474 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 13.718 ; 14.199 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 13.085 ; 13.510 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 13.247 ; 13.708 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 20.071 ; 20.321 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 5.155  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.738 ; 19.754 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.235 ; 14.924 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 13.611 ; 13.350 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.728 ; 13.359 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 14.753 ; 14.318 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 19.738 ; 19.754 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 7.658  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 5.919  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.286  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 6.433  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.791  ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;        ; 7.658  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 4.871  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 11.663 ; 11.343 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 11.175 ; 11.102 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.953  ; 9.829  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 10.125 ; 9.904  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 11.663 ; 11.343 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.477 ; 10.419 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.325 ; 10.034 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 7.292  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 5.758  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.018  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 6.358  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.577  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 7.292  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.777  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.680  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.680  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 6.650  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.632  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.648  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 6.975  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.849 ; 15.211 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.763 ; 13.332 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 12.422 ; 12.082 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.469 ; 12.191 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.864 ; 12.612 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.750 ; 13.480 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.849 ; 15.211 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.241 ; 11.137 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.562 ; 13.189 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 11.449 ; 11.413 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 11.197 ; 11.050 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.449 ; 11.413 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.779 ; 10.793 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.523 ; 10.372 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.451 ; 10.303 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.007 ; 10.977 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.253 ; 10.967 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 11.257 ; 11.125 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 5.597  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 5.490  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.134 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.309 ; 6.376 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.845 ; 7.033 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 7.213 ; 7.557 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 6.631 ; 6.803 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.807 ; 7.157 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.134 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.542 ; 6.702 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.596 ; 6.874 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.014 ; 6.190 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.641 ; 5.878 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.661 ; 5.878 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.641 ; 5.944 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.939 ; 6.183 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.251 ; 6.629 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.697 ; 7.119 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.566 ; 6.848 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.059 ; 6.406 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.235 ; 6.610 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.165 ; 5.378 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 6.372 ; 6.531 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 7.762 ; 7.554 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.847 ; 5.086 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.393 ; 5.489 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 5.421 ; 5.686 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 5.052 ; 5.226 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.093 ; 5.371 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 6.092 ; 6.448 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 5.767 ; 6.108 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.418 ; 5.573 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.329 ; 5.640 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.373 ; 5.674 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 4.374 ; 4.533 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.816 ; 6.023 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.589 ; 5.733 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 5.909 ; 6.146 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.666 ; 5.852 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.360 ; 5.517 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.507 ; 5.656 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.374 ; 4.533 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.589 ; 4.746 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.818 ; 5.017 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.913 ; 6.100 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.841 ; 6.024 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.881 ; 6.083 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.458 ; 4.629 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.695 ; 4.900 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.545 ; 4.726 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.622 ; 4.787 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 5.022 ; 5.286 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.810 ; 5.977 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 5.755 ; 5.930 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.438 ; 5.588 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 5.338 ; 5.483 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.330 ; 5.454 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.498 ; 5.659 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.666 ; 5.860 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.172 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.229 ; 6.319 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.663 ; 6.798 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 7.132 ; 6.854 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.517 ; 5.676 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.671 ; 5.811 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.094 ; 6.330 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.924 ; 6.109 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.881 ; 6.102 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.798 ; 5.965 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 6.864 ; 7.132 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.517 ; 5.676 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.778 ; 5.949 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.787 ; 4.861 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.049 ; 6.130 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.427 ; 6.177 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.982 ; 7.283 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 4.828 ; 4.723 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 4.828 ; 4.723 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.653 ; 5.481 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 5.426 ; 5.396 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.413 ; 5.298 ; Rise       ; STEP:inst1|inst  ;
;  SE[5]    ; STEP:inst1|inst  ; 5.957 ; 5.659 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.332 ; 6.433 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 5.710 ; 5.446 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.070 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 5.293 ; 5.444 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.470 ; 5.712 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.293 ; 5.444 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.448 ; 5.512 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.690 ; 5.849 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 5.472 ; 5.743 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.219 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.740 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 2.740 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.262 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.062 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 3.174 ; Rise       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ;       ; 3.321 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 2.480 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.074 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.487 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.074 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.114 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.566 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 3.134 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 6.010 ; 6.108 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.010 ; 6.108 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.504 ; 6.796 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 6.928 ; 7.188 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 6.415 ; 6.706 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 6.455 ; 6.738 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 6.180 ; 6.323 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.584 ; 6.779 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 6.298 ; 6.584 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.909 ; 5.088 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.056 ; 5.258 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 4.909 ; 5.088 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.289 ; 5.507 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.625 ; 5.857 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 5.301 ; 5.462 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.221 ; 5.346 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.098 ; 5.303 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.977 ; 5.135 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.731 ; 4.908 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.604 ; 5.871 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.731 ; 4.908 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.939 ; 5.163 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.372 ; 5.623 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.122 ; 5.363 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.348 ; 5.575 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.106 ; 5.340 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.316 ; 5.575 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.940 ; 5.111 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 6.259 ; 6.602 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 4.948 ; 5.122 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.178 ; 5.381 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.230 ; 5.430 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.728 ; 5.982 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.250 ; 5.474 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 4.940 ; 5.111 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.828 ; 6.067 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.847 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.238 ; 5.479 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.865 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.847 ; 5.006 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.272 ; 5.434 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 5.410 ; 5.654 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.927 ; 5.102 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.118 ; 5.271 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.126 ; 5.271 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.694 ; 4.836 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 5.089 ; 5.312 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 4.694 ; 4.836 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 5.096 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.421 ; 5.679 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.959 ; 5.124 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.958 ; 6.199 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.884 ; 5.034 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.822 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 6.325 ; 6.500 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 7.696 ; 7.481 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.734 ; 3.911 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.734 ; 3.911 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 4.717 ; 4.930 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 4.855 ; 4.973 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 6.269 ; 6.518 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.912 ; 6.124 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 5.857 ; 6.129 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 6.773 ; 7.086 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.148 ; 5.309 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.743 ; 4.897 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.414 ; 4.567 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.601 ; 4.869 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.808 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.536 ; 5.769 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.361 ; 5.531 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.808 ; 4.935 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.542 ; 5.785 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.518 ; 5.722 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.228 ; 5.443 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.126 ; 5.316 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 4.918 ; 5.082 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 3.782 ; 3.845 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 4.731 ; 4.867 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.252 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.311 ; 5.535 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.405 ; 5.629 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.811 ; 6.149 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.134 ; 5.319 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.232 ; 5.456 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.473 ; 5.650 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 4.731 ; 4.867 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 4.221 ; 4.312 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.707 ; 4.849 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.060 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.481 ; 6.834 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.067 ; 5.264 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.707 ; 4.849 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.955 ; 5.152 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.012 ; 5.217 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.066 ; 5.260 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.169 ; 5.365 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 5.045 ; 4.880 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 2.939 ; 5.946 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 2.939 ; 5.946 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.544 ; 6.153 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 3.200 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.400 ; 6.174 ; Fall       ; STEP:inst1|inst1 ;
;  SE[5]    ; STEP:inst1|inst1 ; 3.592 ; 6.762 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 2.667 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 5.965 ; 3.286 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.693 ; 3.823 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 5.965 ; 3.335 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.162 ; 3.286 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.566 ; 3.836 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 6.575 ; 3.378 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.610 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 2.610 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.134 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 2.936 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 3.048 ; Rise       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ;       ; 3.267 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.279 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 2.946 ; 4.617 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.357 ; 5.207 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 2.946 ; 4.617 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 2.988 ; 4.637 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.440 ; 5.332 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 3.080 ; 4.799 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 4.609 ; 4.776 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 2.802 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 2.802 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.405 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 3.068 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.268 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[5]    ; STEP:inst1|inst2 ; 3.528 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.466 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.154 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.686 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.196 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.154 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.704 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;       ; 3.314 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 4.924 ; 5.152 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 5.860 ; 6.179 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 5.302 ; 5.558 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.392 ; 5.639 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.599 ; 5.883 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.952 ; 6.276 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.700 ; 7.093 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 4.924 ; 5.152 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.802 ; 6.127 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.619 ; 4.807 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.931 ; 5.182 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.058 ; 5.326 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.807 ; 5.049 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 4.658 ; 4.847 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 4.619 ; 4.807 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 4.854 ; 5.070 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 4.927 ; 5.162 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.954 ; 5.202 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 2.579 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 2.809 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 12.754 ;        ;        ; 12.738 ;
; IN[1]      ; BUS[1]      ; 12.860 ;        ;        ; 12.746 ;
; IN[2]      ; BUS[2]      ; 13.368 ;        ;        ; 13.230 ;
; IN[3]      ; BUS[3]      ; 14.442 ;        ;        ; 14.326 ;
; IN[4]      ; BUS[4]      ; 15.567 ;        ;        ; 15.409 ;
; IN[5]      ; BUS[5]      ; 14.737 ;        ;        ; 14.346 ;
; IN[6]      ; BUS[6]      ; 13.380 ;        ;        ; 13.329 ;
; IN[7]      ; BUS[7]      ; 14.177 ;        ;        ; 14.139 ;
; RST        ; uA[0]       ;        ; 9.845  ; 10.139 ;        ;
; RST        ; uA[1]       ;        ; 8.482  ; 8.765  ;        ;
; RST        ; uA[2]       ;        ; 8.556  ; 8.936  ;        ;
; RST        ; uA[3]       ;        ; 10.281 ; 10.820 ;        ;
; RST        ; uA[4]       ;        ; 9.415  ; 9.775  ;        ;
; SWA        ; SE[1]       ;        ; 10.308 ; 10.387 ;        ;
; SWA        ; uA[0]       ; 12.069 ;        ;        ; 12.309 ;
; SWB        ; SE[2]       ; 12.285 ; 12.605 ; 12.463 ; 12.790 ;
; SWB        ; uA[1]       ; 12.017 ; 11.917 ; 12.202 ; 12.095 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 5.558 ;       ;       ; 6.439 ;
; IN[1]      ; BUS[1]      ; 5.553 ;       ;       ; 6.465 ;
; IN[2]      ; BUS[2]      ; 5.833 ;       ;       ; 6.732 ;
; IN[3]      ; BUS[3]      ; 6.275 ;       ;       ; 7.240 ;
; IN[4]      ; BUS[4]      ; 6.772 ;       ;       ; 7.831 ;
; IN[5]      ; BUS[5]      ; 6.325 ;       ;       ; 7.255 ;
; IN[6]      ; BUS[6]      ; 5.751 ;       ;       ; 6.658 ;
; IN[7]      ; BUS[7]      ; 6.128 ;       ;       ; 7.096 ;
; RST        ; uA[0]       ;       ; 4.853 ; 4.787 ;       ;
; RST        ; uA[1]       ;       ; 4.206 ; 4.243 ;       ;
; RST        ; uA[2]       ;       ; 4.227 ; 4.262 ;       ;
; RST        ; uA[3]       ;       ; 5.054 ; 5.009 ;       ;
; RST        ; uA[4]       ;       ; 4.584 ; 4.600 ;       ;
; SWA        ; SE[1]       ;       ; 4.657 ; 5.446 ;       ;
; SWA        ; uA[0]       ; 5.404 ;       ;       ; 6.330 ;
; SWB        ; SE[2]       ; 5.725 ; 5.540 ; 6.419 ; 6.241 ;
; SWB        ; uA[1]       ; 5.352 ; 5.516 ; 6.053 ; 6.210 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FZ            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDIR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT_B        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDPC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDAR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RJ_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDRI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFT_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 159   ; 159  ;
; Unconstrained Output Port Paths ; 526   ; 526  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jan 07 16:04:41 2019
Info: Command: quartus_sta 8-bit-cpu -c 8-bit-cpu
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst STEP:inst1|inst
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst2 STEP:inst1|inst2
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst1 STEP:inst1|inst1
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst3 STEP:inst1|inst3
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.257      -813.002 STEP:inst1|inst1 
    Info (332119):   -15.042       -46.126 STEP:inst1|inst 
    Info (332119):   -12.000       -92.264 STEP:inst1|inst3 
    Info (332119):    -4.427       -25.521 STEP:inst1|inst2 
    Info (332119):    -0.026        -0.026 CLK 
Info (332146): Worst-case hold slack is -1.729
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.729        -1.729 STEP:inst1|inst 
    Info (332119):    -0.478        -1.334 CLK 
    Info (332119):     0.703         0.000 STEP:inst1|inst1 
    Info (332119):     0.764         0.000 STEP:inst1|inst3 
    Info (332119):     4.027         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -12.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.979       -40.854 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.765
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.765        -3.374 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.435 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):     0.264         0.000 STEP:inst1|inst1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.282      -769.609 STEP:inst1|inst1 
    Info (332119):   -13.885       -42.536 STEP:inst1|inst 
    Info (332119):   -11.133       -85.578 STEP:inst1|inst3 
    Info (332119):    -4.019       -23.131 STEP:inst1|inst2 
    Info (332119):     0.024         0.000 CLK 
Info (332146): Worst-case hold slack is -1.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.472        -1.472 STEP:inst1|inst 
    Info (332119):    -0.450        -1.102 CLK 
    Info (332119):     0.710         0.000 STEP:inst1|inst3 
    Info (332119):     0.727         0.000 STEP:inst1|inst1 
    Info (332119):     3.632         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -11.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.976       -37.897 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.567        -2.602 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.435 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):     0.022         0.000 STEP:inst1|inst1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.148      -303.683 STEP:inst1|inst1 
    Info (332119):    -5.707       -16.753 STEP:inst1|inst 
    Info (332119):    -4.422       -33.499 STEP:inst1|inst3 
    Info (332119):    -1.122        -6.238 STEP:inst1|inst2 
    Info (332119):     0.020         0.000 CLK 
Info (332146): Worst-case hold slack is -0.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.962        -1.009 STEP:inst1|inst 
    Info (332119):    -0.282        -1.090 CLK 
    Info (332119):     0.035         0.000 STEP:inst1|inst1 
    Info (332119):     0.306         0.000 STEP:inst1|inst3 
    Info (332119):     1.429         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -4.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.675       -16.251 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -0.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.952        -2.675 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.695 CLK 
    Info (332119):    -1.000        -8.000 STEP:inst1|inst3 
    Info (332119):    -1.000        -6.000 STEP:inst1|inst2 
    Info (332119):    -1.000        -5.000 STEP:inst1|inst 
    Info (332119):     0.216         0.000 STEP:inst1|inst1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Mon Jan 07 16:04:47 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


