#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e57f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e5980 .scope module, "tb" "tb" 3 96;
 .timescale -12 -12;
L_0x17c67b0 .functor NOT 1, L_0x1825a20, C4<0>, C4<0>, C4<0>;
L_0x17c6ad0 .functor XOR 1, L_0x1825640, L_0x1825770, C4<0>, C4<0>;
L_0x17c6d20 .functor XOR 1, L_0x17c6ad0, L_0x18258b0, C4<0>, C4<0>;
v0x18145c0_0 .net *"_ivl_10", 0 0, L_0x18258b0;  1 drivers
v0x18146c0_0 .net *"_ivl_12", 0 0, L_0x17c6d20;  1 drivers
v0x18147a0_0 .net *"_ivl_2", 0 0, L_0x18255a0;  1 drivers
v0x1814860_0 .net *"_ivl_4", 0 0, L_0x1825640;  1 drivers
v0x1814940_0 .net *"_ivl_6", 0 0, L_0x1825770;  1 drivers
v0x1814a70_0 .net *"_ivl_8", 0 0, L_0x17c6ad0;  1 drivers
v0x1814b50_0 .var "clk", 0 0;
v0x1814bf0_0 .net "reset", 0 0, v0x18130b0_0;  1 drivers
v0x1814c90_0 .net "s", 0 0, v0x1813150_0;  1 drivers
v0x1814dc0_0 .var/2u "stats1", 159 0;
v0x1814ea0_0 .var/2u "strobe", 0 0;
v0x1814f60_0 .net "tb_match", 0 0, L_0x1825a20;  1 drivers
v0x1815000_0 .net "tb_mismatch", 0 0, L_0x17c67b0;  1 drivers
v0x18150a0_0 .net "w", 0 0, v0x18133b0_0;  1 drivers
v0x1815140_0 .net "z_dut", 0 0, v0x1814240_0;  1 drivers
v0x18151e0_0 .net "z_ref", 0 0, L_0x1825410;  1 drivers
L_0x18255a0 .concat [ 1 0 0 0], L_0x1825410;
L_0x1825640 .concat [ 1 0 0 0], L_0x1825410;
L_0x1825770 .concat [ 1 0 0 0], v0x1814240_0;
L_0x18258b0 .concat [ 1 0 0 0], L_0x1825410;
L_0x1825a20 .cmp/eeq 1, L_0x18255a0, L_0x17c6d20;
S_0x17e5b10 .scope module, "good1" "reference_module" 3 139, 3 4 0, S_0x17e5980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
P_0x17a7a40 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x17a7a80 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x17a7ac0 .param/l "C" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x17a7b00 .param/l "S10" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x17a7b40 .param/l "S11" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x17a7b80 .param/l "S20" 0 3 11, +C4<00000000000000000000000000000101>;
P_0x17a7bc0 .param/l "S21" 0 3 11, +C4<00000000000000000000000000000110>;
P_0x17a7c00 .param/l "S22" 0 3 11, +C4<00000000000000000000000000000111>;
v0x17c6520_0 .net *"_ivl_0", 31 0, L_0x1815280;  1 drivers
L_0x7ffba46d1018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17c68c0_0 .net *"_ivl_3", 28 0, L_0x7ffba46d1018;  1 drivers
L_0x7ffba46d1060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17c6be0_0 .net/2u *"_ivl_4", 31 0, L_0x7ffba46d1060;  1 drivers
v0x17c6df0_0 .net "clk", 0 0, v0x1814b50_0;  1 drivers
v0x17c7230_0 .var "next", 2 0;
v0x17c72d0_0 .net "reset", 0 0, v0x18130b0_0;  alias, 1 drivers
v0x17c75e0_0 .net "s", 0 0, v0x1813150_0;  alias, 1 drivers
v0x18129d0_0 .var "state", 2 0;
v0x1812ab0_0 .net "w", 0 0, v0x18133b0_0;  alias, 1 drivers
v0x1812b70_0 .net "z", 0 0, L_0x1825410;  alias, 1 drivers
E_0x17dbcb0 .event anyedge, v0x18129d0_0, v0x17c75e0_0, v0x1812ab0_0;
E_0x17daa90 .event posedge, v0x17c6df0_0;
L_0x1815280 .concat [ 3 29 0 0], v0x18129d0_0, L_0x7ffba46d1018;
L_0x1825410 .cmp/eq 32, L_0x1815280, L_0x7ffba46d1060;
S_0x1812cd0 .scope module, "stim1" "stimulus_gen" 3 133, 3 38 0, S_0x17e5980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /INPUT 1 "tb_match";
v0x1812f50_0 .net "clk", 0 0, v0x1814b50_0;  alias, 1 drivers
v0x1813010_0 .var/2u "failed", 0 0;
v0x18130b0_0 .var "reset", 0 0;
v0x1813150_0 .var "s", 0 0;
v0x1813220_0 .var/2u "spulse_fail", 0 0;
v0x1813310_0 .net "tb_match", 0 0, L_0x1825a20;  alias, 1 drivers
v0x18133b0_0 .var "w", 0 0;
E_0x17dad50/0 .event negedge, v0x17c6df0_0;
E_0x17dad50/1 .event posedge, v0x17c6df0_0;
E_0x17dad50 .event/or E_0x17dad50/0, E_0x17dad50/1;
S_0x18134e0 .scope module, "top_module1" "top_module" 3 146, 4 1 0, S_0x17e5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
P_0x18136c0 .param/l "A" 1 4 10, C4<0000>;
P_0x1813700 .param/l "B" 1 4 10, C4<0001>;
P_0x1813740 .param/l "C" 1 4 10, C4<0010>;
P_0x1813780 .param/l "S10" 1 4 10, C4<0011>;
P_0x18137c0 .param/l "S11" 1 4 10, C4<0100>;
P_0x1813800 .param/l "S20" 1 4 10, C4<0101>;
P_0x1813840 .param/l "S21" 1 4 10, C4<0110>;
P_0x1813880 .param/l "S22" 1 4 10, C4<0111>;
v0x1813d50_0 .net "clk", 0 0, v0x1814b50_0;  alias, 1 drivers
v0x1813e60_0 .net "reset", 0 0, v0x18130b0_0;  alias, 1 drivers
v0x1813f70_0 .net "s", 0 0, v0x1813150_0;  alias, 1 drivers
v0x1814060_0 .var "state", 3 0;
v0x1814100_0 .net "w", 0 0, v0x18133b0_0;  alias, 1 drivers
v0x1814240_0 .var "z", 0 0;
E_0x17bc9f0 .event posedge, v0x17c72d0_0, v0x17c6df0_0;
S_0x18143a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 155, 3 155 0, S_0x17e5980;
 .timescale -12 -12;
E_0x17f4de0 .event anyedge, v0x1814ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1814ea0_0;
    %nor/r;
    %assign/vec4 v0x1814ea0_0, 0;
    %wait E_0x17f4de0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1812cd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1813220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1813010_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1812cd0;
T_2 ;
    %wait E_0x17dad50;
    %load/vec4 v0x1813310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1813010_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1812cd0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18130b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1813150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18133b0_0, 0;
    %wait E_0x17daa90;
    %wait E_0x17daa90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18130b0_0, 0;
    %wait E_0x17daa90;
    %wait E_0x17daa90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1813150_0, 0;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17dad50;
    %vpi_func 3 65 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18133b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18130b0_0, 0;
    %wait E_0x17daa90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18130b0_0, 0;
    %wait E_0x17daa90;
    %wait E_0x17daa90;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17dad50;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18133b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x17daa90;
    %load/vec4 v0x1813010_0;
    %assign/vec4 v0x1813220_0, 0;
    %pushi/vec4 500, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17dad50;
    %vpi_func 3 82 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x18130b0_0, 0;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1813150_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18133b0_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1813010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x1813220_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 3 88 "$display", "Hint: Your state machine should ignore input 's' after the state A to B transition." {0 0 0};
T_3.6 ;
    %delay 1, 0;
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17e5b10;
T_4 ;
    %wait E_0x17daa90;
    %load/vec4 v0x17c72d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18129d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x17c7230_0;
    %assign/vec4 v0x18129d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17e5b10;
T_5 ;
Ewait_0 .event/or E_0x17dbcb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18129d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x17c75e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x1812ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %pad/s 3;
    %store/vec4 v0x17c7230_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18134e0;
T_6 ;
    %wait E_0x17bc9f0;
    %load/vec4 v0x1813e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1814060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0x1813f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x1814060_0;
    %assign/vec4 v0x1814060_0, 0;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x1814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.23, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1814060_0, 0;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1814240_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x17e5980;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814ea0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x17e5980;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1814b50_0;
    %inv;
    %store/vec4 v0x1814b50_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x17e5980;
T_9 ;
    %vpi_call/w 3 125 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 126 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1812f50_0, v0x1815000_0, v0x1814b50_0, v0x1814bf0_0, v0x1814c90_0, v0x18150a0_0, v0x18151e0_0, v0x1815140_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x17e5980;
T_10 ;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 168 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x17e5980;
T_11 ;
    %wait E_0x17dad50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814dc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814dc0_0, 4, 32;
    %load/vec4 v0x1814f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814dc0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814dc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814dc0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x18151e0_0;
    %load/vec4 v0x18151e0_0;
    %load/vec4 v0x1815140_0;
    %xor;
    %load/vec4 v0x18151e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 184 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814dc0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1814dc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814dc0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2014_q3fsm/2014_q3fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/2014_q3fsm/iter0/response2/top_module.sv";
