<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="majority_5intrari.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="majority_5intrari.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="majority_5intrari.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="majority_5intrari.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="majority_5intrari.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="majority_5intrari.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="majority_5intrari.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="majority_5intrari.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="majority_5intrari.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="majority_5intrari.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="majority_5intrari.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="majority_5intrari.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="majority_5intrari.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="majority_5intrari.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="majority_5intrari.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="majority_5intrari.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="majority_5intrari.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="majority_5intrari.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="majority_5intrari.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="majority_5intrari.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="majority_5intrari.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="majority_5intrari.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="majority_5intrari.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="majority_5intrari.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="majority_5intrari_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="majority_5intrari_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="majority_5intrari_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="majority_5intrari_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="majority_5intrari_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="majority_5intrari_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="majority_5intrari_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="majority_5intrari_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="majority_5intrari_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="majority_5intrari_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="majority_5intrari_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="majority_5intrari_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="majority_5intrari_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="majority_5intrari_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="majority_5intrari_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="majority_5intrari_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="majority_5intrari_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="majority_5intrari_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1551791089" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1551791089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791236" xil_pn:in_ck="2683771641039213749" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1551791236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="majority_5intrari.v"/>
      <outfile xil_pn:name="majority_5intrari_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1551791260" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1862465759509085992" xil_pn:start_ts="1551791260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791260" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8393806872435859818" xil_pn:start_ts="1551791260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1551791089" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3908175874470044668" xil_pn:start_ts="1551791089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791236" xil_pn:in_ck="2683771641039213749" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1551791236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="majority_5intrari.v"/>
      <outfile xil_pn:name="majority_5intrari_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1551791263" xil_pn:in_ck="2683771641039213749" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5739476796044170865" xil_pn:start_ts="1551791260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="majority_5intrari_tb_beh.prj"/>
      <outfile xil_pn:name="majority_5intrari_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1551791264" xil_pn:in_ck="7959183440947364683" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3356150221961268628" xil_pn:start_ts="1551791263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="majority_5intrari_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3437286874591352715" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3908175874470044668" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1462226910043604723" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1551791383" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4410012438688805818" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1551791397" xil_pn:in_ck="-1468142411762385216" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8936948137645778403" xil_pn:start_ts="1551791383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.lso"/>
      <outfile xil_pn:name="majority_5intrari.ngc"/>
      <outfile xil_pn:name="majority_5intrari.ngr"/>
      <outfile xil_pn:name="majority_5intrari.prj"/>
      <outfile xil_pn:name="majority_5intrari.stx"/>
      <outfile xil_pn:name="majority_5intrari.syr"/>
      <outfile xil_pn:name="majority_5intrari.xst"/>
      <outfile xil_pn:name="majority_5intrari_tb_beh.prj"/>
      <outfile xil_pn:name="majority_5intrari_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1551791681" xil_pn:in_ck="6059648003493492648" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6975859600971752162" xil_pn:start_ts="1551791681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1551791690" xil_pn:in_ck="5750790129282556746" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-796997247728488929" xil_pn:start_ts="1551791681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.bld"/>
      <outfile xil_pn:name="majority_5intrari.ngd"/>
      <outfile xil_pn:name="majority_5intrari_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551791698" xil_pn:in_ck="-1176158008822862357" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1551791690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.pcf"/>
      <outfile xil_pn:name="majority_5intrari_map.map"/>
      <outfile xil_pn:name="majority_5intrari_map.mrp"/>
      <outfile xil_pn:name="majority_5intrari_map.ncd"/>
      <outfile xil_pn:name="majority_5intrari_map.ngm"/>
      <outfile xil_pn:name="majority_5intrari_map.xrpt"/>
      <outfile xil_pn:name="majority_5intrari_summary.xml"/>
      <outfile xil_pn:name="majority_5intrari_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551791716" xil_pn:in_ck="-5485131989734422620" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1551791698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.ncd"/>
      <outfile xil_pn:name="majority_5intrari.pad"/>
      <outfile xil_pn:name="majority_5intrari.par"/>
      <outfile xil_pn:name="majority_5intrari.ptwx"/>
      <outfile xil_pn:name="majority_5intrari.unroutes"/>
      <outfile xil_pn:name="majority_5intrari.xpi"/>
      <outfile xil_pn:name="majority_5intrari_pad.csv"/>
      <outfile xil_pn:name="majority_5intrari_pad.txt"/>
      <outfile xil_pn:name="majority_5intrari_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551791725" xil_pn:in_ck="6059648003493485023" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1551791716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.bgn"/>
      <outfile xil_pn:name="majority_5intrari.bit"/>
      <outfile xil_pn:name="majority_5intrari.drc"/>
      <outfile xil_pn:name="majority_5intrari.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551791716" xil_pn:in_ck="-9156207464385121561" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1551791712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="majority_5intrari.twr"/>
      <outfile xil_pn:name="majority_5intrari.twx"/>
    </transform>
  </transforms>

</generated_project>
