#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 28 13:21:54 2019
# Process ID: 22788
# Current directory: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_xlconstant_0_0_synth_1
# Command line: vivado -log design_1_xlconstant_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl
# Log file: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.vds
# Journal file: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_xlconstant_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xlconstant_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.289 ; gain = 26.016 ; free physical = 142 ; free virtual = 4742
Command: synth_design -top design_1_xlconstant_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.570 ; gain = 79.828 ; free physical = 124 ; free virtual = 4582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1000000 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 175 ; free virtual = 4602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 175 ; free virtual = 4603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 175 ; free virtual = 4603
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1668.227 ; gain = 2.000 ; free physical = 131 ; free virtual = 4320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1668.227 ; gain = 405.484 ; free physical = 200 ; free virtual = 4389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1668.227 ; gain = 405.484 ; free physical = 200 ; free virtual = 4389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1668.227 ; gain = 405.484 ; free physical = 201 ; free virtual = 4390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1668.227 ; gain = 405.484 ; free physical = 199 ; free virtual = 4390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_xlconstant_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[19] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[18] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_xlconstant_0_0 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1668.227 ; gain = 405.484 ; free physical = 192 ; free virtual = 4388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1684.211 ; gain = 421.469 ; free physical = 125 ; free virtual = 4261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1684.211 ; gain = 421.469 ; free physical = 145 ; free virtual = 4261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1684.211 ; gain = 421.469 ; free physical = 144 ; free virtual = 4262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.211 ; gain = 422.469 ; free physical = 139 ; free virtual = 4259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1685.211 ; gain = 140.438 ; free physical = 196 ; free virtual = 4317
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 1685.219 ; gain = 422.469 ; free physical = 206 ; free virtual = 4327
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1704.211 ; gain = 453.094 ; free physical = 173 ; free virtual = 4297
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_xlconstant_0_0_synth_1/design_1_xlconstant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xlconstant_0_0_utilization_synth.rpt -pb design_1_xlconstant_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1704.211 ; gain = 0.000 ; free physical = 146 ; free virtual = 4203
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 13:24:19 2019...
