

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 12 20:55:28 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           82
LUT:            201
FF:             281
DSP:              0
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.007
CP achieved post-implementation:    4.560
Timing met
