/*
The contents of this file are subject to the Mozilla Public License Version 1.1
(the "License"); you may not use this file except in compliance with the License.
You may obtain a copy of the License at http://www.mozilla.org/MPL/

Software distributed under the License is distributed on an "AS IS" basis,
WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the
specific language governing rights and limitations under the License.

The Original Code is Lepton.

The Initial Developer of the Original Code is Chauvin-Arnoux.
Portions created by Chauvin-Arnoux are Copyright (C) 2011. All Rights Reserved.

Alternatively, the contents of this file may be used under the terms of the eCos GPL license
(the  [eCos GPL] License), in which case the provisions of [eCos GPL] License are applicable
instead of those above. If you wish to allow use of your version of this file only under the
terms of the [eCos GPL] License and not to allow others to use your version of this file under
the MPL, indicate your decision by deleting  the provisions above and replace
them with the notice and other provisions required by the [eCos GPL] License.
If you do not delete the provisions above, a recipient may use your version of this file under
either the MPL or the [eCos GPL] License."
*/


/**
 * \addtogroup lepton_dev
 * @{
 *
 */

/**
 * \addtogroup hard_dev_at91sam7s
 * @{
 *
 */

/**
 * \defgroup dev_uart_arm7_c Les uart de l'arm7 at91sam7s.
 * @{
 *
 * Les pilotes de périphériques pour les uart de l'arm7 at91sam7s..
 * Ces pilotes de périphériques gèrent les vitesses de 50 à 38400 bauds
 * et supporte le timeout (VTIME) pour le mode bloquant.
 *
 */


/**
 * \file
 * implementation du pilote de périphérique pour l'uart 0 de l'arm7 at91sam7s.
 * \author philippe le boulanger
 */

/*===========================================
Includes
=============================================*/
#include "kernel/core/types.h"
#include "kernel/core/interrupt.h"
#include "kernel/core/kernelconf.h"
#include "kernel/core/kernel.h"
#include "kernel/core/system.h"
#include "kernel/core/fcntl.h"
#include "kernel/core/stat.h"
#include "kernel/core/cpu.h"

#include "termios/termios.h"

#include "vfs/vfsdev.h"
#include "dev/arch/arm7/at91sam7se/dev_at91sam7s_uart_sx/dev_at91sam7s_uart_sx.h"
#include "dev/arch/arm7/at91sam7se/common/dev_at91sam7s_common_uart.h"

#include <ioat91sam7se512.h>
#include <intrinsic.h>

/*===========================================
Global Declaration
=============================================*/
const char dev_at91sam7s_uart_s1_name[]="ttys1\0";

extern int dev_at91sam7s_uart_sx_load        (board_inf_uart_t *);
extern int dev_at91sam7s_uart_sx_open        (desc_t, int o_flag);
extern int dev_at91sam7s_uart_sx_close       (desc_t);
extern int dev_at91sam7s_uart_sx_isset_read  (desc_t);
extern int dev_at91sam7s_uart_sx_isset_write (desc_t);
extern int dev_at91sam7s_uart_sx_read        (desc_t, char *, int);
extern int dev_at91sam7s_uart_sx_write       (desc_t, const char *,int);
extern int dev_at91sam7s_uart_sx_seek        (desc_t, int, int);
extern int dev_at91sam7s_uart_sx_ioctl       (desc_t, int, va_list);
extern int dev_at91sam7s_uart_sx_interrupt   (desc_t);
extern int termios2ttys                      (struct termios *);
extern void dev_at91sam7s_uart_sx_timer_callback(board_inf_uart_t *);

// statics
static int dev_at91sam7s_uart_s1_load        (void);
static int dev_at91sam7s_uart_s1_open        (desc_t, int);
static void dev_at91sam7s_uart_s1_interrupt  (void);

desc_t desc_uart_s1;

static board_inf_uart_t *p_board_inf_uart_s1;

dev_map_t dev_at91sam7s_uart_s1_map={
   dev_at91sam7s_uart_s1_name,
   S_IFCHR,
   dev_at91sam7s_uart_s1_load,
   dev_at91sam7s_uart_s1_open,
   dev_at91sam7s_uart_sx_close,
   dev_at91sam7s_uart_sx_isset_read,
   dev_at91sam7s_uart_sx_isset_write,
   dev_at91sam7s_uart_sx_read,
   dev_at91sam7s_uart_sx_write,
   dev_at91sam7s_uart_sx_seek,
   dev_at91sam7s_uart_sx_ioctl
};

void dev_at91sam7s_uart_s1_interrupt(void)
{
   dev_at91sam7s_uart_sx_interrupt(desc_uart_s1);
}

void dev_at91sam7s_uart_s1_timer_callback(void)
{
   dev_at91sam7s_uart_sx_timer_callback(p_board_inf_uart_s1);
}

int dev_at91sam7s_uart_s1_load (void)
{
   p_board_inf_uart_s1                    = (board_inf_uart_t *)malloc(sizeof(board_inf_uart_t));
   p_board_inf_uart_s1->f_timer_call_back = dev_at91sam7s_uart_s1_timer_callback;
   p_board_inf_uart_s1->dev_at91sam7s_uart_sx_loaded = 0;

   dev_at91sam7s_uart_sx_load (p_board_inf_uart_s1);
}

/*-------------------------------------------
| Name:dev_at91sam7s_uart_s1_open
| Description:
| Parameters:
| Return Type:
| Comments:
| See:
---------------------------------------------*/
int dev_at91sam7s_uart_s1_open(desc_t desc, int o_flag)
{
   // Uart1 informations
   ofile_lst[desc].p = (board_inf_uart_t *)p_board_inf_uart_s1;

   ((board_inf_uart_t *)ofile_lst[desc].p)->base_adr    = (AT91_REG *)AT91C_US1_CR;
   ((board_inf_uart_t *)ofile_lst[desc].p)->periph_id   = 7; // AT91C_ID_US1
   ((board_inf_uart_t *)ofile_lst[desc].p)->ind_pio_rxd = 21; // PA21/RXD1
   ((board_inf_uart_t *)ofile_lst[desc].p)->ind_pio_txd = 22; // PA22/TXD1

   // Save o_flag
   ((board_inf_uart_t *)ofile_lst[desc].p)->o_flag = desc;

   // Switch on descriptor type (R/W) and save it
   if (o_flag & O_RDONLY)
   {
      ((board_inf_uart_t *)ofile_lst[desc].p)->desc_r = desc;
   }

   if (o_flag & O_WRONLY)
   {
      ((board_inf_uart_t *)ofile_lst[desc].p)->desc_w = desc;
   }

   // save
   desc_uart_s1 = desc;

   // call uart common Api open
   int ret = dev_at91sam7s_uart_sx_open (desc, o_flag);

   // Usart 0 interrupt vector.
   AT91C_AIC_SVR[AT91C_ID_US1] = (unsigned long)&dev_at91sam7s_uart_s1_interrupt;

   return 0;
}


/** @} */
/** @} */
/** @} */

/*============================================
| End of Source  : dev_at91sam7s_uart_s1.c
==============================================*/
