Active-HDL 15.0.261.9132 2024-05-26 21:55:33

Elaboration top modules:
Architecture                  Uklad_tb(Uklad_tb)


---------------------------------------------------------------------------------------------
Entity   | Architecture | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
Uklad_tb | Uklad_tb     | zadanie12 |      | 15.0.261.9132 (Windows64) | -O3
Uklad    | Uklad        | zadanie12 |      | 15.0.261.9132 (Windows64) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Package            | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
standard                | std       |      |                           | <unavailable>
TEXTIO                  | std       |      | 15.0.261.9132 (Windows64) |  -2019
std_logic_1164          | ieee      |      | 15.0.261.9132 (Windows64) |  -2008
NUMERIC_STD             | ieee      |      | 15.0.261.9132 (Windows64) |  -2008
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
zadanie12               | None
---------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+uklad_tb uklad_tb uklad_tb


The performance of simulation is reduced. Version Student Edition
