Analysis & Synthesis report for ip_fifo
Sun Sep 09 14:06:51 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component
 15. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated
 16. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p
 17. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p
 18. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram
 19. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_brp
 20. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_bwp
 21. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp
 22. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp|dffpipe_4v8:dffpipe6
 23. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_brp
 24. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_bwp
 25. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp
 26. Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp|dffpipe_5v8:dffpipe9
 27. Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo:dcfifo_component
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. dcfifo Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "fifo:u_fifo"
 31. SignalTap II Logic Analyzer Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 09 14:06:51 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ip_fifo                                     ;
; Top-level Entity Name              ; ip_fifo                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,232                                       ;
;     Total combinational functions  ; 676                                         ;
;     Dedicated logic registers      ; 991                                         ;
; Total registers                    ; 991                                         ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 21,504                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ip_fifo            ; ip_fifo            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ../rtl/fifo_wr.v                 ; yes             ; User Verilog HDL File        ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/fifo_wr.v                  ;         ;
; ../rtl/fifo_rd.v                 ; yes             ; User Verilog HDL File        ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/fifo_rd.v                  ;         ;
; ../rtl/ip_fifo.v                 ; yes             ; User Verilog HDL File        ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/rtl/ip_fifo.v                  ;         ;
; ipcore/fifo.v                    ; yes             ; User Wizard-Generated File   ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v              ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; db/dcfifo_2ki1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dcfifo_2ki1.tdf         ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_gray2bin_ugb.tdf      ;         ;
; db/a_graycounter_rn6.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_graycounter_rn6.tdf   ;         ;
; db/a_graycounter_n5c.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/a_graycounter_n5c.tdf   ;         ;
; db/altsyncram_at01.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/altsyncram_at01.tdf     ;         ;
; db/dffpipe_1v8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_1v8.tdf         ;         ;
; db/alt_synch_pipe_56d.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_56d.tdf  ;         ;
; db/dffpipe_4v8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_4v8.tdf         ;         ;
; db/alt_synch_pipe_66d.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/alt_synch_pipe_66d.tdf  ;         ;
; db/dffpipe_5v8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/dffpipe_5v8.tdf         ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_f66.tdf            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_qu14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/altsyncram_qu14.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_0tc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/mux_0tc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/decode_dvf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_lgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_lgi.tdf            ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_sgc.tdf            ;         ;
; db/cntr_h6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_h6j.tdf            ;         ;
; db/cntr_jgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_jgi.tdf            ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_rgc.tdf            ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cntr_23j.tdf            ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/db/cmpr_ngc.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,232         ;
;                                             ;               ;
; Total combinational functions               ; 676           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 287           ;
;     -- 3 input functions                    ; 191           ;
;     -- <=2 input functions                  ; 198           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 571           ;
;     -- arithmetic mode                      ; 105           ;
;                                             ;               ;
; Total registers                             ; 991           ;
;     -- Dedicated logic registers            ; 991           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total memory bits                           ; 21504         ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 605           ;
; Total fan-out                               ; 6032          ;
; Average fan-out                             ; 3.49          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ip_fifo                                                                                                ; 676 (1)           ; 991 (0)      ; 21504       ; 0            ; 0       ; 0         ; 2    ; 0            ; |ip_fifo                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |fifo:u_fifo|                                                                                        ; 108 (0)           ; 121 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |dcfifo:dcfifo_component|                                                                         ; 108 (0)           ; 121 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; work         ;
;          |dcfifo_2ki1:auto_generated|                                                                   ; 108 (22)          ; 121 (27)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                                                                                                       ; work         ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                                                                                                       ; work         ;
;             |a_gray2bin_ugb:wrptr_g_gray2bin|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                                                                                                                                                                                       ; work         ;
;             |a_gray2bin_ugb:ws_dgrp_gray2bin|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                                                                                                                                                                                       ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|                                                               ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p                                                                                                                                                                                                                                           ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|                                                               ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                                                                                                                                                                                           ; work         ;
;             |alt_synch_pipe_56d:rs_dgwp|                                                                ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp                                                                                                                                                                                                                                            ; work         ;
;                |dffpipe_4v8:dffpipe6|                                                                   ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp|dffpipe_4v8:dffpipe6                                                                                                                                                                                                                       ; work         ;
;             |alt_synch_pipe_66d:ws_dgrp|                                                                ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp                                                                                                                                                                                                                                            ; work         ;
;                |dffpipe_5v8:dffpipe9|                                                                   ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp|dffpipe_5v8:dffpipe9                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_at01:fifo_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram                                                                                                                                                                                                                                              ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                                              ; work         ;
;             |cmpr_f66:rdfull_eq_comp|                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdfull_eq_comp                                                                                                                                                                                                                                               ; work         ;
;             |cmpr_f66:wrempty_eq_comp|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrempty_eq_comp                                                                                                                                                                                                                                              ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                                               ; work         ;
;             |dffpipe_1v8:rs_brp|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_brp                                                                                                                                                                                                                                                    ; work         ;
;             |dffpipe_1v8:rs_bwp|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_bwp                                                                                                                                                                                                                                                    ; work         ;
;             |dffpipe_1v8:ws_brp|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_brp                                                                                                                                                                                                                                                    ; work         ;
;             |dffpipe_1v8:ws_bwp|                                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_bwp                                                                                                                                                                                                                                                    ; work         ;
;    |fifo_rd:u_fifo_rd|                                                                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo_rd:u_fifo_rd                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |fifo_wr:u_fifo_wr|                                                                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|fifo_wr:u_fifo_wr                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 435 (1)           ; 768 (76)     ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 434 (0)           ; 692 (0)      ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 434 (88)          ; 692 (230)    ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_0tc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_qu14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qu14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 72 (72)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 90 (1)            ; 206 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 76 (0)            ; 190 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 76 (0)            ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 113 (10)          ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_lgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_h6j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 38 (38)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ip_fifo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 38           ; 512          ; 38           ; 19456 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |ip_fifo|fifo:u_fifo ; E:/WarShip_Develop/EP4CE10/Verilog/9_ip_fifo/par/ipcore/fifo.v ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                               ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_bwp|dffe5a[8] ; Lost fanout                            ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_brp|dffe5a[8] ; Lost fanout                            ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_bwp|dffe5a[8] ; Lost fanout                            ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_brp|dffe5a[8] ; Lost fanout                            ;
; fifo_rd:u_fifo_rd|flow_cnt[1]                                                               ; Stuck at GND due to stuck port data_in ;
; fifo_wr:u_fifo_wr|flow_cnt[1]                                                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6                                                       ;                                        ;
+---------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 991   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 319   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 443   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                                                                         ; 8       ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                                                                         ; 6       ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                                                                            ; 5       ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 18                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ip_fifo|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------+
; Assignment                      ; Value ; From ; To        ;
+---------------------------------+-------+------+-----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -         ;
+---------------------------------+-------+------+-----------+


+---------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------+
; Assignment                            ; Value ; From ; To                             ;
+---------------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                        ;
+---------------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp|dffpipe_4v8:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp|dffpipe_5v8:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:u_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------+
; Parameter Name          ; Value        ; Type                                    ;
+-------------------------+--------------+-----------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTH               ; 8            ; Signed Integer                          ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                          ;
; LPM_WIDTHU              ; 8            ; Signed Integer                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                 ;
; USE_EAB                 ; ON           ; Untyped                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                 ;
; CBXI_PARAMETER          ; dcfifo_2ki1  ; Untyped                                 ;
+-------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                              ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 38                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 38                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 63285                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 50161                                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                         ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 137                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 1                                   ;
; Entity Instance            ; fifo:u_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                          ;
;     -- LPM_WIDTH           ; 8                                   ;
;     -- LPM_NUMWORDS        ; 256                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:u_fifo"                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[7..1]" have no fanouts ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "rdusedw[7..1]" have no fanouts ;
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 38                  ; 38               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                            ;
+------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                     ; Details ;
+------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; fifo:u_fifo|data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[0]                                                                                             ; N/A     ;
; fifo:u_fifo|data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[0]                                                                                             ; N/A     ;
; fifo:u_fifo|data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[1]                                                                                             ; N/A     ;
; fifo:u_fifo|data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[1]                                                                                             ; N/A     ;
; fifo:u_fifo|data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[2]                                                                                             ; N/A     ;
; fifo:u_fifo|data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[2]                                                                                             ; N/A     ;
; fifo:u_fifo|data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[3]                                                                                             ; N/A     ;
; fifo:u_fifo|data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[3]                                                                                             ; N/A     ;
; fifo:u_fifo|data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[4]                                                                                             ; N/A     ;
; fifo:u_fifo|data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[4]                                                                                             ; N/A     ;
; fifo:u_fifo|data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[5]                                                                                             ; N/A     ;
; fifo:u_fifo|data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[5]                                                                                             ; N/A     ;
; fifo:u_fifo|data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[6]                                                                                             ; N/A     ;
; fifo:u_fifo|data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[6]                                                                                             ; N/A     ;
; fifo:u_fifo|data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[7]                                                                                             ; N/A     ;
; fifo:u_fifo|data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|data[7]                                                                                             ; N/A     ;
; fifo:u_fifo|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                        ; N/A     ;
; fifo:u_fifo|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[0]                        ; N/A     ;
; fifo:u_fifo|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                        ; N/A     ;
; fifo:u_fifo|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[1]                        ; N/A     ;
; fifo:u_fifo|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                        ; N/A     ;
; fifo:u_fifo|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[2]                        ; N/A     ;
; fifo:u_fifo|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                        ; N/A     ;
; fifo:u_fifo|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[3]                        ; N/A     ;
; fifo:u_fifo|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                        ; N/A     ;
; fifo:u_fifo|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[4]                        ; N/A     ;
; fifo:u_fifo|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                        ; N/A     ;
; fifo:u_fifo|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[5]                        ; N/A     ;
; fifo:u_fifo|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                        ; N/A     ;
; fifo:u_fifo|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[6]                        ; N/A     ;
; fifo:u_fifo|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                        ; N/A     ;
; fifo:u_fifo|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram|q_b[7]                        ; N/A     ;
; fifo:u_fifo|rdempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; fifo:u_fifo|rdempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; fifo:u_fifo|rdfull     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdfull_eq_comp|aneb_result_wire[0]            ; N/A     ;
; fifo:u_fifo|rdfull     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdfull_eq_comp|aneb_result_wire[0]            ; N/A     ;
; fifo:u_fifo|rdreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_rd:u_fifo_rd|rdreq                                                                                               ; N/A     ;
; fifo:u_fifo|rdreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_rd:u_fifo_rd|rdreq                                                                                               ; N/A     ;
; fifo:u_fifo|rdusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~0                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~0                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~2                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~2                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~4                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~4                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~6                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~6                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~8                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~8                                                 ; N/A     ;
; fifo:u_fifo|rdusedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~10                                                ; N/A     ;
; fifo:u_fifo|rdusedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~10                                                ; N/A     ;
; fifo:u_fifo|rdusedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~12                                                ; N/A     ;
; fifo:u_fifo|rdusedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~12                                                ; N/A     ;
; fifo:u_fifo|rdusedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~14                                                ; N/A     ;
; fifo:u_fifo|rdusedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_1~14                                                ; N/A     ;
; fifo:u_fifo|wrempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrempty_eq_comp|aneb_result_wire[0]           ; N/A     ;
; fifo:u_fifo|wrempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrempty_eq_comp|aneb_result_wire[0]           ; N/A     ;
; fifo:u_fifo|wrfull     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A     ;
; fifo:u_fifo|wrfull     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A     ;
; fifo:u_fifo|wrreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|wrreq                                                                                               ; N/A     ;
; fifo:u_fifo|wrreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo_wr:u_fifo_wr|wrreq                                                                                               ; N/A     ;
; fifo:u_fifo|wrusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~0                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~0                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~2                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~2                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~4                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~4                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~6                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~6                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~8                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~8                                                 ; N/A     ;
; fifo:u_fifo|wrusedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~10                                                ; N/A     ;
; fifo:u_fifo|wrusedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~10                                                ; N/A     ;
; fifo:u_fifo|wrusedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~12                                                ; N/A     ;
; fifo:u_fifo|wrusedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~12                                                ; N/A     ;
; fifo:u_fifo|wrusedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~14                                                ; N/A     ;
; fifo:u_fifo|wrusedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|op_2~14                                                ; N/A     ;
; sys_clk                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                                                                                               ; N/A     ;
+------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Sep 09 14:06:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ip_fifo -c ip_fifo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr
Info (12021): Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd
Info (12021): Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/verilog/9_ip_fifo/rtl/ip_fifo.v
    Info (12023): Found entity 1: ip_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo.v
    Info (12023): Found entity 1: fifo
Info (12127): Elaborating entity "ip_fifo" for the top level hierarchy
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:u_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:u_fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo:u_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_2ki1.tdf
    Info (12023): Found entity 1: dcfifo_2ki1
Info (12128): Elaborating entity "dcfifo_2ki1" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_rn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|a_graycounter_n5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at01.tdf
    Info (12023): Found entity 1: altsyncram_at01
Info (12128): Elaborating entity "altsyncram_at01" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|altsyncram_at01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|dffpipe_1v8:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_56d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_56d
Info (12128): Elaborating entity "alt_synch_pipe_56d" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_56d:rs_dgwp|dffpipe_4v8:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_66d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_66d
Info (12128): Elaborating entity "alt_synch_pipe_66d" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|alt_synch_pipe_66d:ws_dgrp|dffpipe_5v8:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_2ki1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "fifo_wr" for hierarchy "fifo_wr:u_fifo_wr"
Info (12128): Elaborating entity "fifo_rd" for hierarchy "fifo_rd:u_fifo_rd"
Warning (10036): Verilog HDL or VHDL warning at fifo_rd.v(35): object "data_fifo" assigned a value but never read
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qu14.tdf
    Info (12023): Found entity 1: altsyncram_qu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1274 logic cells
    Info (21064): Implemented 46 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 559 megabytes
    Info: Processing ended: Sun Sep 09 14:06:51 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


