module pc_adder(address_in, address_out);
	input logic [31:0]address_in;
	output logic [31:0]address_out;

	always begin
		address_out = address_in + 4;
	end

endmodule
