$date
	Sun Oct 23 07:56:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#207407
b1101 !
1"
#207410
b1101 &
b1101 %
1$
#207411
0"
#207414
b101000 &
b101000 %
#207418
b10100 &
b10100 %
#207422
b1010 &
b1010 %
#207426
b101 &
b101 %
#207430
b10000 &
b10000 %
#207434
b1000 &
b1000 %
#207438
b100 &
b100 %
#207442
b10 &
b10 %
#207446
b1 &
1#
b1 %
#207450
b0 &
b0 %
0#
0$
#1225174
b101 &
b101 %
1$
b101 !
1"
#1225175
0"
#1225178
b10000 &
b10000 %
#1225182
b1000 &
b1000 %
#1225186
b100 &
b100 %
#1225190
b10 &
b10 %
#1225194
b1 &
b1 %
1#
#1225198
b0 &
0#
b0 %
0$
#2152080
b10101 !
1"
#2152082
b10101 &
b10101 %
1$
#2152083
0"
#2152086
b1000000 &
b1000000 %
#2152090
b100000 &
b100000 %
#2152094
b10000 &
b10000 %
#2152098
b1000 &
b1000 %
#2152102
b100 &
b100 %
#2152106
b10 &
b10 %
#2152110
b1 &
1#
b1 %
#2152114
b0 &
b0 %
0#
0$
#4500012
