
md_program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a24  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003bac  08003bac  00013bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003be4  08003be4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003be4  08003be4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003be4  08003be4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003be4  08003be4  00013be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003be8  08003be8  00013be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  2000000c  08003bf8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08003bf8  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff1a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b5d  00000000  00000000  0002ff56  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b10  00000000  00000000  00031ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a58  00000000  00000000  000325c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000181fe  00000000  00000000  00033020  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008f56  00000000  00000000  0004b21e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086de0  00000000  00000000  00054174  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000daf54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e5c  00000000  00000000  000dafd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003b94 	.word	0x08003b94

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003b94 	.word	0x08003b94

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f949 	bl	8000470 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f003 fae8 	bl	80037b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f961 	bl	80004da <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f929 	bl	8000486 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000030 	.word	0x20000030

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000030 	.word	0x20000030

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	f003 021f 	and.w	r2, r3, #31
 800034c:	4907      	ldr	r1, [pc, #28]	; (800036c <NVIC_EnableIRQ+0x30>)
 800034e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000352:	095b      	lsrs	r3, r3, #5
 8000354:	2001      	movs	r0, #1
 8000356:	fa00 f202 	lsl.w	r2, r0, r2
 800035a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	e000e100 	.word	0xe000e100

08000370 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	4603      	mov	r3, r0
 8000378:	6039      	str	r1, [r7, #0]
 800037a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800037c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000380:	2b00      	cmp	r3, #0
 8000382:	da0b      	bge.n	800039c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	b2da      	uxtb	r2, r3
 8000388:	490c      	ldr	r1, [pc, #48]	; (80003bc <NVIC_SetPriority+0x4c>)
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	f003 030f 	and.w	r3, r3, #15
 8000390:	3b04      	subs	r3, #4
 8000392:	0112      	lsls	r2, r2, #4
 8000394:	b2d2      	uxtb	r2, r2
 8000396:	440b      	add	r3, r1
 8000398:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800039a:	e009      	b.n	80003b0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800039c:	683b      	ldr	r3, [r7, #0]
 800039e:	b2da      	uxtb	r2, r3
 80003a0:	4907      	ldr	r1, [pc, #28]	; (80003c0 <NVIC_SetPriority+0x50>)
 80003a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a6:	0112      	lsls	r2, r2, #4
 80003a8:	b2d2      	uxtb	r2, r2
 80003aa:	440b      	add	r3, r1
 80003ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003b0:	bf00      	nop
 80003b2:	370c      	adds	r7, #12
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr
 80003bc:	e000ed00 	.word	0xe000ed00
 80003c0:	e000e100 	.word	0xe000e100

080003c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b089      	sub	sp, #36	; 0x24
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	60f8      	str	r0, [r7, #12]
 80003cc:	60b9      	str	r1, [r7, #8]
 80003ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f003 0307 	and.w	r3, r3, #7
 80003d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003d8:	69fb      	ldr	r3, [r7, #28]
 80003da:	f1c3 0307 	rsb	r3, r3, #7
 80003de:	2b04      	cmp	r3, #4
 80003e0:	bf28      	it	cs
 80003e2:	2304      	movcs	r3, #4
 80003e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003e6:	69fb      	ldr	r3, [r7, #28]
 80003e8:	3304      	adds	r3, #4
 80003ea:	2b06      	cmp	r3, #6
 80003ec:	d902      	bls.n	80003f4 <NVIC_EncodePriority+0x30>
 80003ee:	69fb      	ldr	r3, [r7, #28]
 80003f0:	3b03      	subs	r3, #3
 80003f2:	e000      	b.n	80003f6 <NVIC_EncodePriority+0x32>
 80003f4:	2300      	movs	r3, #0
 80003f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f8:	f04f 32ff 	mov.w	r2, #4294967295
 80003fc:	69bb      	ldr	r3, [r7, #24]
 80003fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000402:	43da      	mvns	r2, r3
 8000404:	68bb      	ldr	r3, [r7, #8]
 8000406:	401a      	ands	r2, r3
 8000408:	697b      	ldr	r3, [r7, #20]
 800040a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800040c:	f04f 31ff 	mov.w	r1, #4294967295
 8000410:	697b      	ldr	r3, [r7, #20]
 8000412:	fa01 f303 	lsl.w	r3, r1, r3
 8000416:	43d9      	mvns	r1, r3
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800041c:	4313      	orrs	r3, r2
         );
}
 800041e:	4618      	mov	r0, r3
 8000420:	3724      	adds	r7, #36	; 0x24
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr
	...

0800042c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	3b01      	subs	r3, #1
 8000438:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800043c:	d301      	bcc.n	8000442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800043e:	2301      	movs	r3, #1
 8000440:	e00f      	b.n	8000462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000442:	4a0a      	ldr	r2, [pc, #40]	; (800046c <SysTick_Config+0x40>)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	3b01      	subs	r3, #1
 8000448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800044a:	210f      	movs	r1, #15
 800044c:	f04f 30ff 	mov.w	r0, #4294967295
 8000450:	f7ff ff8e 	bl	8000370 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <SysTick_Config+0x40>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800045a:	4b04      	ldr	r3, [pc, #16]	; (800046c <SysTick_Config+0x40>)
 800045c:	2207      	movs	r2, #7
 800045e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000460:	2300      	movs	r3, #0
}
 8000462:	4618      	mov	r0, r3
 8000464:	3708      	adds	r7, #8
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	e000e010 	.word	0xe000e010

08000470 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000478:	6878      	ldr	r0, [r7, #4]
 800047a:	f7ff ff2d 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000486:	b580      	push	{r7, lr}
 8000488:	b086      	sub	sp, #24
 800048a:	af00      	add	r7, sp, #0
 800048c:	4603      	mov	r3, r0
 800048e:	60b9      	str	r1, [r7, #8]
 8000490:	607a      	str	r2, [r7, #4]
 8000492:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000498:	f7ff ff42 	bl	8000320 <NVIC_GetPriorityGrouping>
 800049c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800049e:	687a      	ldr	r2, [r7, #4]
 80004a0:	68b9      	ldr	r1, [r7, #8]
 80004a2:	6978      	ldr	r0, [r7, #20]
 80004a4:	f7ff ff8e 	bl	80003c4 <NVIC_EncodePriority>
 80004a8:	4602      	mov	r2, r0
 80004aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ae:	4611      	mov	r1, r2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f7ff ff5d 	bl	8000370 <NVIC_SetPriority>
}
 80004b6:	bf00      	nop
 80004b8:	3718      	adds	r7, #24
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004be:	b580      	push	{r7, lr}
 80004c0:	b082      	sub	sp, #8
 80004c2:	af00      	add	r7, sp, #0
 80004c4:	4603      	mov	r3, r0
 80004c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004cc:	4618      	mov	r0, r3
 80004ce:	f7ff ff35 	bl	800033c <NVIC_EnableIRQ>
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004da:	b580      	push	{r7, lr}
 80004dc:	b082      	sub	sp, #8
 80004de:	af00      	add	r7, sp, #0
 80004e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f7ff ffa2 	bl	800042c <SysTick_Config>
 80004e8:	4603      	mov	r3, r0
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
	...

080004f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b087      	sub	sp, #28
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000502:	2300      	movs	r3, #0
 8000504:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800050a:	e14e      	b.n	80007aa <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	2101      	movs	r1, #1
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	fa01 f303 	lsl.w	r3, r1, r3
 8000518:	4013      	ands	r3, r2
 800051a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	2b00      	cmp	r3, #0
 8000520:	f000 8140 	beq.w	80007a4 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	685b      	ldr	r3, [r3, #4]
 8000528:	2b02      	cmp	r3, #2
 800052a:	d003      	beq.n	8000534 <HAL_GPIO_Init+0x40>
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	2b12      	cmp	r3, #18
 8000532:	d123      	bne.n	800057c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	08da      	lsrs	r2, r3, #3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	3208      	adds	r2, #8
 800053c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000540:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000542:	697b      	ldr	r3, [r7, #20]
 8000544:	f003 0307 	and.w	r3, r3, #7
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	220f      	movs	r2, #15
 800054c:	fa02 f303 	lsl.w	r3, r2, r3
 8000550:	43db      	mvns	r3, r3
 8000552:	693a      	ldr	r2, [r7, #16]
 8000554:	4013      	ands	r3, r2
 8000556:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	691a      	ldr	r2, [r3, #16]
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	f003 0307 	and.w	r3, r3, #7
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	fa02 f303 	lsl.w	r3, r2, r3
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	4313      	orrs	r3, r2
 800056c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	08da      	lsrs	r2, r3, #3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	3208      	adds	r2, #8
 8000576:	6939      	ldr	r1, [r7, #16]
 8000578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	2203      	movs	r2, #3
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4013      	ands	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f003 0203 	and.w	r2, r3, #3
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d00b      	beq.n	80005d0 <HAL_GPIO_Init+0xdc>
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	685b      	ldr	r3, [r3, #4]
 80005bc:	2b02      	cmp	r3, #2
 80005be:	d007      	beq.n	80005d0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005c4:	2b11      	cmp	r3, #17
 80005c6:	d003      	beq.n	80005d0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	2b12      	cmp	r3, #18
 80005ce:	d130      	bne.n	8000632 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	2203      	movs	r2, #3
 80005dc:	fa02 f303 	lsl.w	r3, r2, r3
 80005e0:	43db      	mvns	r3, r3
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	4013      	ands	r3, r2
 80005e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	68da      	ldr	r2, [r3, #12]
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	fa02 f303 	lsl.w	r3, r2, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	693a      	ldr	r2, [r7, #16]
 80005fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000606:	2201      	movs	r2, #1
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	43db      	mvns	r3, r3
 8000610:	693a      	ldr	r2, [r7, #16]
 8000612:	4013      	ands	r3, r2
 8000614:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	091b      	lsrs	r3, r3, #4
 800061c:	f003 0201 	and.w	r2, r3, #1
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	fa02 f303 	lsl.w	r3, r2, r3
 8000626:	693a      	ldr	r2, [r7, #16]
 8000628:	4313      	orrs	r3, r2
 800062a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	693a      	ldr	r2, [r7, #16]
 8000630:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	68db      	ldr	r3, [r3, #12]
 8000636:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	2203      	movs	r2, #3
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	43db      	mvns	r3, r3
 8000644:	693a      	ldr	r2, [r7, #16]
 8000646:	4013      	ands	r3, r2
 8000648:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	689a      	ldr	r2, [r3, #8]
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	005b      	lsls	r3, r3, #1
 8000652:	fa02 f303 	lsl.w	r3, r2, r3
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	4313      	orrs	r3, r2
 800065a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	693a      	ldr	r2, [r7, #16]
 8000660:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066a:	2b00      	cmp	r3, #0
 800066c:	f000 809a 	beq.w	80007a4 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000670:	4b55      	ldr	r3, [pc, #340]	; (80007c8 <HAL_GPIO_Init+0x2d4>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a54      	ldr	r2, [pc, #336]	; (80007c8 <HAL_GPIO_Init+0x2d4>)
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b52      	ldr	r3, [pc, #328]	; (80007c8 <HAL_GPIO_Init+0x2d4>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0301 	and.w	r3, r3, #1
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000688:	4a50      	ldr	r2, [pc, #320]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	089b      	lsrs	r3, r3, #2
 800068e:	3302      	adds	r3, #2
 8000690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000694:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	f003 0303 	and.w	r3, r3, #3
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	220f      	movs	r2, #15
 80006a0:	fa02 f303 	lsl.w	r3, r2, r3
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80006b2:	d013      	beq.n	80006dc <HAL_GPIO_Init+0x1e8>
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a46      	ldr	r2, [pc, #280]	; (80007d0 <HAL_GPIO_Init+0x2dc>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d00d      	beq.n	80006d8 <HAL_GPIO_Init+0x1e4>
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4a45      	ldr	r2, [pc, #276]	; (80007d4 <HAL_GPIO_Init+0x2e0>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d007      	beq.n	80006d4 <HAL_GPIO_Init+0x1e0>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a44      	ldr	r2, [pc, #272]	; (80007d8 <HAL_GPIO_Init+0x2e4>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d101      	bne.n	80006d0 <HAL_GPIO_Init+0x1dc>
 80006cc:	2303      	movs	r3, #3
 80006ce:	e006      	b.n	80006de <HAL_GPIO_Init+0x1ea>
 80006d0:	2305      	movs	r3, #5
 80006d2:	e004      	b.n	80006de <HAL_GPIO_Init+0x1ea>
 80006d4:	2302      	movs	r3, #2
 80006d6:	e002      	b.n	80006de <HAL_GPIO_Init+0x1ea>
 80006d8:	2301      	movs	r3, #1
 80006da:	e000      	b.n	80006de <HAL_GPIO_Init+0x1ea>
 80006dc:	2300      	movs	r3, #0
 80006de:	697a      	ldr	r2, [r7, #20]
 80006e0:	f002 0203 	and.w	r2, r2, #3
 80006e4:	0092      	lsls	r2, r2, #2
 80006e6:	4093      	lsls	r3, r2
 80006e8:	693a      	ldr	r2, [r7, #16]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006ee:	4937      	ldr	r1, [pc, #220]	; (80007cc <HAL_GPIO_Init+0x2d8>)
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	089b      	lsrs	r3, r3, #2
 80006f4:	3302      	adds	r3, #2
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006fc:	4b37      	ldr	r3, [pc, #220]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	43db      	mvns	r3, r3
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	4013      	ands	r3, r2
 800070a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000714:	2b00      	cmp	r3, #0
 8000716:	d003      	beq.n	8000720 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000718:	693a      	ldr	r2, [r7, #16]
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	4313      	orrs	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000720:	4a2e      	ldr	r2, [pc, #184]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 8000722:	693b      	ldr	r3, [r7, #16]
 8000724:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000726:	4b2d      	ldr	r3, [pc, #180]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	43db      	mvns	r3, r3
 8000730:	693a      	ldr	r2, [r7, #16]
 8000732:	4013      	ands	r3, r2
 8000734:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800073e:	2b00      	cmp	r3, #0
 8000740:	d003      	beq.n	800074a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8000742:	693a      	ldr	r2, [r7, #16]
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4313      	orrs	r3, r2
 8000748:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800074a:	4a24      	ldr	r2, [pc, #144]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000750:	4b22      	ldr	r3, [pc, #136]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 8000752:	689b      	ldr	r3, [r3, #8]
 8000754:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	43db      	mvns	r3, r3
 800075a:	693a      	ldr	r2, [r7, #16]
 800075c:	4013      	ands	r3, r2
 800075e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000768:	2b00      	cmp	r3, #0
 800076a:	d003      	beq.n	8000774 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800076c:	693a      	ldr	r2, [r7, #16]
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4313      	orrs	r3, r2
 8000772:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000774:	4a19      	ldr	r2, [pc, #100]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800077a:	4b18      	ldr	r3, [pc, #96]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 800077c:	68db      	ldr	r3, [r3, #12]
 800077e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	43db      	mvns	r3, r3
 8000784:	693a      	ldr	r2, [r7, #16]
 8000786:	4013      	ands	r3, r2
 8000788:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d003      	beq.n	800079e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000796:	693a      	ldr	r2, [r7, #16]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	4313      	orrs	r3, r2
 800079c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800079e:	4a0f      	ldr	r2, [pc, #60]	; (80007dc <HAL_GPIO_Init+0x2e8>)
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	3301      	adds	r3, #1
 80007a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	697b      	ldr	r3, [r7, #20]
 80007b0:	fa22 f303 	lsr.w	r3, r2, r3
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	f47f aea9 	bne.w	800050c <HAL_GPIO_Init+0x18>
  }
}
 80007ba:	bf00      	nop
 80007bc:	371c      	adds	r7, #28
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000
 80007cc:	40010000 	.word	0x40010000
 80007d0:	48000400 	.word	0x48000400
 80007d4:	48000800 	.word	0x48000800
 80007d8:	48000c00 	.word	0x48000c00
 80007dc:	40010400 	.word	0x40010400

080007e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
 80007ec:	4613      	mov	r3, r2
 80007ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007f0:	787b      	ldrb	r3, [r7, #1]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d003      	beq.n	80007fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007f6:	887a      	ldrh	r2, [r7, #2]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007fc:	e002      	b.n	8000804 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007fe:	887a      	ldrh	r2, [r7, #2]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000816:	af00      	add	r7, sp, #0
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d102      	bne.n	800082a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000824:	2301      	movs	r3, #1
 8000826:	f000 beda 	b.w	80015de <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f003 0301 	and.w	r3, r3, #1
 8000834:	2b00      	cmp	r3, #0
 8000836:	f000 816e 	beq.w	8000b16 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800083a:	4bb5      	ldr	r3, [pc, #724]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	f003 030c 	and.w	r3, r3, #12
 8000842:	2b04      	cmp	r3, #4
 8000844:	d00c      	beq.n	8000860 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000846:	4bb2      	ldr	r3, [pc, #712]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	f003 030c 	and.w	r3, r3, #12
 800084e:	2b08      	cmp	r3, #8
 8000850:	d15a      	bne.n	8000908 <HAL_RCC_OscConfig+0xf8>
 8000852:	4baf      	ldr	r3, [pc, #700]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800085a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800085e:	d153      	bne.n	8000908 <HAL_RCC_OscConfig+0xf8>
 8000860:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000864:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000868:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800086c:	fa93 f3a3 	rbit	r3, r3
 8000870:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000874:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000878:	fab3 f383 	clz	r3, r3
 800087c:	b2db      	uxtb	r3, r3
 800087e:	095b      	lsrs	r3, r3, #5
 8000880:	b2db      	uxtb	r3, r3
 8000882:	f043 0301 	orr.w	r3, r3, #1
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b01      	cmp	r3, #1
 800088a:	d102      	bne.n	8000892 <HAL_RCC_OscConfig+0x82>
 800088c:	4ba0      	ldr	r3, [pc, #640]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	e015      	b.n	80008be <HAL_RCC_OscConfig+0xae>
 8000892:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000896:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800089a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800089e:	fa93 f3a3 	rbit	r3, r3
 80008a2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80008a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008aa:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80008ae:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80008b2:	fa93 f3a3 	rbit	r3, r3
 80008b6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80008ba:	4b95      	ldr	r3, [pc, #596]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 80008bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008c2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80008c6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80008ca:	fa92 f2a2 	rbit	r2, r2
 80008ce:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80008d2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80008d6:	fab2 f282 	clz	r2, r2
 80008da:	b252      	sxtb	r2, r2
 80008dc:	f042 0220 	orr.w	r2, r2, #32
 80008e0:	b252      	sxtb	r2, r2
 80008e2:	b2d2      	uxtb	r2, r2
 80008e4:	f002 021f 	and.w	r2, r2, #31
 80008e8:	2101      	movs	r1, #1
 80008ea:	fa01 f202 	lsl.w	r2, r1, r2
 80008ee:	4013      	ands	r3, r2
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	f000 810f 	beq.w	8000b14 <HAL_RCC_OscConfig+0x304>
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	f040 8109 	bne.w	8000b14 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	f000 be6b 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000912:	d106      	bne.n	8000922 <HAL_RCC_OscConfig+0x112>
 8000914:	4b7e      	ldr	r3, [pc, #504]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a7d      	ldr	r2, [pc, #500]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800091a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	e030      	b.n	8000984 <HAL_RCC_OscConfig+0x174>
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d10c      	bne.n	8000946 <HAL_RCC_OscConfig+0x136>
 800092c:	4b78      	ldr	r3, [pc, #480]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a77      	ldr	r2, [pc, #476]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000936:	6013      	str	r3, [r2, #0]
 8000938:	4b75      	ldr	r3, [pc, #468]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a74      	ldr	r2, [pc, #464]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800093e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000942:	6013      	str	r3, [r2, #0]
 8000944:	e01e      	b.n	8000984 <HAL_RCC_OscConfig+0x174>
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000950:	d10c      	bne.n	800096c <HAL_RCC_OscConfig+0x15c>
 8000952:	4b6f      	ldr	r3, [pc, #444]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a6e      	ldr	r2, [pc, #440]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800095c:	6013      	str	r3, [r2, #0]
 800095e:	4b6c      	ldr	r3, [pc, #432]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a6b      	ldr	r2, [pc, #428]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000968:	6013      	str	r3, [r2, #0]
 800096a:	e00b      	b.n	8000984 <HAL_RCC_OscConfig+0x174>
 800096c:	4b68      	ldr	r3, [pc, #416]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a67      	ldr	r2, [pc, #412]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	4b65      	ldr	r3, [pc, #404]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a64      	ldr	r2, [pc, #400]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 800097e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000982:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000984:	4b62      	ldr	r3, [pc, #392]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000988:	f023 020f 	bic.w	r2, r3, #15
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	495f      	ldr	r1, [pc, #380]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000994:	4313      	orrs	r3, r2
 8000996:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d05a      	beq.n	8000a58 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009a2:	f7ff fc6b 	bl	800027c <HAL_GetTick>
 80009a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009aa:	e00a      	b.n	80009c2 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ac:	f7ff fc66 	bl	800027c <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	2b64      	cmp	r3, #100	; 0x64
 80009ba:	d902      	bls.n	80009c2 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80009bc:	2303      	movs	r3, #3
 80009be:	f000 be0e 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
 80009c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009c6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ca:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80009ce:	fa93 f3a3 	rbit	r3, r3
 80009d2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80009d6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009da:	fab3 f383 	clz	r3, r3
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	095b      	lsrs	r3, r3, #5
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d102      	bne.n	80009f4 <HAL_RCC_OscConfig+0x1e4>
 80009ee:	4b48      	ldr	r3, [pc, #288]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	e015      	b.n	8000a20 <HAL_RCC_OscConfig+0x210>
 80009f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009f8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009fc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000a00:	fa93 f3a3 	rbit	r3, r3
 8000a04:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000a08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a0c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000a10:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000a14:	fa93 f3a3 	rbit	r3, r3
 8000a18:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a1c:	4b3c      	ldr	r3, [pc, #240]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a20:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a24:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000a28:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000a2c:	fa92 f2a2 	rbit	r2, r2
 8000a30:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000a34:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000a38:	fab2 f282 	clz	r2, r2
 8000a3c:	b252      	sxtb	r2, r2
 8000a3e:	f042 0220 	orr.w	r2, r2, #32
 8000a42:	b252      	sxtb	r2, r2
 8000a44:	b2d2      	uxtb	r2, r2
 8000a46:	f002 021f 	and.w	r2, r2, #31
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a50:	4013      	ands	r3, r2
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d0aa      	beq.n	80009ac <HAL_RCC_OscConfig+0x19c>
 8000a56:	e05e      	b.n	8000b16 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a58:	f7ff fc10 	bl	800027c <HAL_GetTick>
 8000a5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a60:	e00a      	b.n	8000a78 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a62:	f7ff fc0b 	bl	800027c <HAL_GetTick>
 8000a66:	4602      	mov	r2, r0
 8000a68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	2b64      	cmp	r3, #100	; 0x64
 8000a70:	d902      	bls.n	8000a78 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000a72:	2303      	movs	r3, #3
 8000a74:	f000 bdb3 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
 8000a78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a7c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000a84:	fa93 f3a3 	rbit	r3, r3
 8000a88:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000a8c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a90:	fab3 f383 	clz	r3, r3
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	095b      	lsrs	r3, r3, #5
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d102      	bne.n	8000aaa <HAL_RCC_OscConfig+0x29a>
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	e015      	b.n	8000ad6 <HAL_RCC_OscConfig+0x2c6>
 8000aaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000aae:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ab2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000ab6:	fa93 f3a3 	rbit	r3, r3
 8000aba:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000abe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ac2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ac6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000aca:	fa93 f3a3 	rbit	r3, r3
 8000ace:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_RCC_OscConfig+0x300>)
 8000ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ad6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ada:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000ade:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000ae2:	fa92 f2a2 	rbit	r2, r2
 8000ae6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000aea:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	b252      	sxtb	r2, r2
 8000af4:	f042 0220 	orr.w	r2, r2, #32
 8000af8:	b252      	sxtb	r2, r2
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	f002 021f 	and.w	r2, r2, #31
 8000b00:	2101      	movs	r1, #1
 8000b02:	fa01 f202 	lsl.w	r2, r1, r2
 8000b06:	4013      	ands	r3, r2
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d1aa      	bne.n	8000a62 <HAL_RCC_OscConfig+0x252>
 8000b0c:	e003      	b.n	8000b16 <HAL_RCC_OscConfig+0x306>
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	f000 8170 	beq.w	8000e06 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b26:	4bd0      	ldr	r3, [pc, #832]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f003 030c 	and.w	r3, r3, #12
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d00b      	beq.n	8000b4a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b32:	4bcd      	ldr	r3, [pc, #820]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f003 030c 	and.w	r3, r3, #12
 8000b3a:	2b08      	cmp	r3, #8
 8000b3c:	d16d      	bne.n	8000c1a <HAL_RCC_OscConfig+0x40a>
 8000b3e:	4bca      	ldr	r3, [pc, #808]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d167      	bne.n	8000c1a <HAL_RCC_OscConfig+0x40a>
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b50:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000b54:	fa93 f3a3 	rbit	r3, r3
 8000b58:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000b5c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b60:	fab3 f383 	clz	r3, r3
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	095b      	lsrs	r3, r3, #5
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d102      	bne.n	8000b7a <HAL_RCC_OscConfig+0x36a>
 8000b74:	4bbc      	ldr	r3, [pc, #752]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	e013      	b.n	8000ba2 <HAL_RCC_OscConfig+0x392>
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b80:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000b84:	fa93 f3a3 	rbit	r3, r3
 8000b88:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000b92:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b96:	fa93 f3a3 	rbit	r3, r3
 8000b9a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b9e:	4bb2      	ldr	r3, [pc, #712]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000ba8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000bac:	fa92 f2a2 	rbit	r2, r2
 8000bb0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000bb4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	b252      	sxtb	r2, r2
 8000bbe:	f042 0220 	orr.w	r2, r2, #32
 8000bc2:	b252      	sxtb	r2, r2
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	f002 021f 	and.w	r2, r2, #31
 8000bca:	2101      	movs	r1, #1
 8000bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d007      	beq.n	8000be6 <HAL_RCC_OscConfig+0x3d6>
 8000bd6:	1d3b      	adds	r3, r7, #4
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	691b      	ldr	r3, [r3, #16]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d002      	beq.n	8000be6 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000be0:	2301      	movs	r3, #1
 8000be2:	f000 bcfc 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be6:	4ba0      	ldr	r3, [pc, #640]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	6959      	ldr	r1, [r3, #20]
 8000bf4:	23f8      	movs	r3, #248	; 0xf8
 8000bf6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bfa:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000bfe:	fa93 f3a3 	rbit	r3, r3
 8000c02:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000c06:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000c0a:	fab3 f383 	clz	r3, r3
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	4995      	ldr	r1, [pc, #596]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000c14:	4313      	orrs	r3, r2
 8000c16:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c18:	e0f5      	b.n	8000e06 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f000 8085 	beq.w	8000d30 <HAL_RCC_OscConfig+0x520>
 8000c26:	2301      	movs	r3, #1
 8000c28:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c2c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000c30:	fa93 f3a3 	rbit	r3, r3
 8000c34:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000c38:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c3c:	fab3 f383 	clz	r3, r3
 8000c40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000c44:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c50:	f7ff fb14 	bl	800027c <HAL_GetTick>
 8000c54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c58:	e00a      	b.n	8000c70 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c5a:	f7ff fb0f 	bl	800027c <HAL_GetTick>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d902      	bls.n	8000c70 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	f000 bcb7 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
 8000c70:	2302      	movs	r3, #2
 8000c72:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c76:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000c7a:	fa93 f3a3 	rbit	r3, r3
 8000c7e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000c82:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c86:	fab3 f383 	clz	r3, r3
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	095b      	lsrs	r3, r3, #5
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d102      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x490>
 8000c9a:	4b73      	ldr	r3, [pc, #460]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	e013      	b.n	8000cc8 <HAL_RCC_OscConfig+0x4b8>
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000caa:	fa93 f3a3 	rbit	r3, r3
 8000cae:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000cb8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000cbc:	fa93 f3a3 	rbit	r3, r3
 8000cc0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000cc4:	4b68      	ldr	r3, [pc, #416]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc8:	2202      	movs	r2, #2
 8000cca:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000cce:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000cd2:	fa92 f2a2 	rbit	r2, r2
 8000cd6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000cda:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b252      	sxtb	r2, r2
 8000ce4:	f042 0220 	orr.w	r2, r2, #32
 8000ce8:	b252      	sxtb	r2, r2
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	f002 021f 	and.w	r2, r2, #31
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d0ae      	beq.n	8000c5a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfc:	4b5a      	ldr	r3, [pc, #360]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6959      	ldr	r1, [r3, #20]
 8000d0a:	23f8      	movs	r3, #248	; 0xf8
 8000d0c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d10:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000d14:	fa93 f3a3 	rbit	r3, r3
 8000d18:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000d1c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000d20:	fab3 f383 	clz	r3, r3
 8000d24:	fa01 f303 	lsl.w	r3, r1, r3
 8000d28:	494f      	ldr	r1, [pc, #316]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	600b      	str	r3, [r1, #0]
 8000d2e:	e06a      	b.n	8000e06 <HAL_RCC_OscConfig+0x5f6>
 8000d30:	2301      	movs	r3, #1
 8000d32:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d36:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000d3a:	fa93 f3a3 	rbit	r3, r3
 8000d3e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000d42:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d46:	fab3 f383 	clz	r3, r3
 8000d4a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d4e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	461a      	mov	r2, r3
 8000d56:	2300      	movs	r3, #0
 8000d58:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fa8f 	bl	800027c <HAL_GetTick>
 8000d5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d62:	e00a      	b.n	8000d7a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d64:	f7ff fa8a 	bl	800027c <HAL_GetTick>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d902      	bls.n	8000d7a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000d74:	2303      	movs	r3, #3
 8000d76:	f000 bc32 	b.w	80015de <HAL_RCC_OscConfig+0xdce>
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d80:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d84:	fa93 f3a3 	rbit	r3, r3
 8000d88:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000d8c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d90:	fab3 f383 	clz	r3, r3
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	095b      	lsrs	r3, r3, #5
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d102      	bne.n	8000daa <HAL_RCC_OscConfig+0x59a>
 8000da4:	4b30      	ldr	r3, [pc, #192]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	e013      	b.n	8000dd2 <HAL_RCC_OscConfig+0x5c2>
 8000daa:	2302      	movs	r3, #2
 8000dac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000dc2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000dc6:	fa93 f3a3 	rbit	r3, r3
 8000dca:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000dce:	4b26      	ldr	r3, [pc, #152]	; (8000e68 <HAL_RCC_OscConfig+0x658>)
 8000dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000dd8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000ddc:	fa92 f2a2 	rbit	r2, r2
 8000de0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000de4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000de8:	fab2 f282 	clz	r2, r2
 8000dec:	b252      	sxtb	r2, r2
 8000dee:	f042 0220 	orr.w	r2, r2, #32
 8000df2:	b252      	sxtb	r2, r2
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	f002 021f 	and.w	r2, r2, #31
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1ae      	bne.n	8000d64 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f000 80d8 	beq.w	8000fc6 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d067      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x6e0>
 8000e20:	2301      	movs	r3, #1
 8000e22:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e2a:	fa93 f3a3 	rbit	r3, r3
 8000e2e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000e32:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e36:	fab3 f383 	clz	r3, r3
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <HAL_RCC_OscConfig+0x65c>)
 8000e3e:	4413      	add	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	461a      	mov	r2, r3
 8000e44:	2301      	movs	r3, #1
 8000e46:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e48:	f7ff fa18 	bl	800027c <HAL_GetTick>
 8000e4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e50:	e00e      	b.n	8000e70 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e52:	f7ff fa13 	bl	800027c <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d906      	bls.n	8000e70 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e3bb      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	10908120 	.word	0x10908120
 8000e70:	2302      	movs	r3, #2
 8000e72:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e7a:	fa93 f3a3 	rbit	r3, r3
 8000e7e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000e82:	2302      	movs	r3, #2
 8000e84:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000e8c:	fa93 f2a3 	rbit	r2, r3
 8000e90:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	fa93 f2a3 	rbit	r2, r3
 8000ea8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000eac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eae:	4ba5      	ldr	r3, [pc, #660]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000eb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eb2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	6019      	str	r1, [r3, #0]
 8000eba:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	fa93 f1a3 	rbit	r1, r3
 8000ec4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ec8:	6019      	str	r1, [r3, #0]
  return(result);
 8000eca:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	fab3 f383 	clz	r3, r3
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000eda:	b25b      	sxtb	r3, r3
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	f003 031f 	and.w	r3, r3, #31
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee8:	4013      	ands	r3, r2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d0b1      	beq.n	8000e52 <HAL_RCC_OscConfig+0x642>
 8000eee:	e06a      	b.n	8000fc6 <HAL_RCC_OscConfig+0x7b6>
 8000ef0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	fa93 f2a3 	rbit	r2, r3
 8000f02:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f06:	601a      	str	r2, [r3, #0]
  return(result);
 8000f08:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f0c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f0e:	fab3 f383 	clz	r3, r3
 8000f12:	461a      	mov	r2, r3
 8000f14:	4b8c      	ldr	r3, [pc, #560]	; (8001148 <HAL_RCC_OscConfig+0x938>)
 8000f16:	4413      	add	r3, r2
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f20:	f7ff f9ac 	bl	800027c <HAL_GetTick>
 8000f24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f28:	e009      	b.n	8000f3e <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f2a:	f7ff f9a7 	bl	800027c <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e34f      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 8000f3e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f42:	2202      	movs	r2, #2
 8000f44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f46:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	fa93 f2a3 	rbit	r2, r3
 8000f50:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	fa93 f2a3 	rbit	r2, r3
 8000f68:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f72:	2202      	movs	r2, #2
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	fa93 f2a3 	rbit	r2, r3
 8000f80:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f84:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f86:	4b6f      	ldr	r3, [pc, #444]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000f88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f8a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f8e:	2102      	movs	r1, #2
 8000f90:	6019      	str	r1, [r3, #0]
 8000f92:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	fa93 f1a3 	rbit	r1, r3
 8000f9c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fa0:	6019      	str	r1, [r3, #0]
  return(result);
 8000fa2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	fab3 f383 	clz	r3, r3
 8000fac:	b25b      	sxtb	r3, r3
 8000fae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fb2:	b25b      	sxtb	r3, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	f003 031f 	and.w	r3, r3, #31
 8000fba:	2101      	movs	r1, #1
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1b1      	bne.n	8000f2a <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	f000 8159 	beq.w	8001288 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fdc:	4b59      	ldr	r3, [pc, #356]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000fde:	69db      	ldr	r3, [r3, #28]
 8000fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d112      	bne.n	800100e <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	4b56      	ldr	r3, [pc, #344]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000fea:	69db      	ldr	r3, [r3, #28]
 8000fec:	4a55      	ldr	r2, [pc, #340]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	61d3      	str	r3, [r2, #28]
 8000ff4:	4b53      	ldr	r3, [pc, #332]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001008:	2301      	movs	r3, #1
 800100a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800100e:	4b4f      	ldr	r3, [pc, #316]	; (800114c <HAL_RCC_OscConfig+0x93c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001016:	2b00      	cmp	r3, #0
 8001018:	d11a      	bne.n	8001050 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800101a:	4b4c      	ldr	r3, [pc, #304]	; (800114c <HAL_RCC_OscConfig+0x93c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a4b      	ldr	r2, [pc, #300]	; (800114c <HAL_RCC_OscConfig+0x93c>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001024:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001026:	f7ff f929 	bl	800027c <HAL_GetTick>
 800102a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102e:	e009      	b.n	8001044 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001030:	f7ff f924 	bl	800027c <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	2b64      	cmp	r3, #100	; 0x64
 800103e:	d901      	bls.n	8001044 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e2cc      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	4b41      	ldr	r3, [pc, #260]	; (800114c <HAL_RCC_OscConfig+0x93c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0ef      	beq.n	8001030 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d106      	bne.n	8001068 <HAL_RCC_OscConfig+0x858>
 800105a:	4b3a      	ldr	r3, [pc, #232]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	4a39      	ldr	r2, [pc, #228]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6213      	str	r3, [r2, #32]
 8001066:	e02f      	b.n	80010c8 <HAL_RCC_OscConfig+0x8b8>
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x87c>
 8001072:	4b34      	ldr	r3, [pc, #208]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	4a33      	ldr	r2, [pc, #204]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001078:	f023 0301 	bic.w	r3, r3, #1
 800107c:	6213      	str	r3, [r2, #32]
 800107e:	4b31      	ldr	r3, [pc, #196]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001080:	6a1b      	ldr	r3, [r3, #32]
 8001082:	4a30      	ldr	r2, [pc, #192]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001084:	f023 0304 	bic.w	r3, r3, #4
 8001088:	6213      	str	r3, [r2, #32]
 800108a:	e01d      	b.n	80010c8 <HAL_RCC_OscConfig+0x8b8>
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	2b05      	cmp	r3, #5
 8001094:	d10c      	bne.n	80010b0 <HAL_RCC_OscConfig+0x8a0>
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001098:	6a1b      	ldr	r3, [r3, #32]
 800109a:	4a2a      	ldr	r2, [pc, #168]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	6213      	str	r3, [r2, #32]
 80010a2:	4b28      	ldr	r3, [pc, #160]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	4a27      	ldr	r2, [pc, #156]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	6213      	str	r3, [r2, #32]
 80010ae:	e00b      	b.n	80010c8 <HAL_RCC_OscConfig+0x8b8>
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	4a23      	ldr	r2, [pc, #140]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010b6:	f023 0301 	bic.w	r3, r3, #1
 80010ba:	6213      	str	r3, [r2, #32]
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010be:	6a1b      	ldr	r3, [r3, #32]
 80010c0:	4a20      	ldr	r2, [pc, #128]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 80010c2:	f023 0304 	bic.w	r3, r3, #4
 80010c6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d06b      	beq.n	80011aa <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d2:	f7ff f8d3 	bl	800027c <HAL_GetTick>
 80010d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010da:	e00b      	b.n	80010f4 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010dc:	f7ff f8ce 	bl	800027c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e274      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 80010f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010f8:	2202      	movs	r2, #2
 80010fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	fa93 f2a3 	rbit	r2, r3
 8001106:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001110:	2202      	movs	r2, #2
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	fa93 f2a3 	rbit	r2, r3
 800111e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001122:	601a      	str	r2, [r3, #0]
  return(result);
 8001124:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001128:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800112a:	fab3 f383 	clz	r3, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	095b      	lsrs	r3, r3, #5
 8001132:	b2db      	uxtb	r3, r3
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d108      	bne.n	8001150 <HAL_RCC_OscConfig+0x940>
 800113e:	4b01      	ldr	r3, [pc, #4]	; (8001144 <HAL_RCC_OscConfig+0x934>)
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	e013      	b.n	800116c <HAL_RCC_OscConfig+0x95c>
 8001144:	40021000 	.word	0x40021000
 8001148:	10908120 	.word	0x10908120
 800114c:	40007000 	.word	0x40007000
 8001150:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001154:	2202      	movs	r2, #2
 8001156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001158:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	fa93 f2a3 	rbit	r2, r3
 8001162:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	4bbb      	ldr	r3, [pc, #748]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 800116a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001170:	2102      	movs	r1, #2
 8001172:	6011      	str	r1, [r2, #0]
 8001174:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001178:	6812      	ldr	r2, [r2, #0]
 800117a:	fa92 f1a2 	rbit	r1, r2
 800117e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001182:	6011      	str	r1, [r2, #0]
  return(result);
 8001184:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	fab2 f282 	clz	r2, r2
 800118e:	b252      	sxtb	r2, r2
 8001190:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001194:	b252      	sxtb	r2, r2
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	f002 021f 	and.w	r2, r2, #31
 800119c:	2101      	movs	r1, #1
 800119e:	fa01 f202 	lsl.w	r2, r1, r2
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d099      	beq.n	80010dc <HAL_RCC_OscConfig+0x8cc>
 80011a8:	e064      	b.n	8001274 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011aa:	f7ff f867 	bl	800027c <HAL_GetTick>
 80011ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b2:	e00b      	b.n	80011cc <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011b4:	f7ff f862 	bl	800027c <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e208      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 80011cc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011d0:	2202      	movs	r2, #2
 80011d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	fa93 f2a3 	rbit	r2, r3
 80011de:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011e8:	2202      	movs	r2, #2
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	fa93 f2a3 	rbit	r2, r3
 80011f6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011fa:	601a      	str	r2, [r3, #0]
  return(result);
 80011fc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001200:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001202:	fab3 f383 	clz	r3, r3
 8001206:	b2db      	uxtb	r3, r3
 8001208:	095b      	lsrs	r3, r3, #5
 800120a:	b2db      	uxtb	r3, r3
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d102      	bne.n	800121c <HAL_RCC_OscConfig+0xa0c>
 8001216:	4b90      	ldr	r3, [pc, #576]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	e00d      	b.n	8001238 <HAL_RCC_OscConfig+0xa28>
 800121c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001220:	2202      	movs	r2, #2
 8001222:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001224:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	fa93 f2a3 	rbit	r2, r3
 800122e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	4b88      	ldr	r3, [pc, #544]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001238:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800123c:	2102      	movs	r1, #2
 800123e:	6011      	str	r1, [r2, #0]
 8001240:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001244:	6812      	ldr	r2, [r2, #0]
 8001246:	fa92 f1a2 	rbit	r1, r2
 800124a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800124e:	6011      	str	r1, [r2, #0]
  return(result);
 8001250:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	fab2 f282 	clz	r2, r2
 800125a:	b252      	sxtb	r2, r2
 800125c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001260:	b252      	sxtb	r2, r2
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	f002 021f 	and.w	r2, r2, #31
 8001268:	2101      	movs	r1, #1
 800126a:	fa01 f202 	lsl.w	r2, r1, r2
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d19f      	bne.n	80011b4 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001274:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001278:	2b01      	cmp	r3, #1
 800127a:	d105      	bne.n	8001288 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800127c:	4b76      	ldr	r3, [pc, #472]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 800127e:	69db      	ldr	r3, [r3, #28]
 8001280:	4a75      	ldr	r2, [pc, #468]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001282:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001286:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	2b00      	cmp	r3, #0
 8001290:	f000 81a4 	beq.w	80015dc <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001294:	4b70      	ldr	r3, [pc, #448]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 030c 	and.w	r3, r3, #12
 800129c:	2b08      	cmp	r3, #8
 800129e:	f000 819b 	beq.w	80015d8 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	f040 8113 	bne.w	80014d4 <HAL_RCC_OscConfig+0xcc4>
 80012ae:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80012b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	fa93 f2a3 	rbit	r2, r3
 80012c2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012c6:	601a      	str	r2, [r3, #0]
  return(result);
 80012c8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012cc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	461a      	mov	r2, r3
 80012de:	2300      	movs	r3, #0
 80012e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e2:	f7fe ffcb 	bl	800027c <HAL_GetTick>
 80012e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ea:	e009      	b.n	8001300 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012ec:	f7fe ffc6 	bl	800027c <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e16e      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 8001300:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001304:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001308:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	fa93 f2a3 	rbit	r2, r3
 8001314:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001318:	601a      	str	r2, [r3, #0]
  return(result);
 800131a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800131e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001320:	fab3 f383 	clz	r3, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	095b      	lsrs	r3, r3, #5
 8001328:	b2db      	uxtb	r3, r3
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b01      	cmp	r3, #1
 8001332:	d102      	bne.n	800133a <HAL_RCC_OscConfig+0xb2a>
 8001334:	4b48      	ldr	r3, [pc, #288]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	e01b      	b.n	8001372 <HAL_RCC_OscConfig+0xb62>
 800133a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800133e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001342:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001344:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	fa93 f2a3 	rbit	r2, r3
 800134e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001358:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	fa93 f2a3 	rbit	r2, r3
 8001368:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	4b3a      	ldr	r3, [pc, #232]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001376:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800137a:	6011      	str	r1, [r2, #0]
 800137c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001380:	6812      	ldr	r2, [r2, #0]
 8001382:	fa92 f1a2 	rbit	r1, r2
 8001386:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800138a:	6011      	str	r1, [r2, #0]
  return(result);
 800138c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001390:	6812      	ldr	r2, [r2, #0]
 8001392:	fab2 f282 	clz	r2, r2
 8001396:	b252      	sxtb	r2, r2
 8001398:	f042 0220 	orr.w	r2, r2, #32
 800139c:	b252      	sxtb	r2, r2
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	f002 021f 	and.w	r2, r2, #31
 80013a4:	2101      	movs	r1, #1
 80013a6:	fa01 f202 	lsl.w	r2, r1, r2
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d19d      	bne.n	80012ec <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013b0:	4b29      	ldr	r3, [pc, #164]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	430b      	orrs	r3, r1
 80013c6:	4924      	ldr	r1, [pc, #144]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 80013c8:	4313      	orrs	r3, r2
 80013ca:	604b      	str	r3, [r1, #4]
 80013cc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	fa93 f2a3 	rbit	r2, r3
 80013e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013e4:	601a      	str	r2, [r3, #0]
  return(result);
 80013e6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013ea:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013ec:	fab3 f383 	clz	r3, r3
 80013f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	461a      	mov	r2, r3
 80013fc:	2301      	movs	r3, #1
 80013fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001400:	f7fe ff3c 	bl	800027c <HAL_GetTick>
 8001404:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001408:	e009      	b.n	800141e <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800140a:	f7fe ff37 	bl	800027c <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e0df      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 800141e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001422:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001426:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001428:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	fa93 f2a3 	rbit	r2, r3
 8001432:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001436:	601a      	str	r2, [r3, #0]
  return(result);
 8001438:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800143c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800143e:	fab3 f383 	clz	r3, r3
 8001442:	b2db      	uxtb	r3, r3
 8001444:	095b      	lsrs	r3, r3, #5
 8001446:	b2db      	uxtb	r3, r3
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b01      	cmp	r3, #1
 8001450:	d104      	bne.n	800145c <HAL_RCC_OscConfig+0xc4c>
 8001452:	4b01      	ldr	r3, [pc, #4]	; (8001458 <HAL_RCC_OscConfig+0xc48>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	e01d      	b.n	8001494 <HAL_RCC_OscConfig+0xc84>
 8001458:	40021000 	.word	0x40021000
 800145c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001460:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001464:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001466:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	fa93 f2a3 	rbit	r2, r3
 8001470:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800147a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	fa93 f2a3 	rbit	r2, r3
 800148a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	4b55      	ldr	r3, [pc, #340]	; (80015e8 <HAL_RCC_OscConfig+0xdd8>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001498:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800149c:	6011      	str	r1, [r2, #0]
 800149e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	fa92 f1a2 	rbit	r1, r2
 80014a8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014ac:	6011      	str	r1, [r2, #0]
  return(result);
 80014ae:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014b2:	6812      	ldr	r2, [r2, #0]
 80014b4:	fab2 f282 	clz	r2, r2
 80014b8:	b252      	sxtb	r2, r2
 80014ba:	f042 0220 	orr.w	r2, r2, #32
 80014be:	b252      	sxtb	r2, r2
 80014c0:	b2d2      	uxtb	r2, r2
 80014c2:	f002 021f 	and.w	r2, r2, #31
 80014c6:	2101      	movs	r1, #1
 80014c8:	fa01 f202 	lsl.w	r2, r1, r2
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d09b      	beq.n	800140a <HAL_RCC_OscConfig+0xbfa>
 80014d2:	e083      	b.n	80015dc <HAL_RCC_OscConfig+0xdcc>
 80014d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	fa93 f2a3 	rbit	r2, r3
 80014e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014ec:	601a      	str	r2, [r3, #0]
  return(result);
 80014ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014f2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f4:	fab3 f383 	clz	r3, r3
 80014f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	461a      	mov	r2, r3
 8001504:	2300      	movs	r3, #0
 8001506:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001508:	f7fe feb8 	bl	800027c <HAL_GetTick>
 800150c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001510:	e009      	b.n	8001526 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001512:	f7fe feb3 	bl	800027c <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b02      	cmp	r3, #2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e05b      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
 8001526:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800152a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800152e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001530:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fa93 f2a3 	rbit	r2, r3
 800153a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800153e:	601a      	str	r2, [r3, #0]
  return(result);
 8001540:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001544:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	095b      	lsrs	r3, r3, #5
 800154e:	b2db      	uxtb	r3, r3
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b01      	cmp	r3, #1
 8001558:	d102      	bne.n	8001560 <HAL_RCC_OscConfig+0xd50>
 800155a:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <HAL_RCC_OscConfig+0xdd8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	e01b      	b.n	8001598 <HAL_RCC_OscConfig+0xd88>
 8001560:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001564:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001568:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	fa93 f2a3 	rbit	r2, r3
 8001574:	f107 0320 	add.w	r3, r7, #32
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	f107 031c 	add.w	r3, r7, #28
 800157e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	fa93 f2a3 	rbit	r2, r3
 800158e:	f107 0318 	add.w	r3, r7, #24
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <HAL_RCC_OscConfig+0xdd8>)
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	f107 0214 	add.w	r2, r7, #20
 800159c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80015a0:	6011      	str	r1, [r2, #0]
 80015a2:	f107 0214 	add.w	r2, r7, #20
 80015a6:	6812      	ldr	r2, [r2, #0]
 80015a8:	fa92 f1a2 	rbit	r1, r2
 80015ac:	f107 0210 	add.w	r2, r7, #16
 80015b0:	6011      	str	r1, [r2, #0]
  return(result);
 80015b2:	f107 0210 	add.w	r2, r7, #16
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	fab2 f282 	clz	r2, r2
 80015bc:	b252      	sxtb	r2, r2
 80015be:	f042 0220 	orr.w	r2, r2, #32
 80015c2:	b252      	sxtb	r2, r2
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	f002 021f 	and.w	r2, r2, #31
 80015ca:	2101      	movs	r1, #1
 80015cc:	fa01 f202 	lsl.w	r2, r1, r2
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d19d      	bne.n	8001512 <HAL_RCC_OscConfig+0xd02>
 80015d6:	e001      	b.n	80015dc <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e000      	b.n	80015de <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40021000 	.word	0x40021000

080015ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b09e      	sub	sp, #120	; 0x78
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e164      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001604:	4b92      	ldr	r3, [pc, #584]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d910      	bls.n	8001634 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001612:	4b8f      	ldr	r3, [pc, #572]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f023 0207 	bic.w	r2, r3, #7
 800161a:	498d      	ldr	r1, [pc, #564]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	4313      	orrs	r3, r2
 8001620:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001622:	4b8b      	ldr	r3, [pc, #556]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e14c      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001640:	4b84      	ldr	r3, [pc, #528]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	4981      	ldr	r1, [pc, #516]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 800164e:	4313      	orrs	r3, r2
 8001650:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 80df 	beq.w	800181e <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d13d      	bne.n	80016e4 <HAL_RCC_ClockConfig+0xf8>
 8001668:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800166c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001670:	fa93 f3a3 	rbit	r3, r3
 8001674:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001678:	fab3 f383 	clz	r3, r3
 800167c:	b2db      	uxtb	r3, r3
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b01      	cmp	r3, #1
 800168a:	d102      	bne.n	8001692 <HAL_RCC_ClockConfig+0xa6>
 800168c:	4b71      	ldr	r3, [pc, #452]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	e00f      	b.n	80016b2 <HAL_RCC_ClockConfig+0xc6>
 8001692:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001696:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001698:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	667b      	str	r3, [r7, #100]	; 0x64
 80016a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016a4:	663b      	str	r3, [r7, #96]	; 0x60
 80016a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016a8:	fa93 f3a3 	rbit	r3, r3
 80016ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016ae:	4b69      	ldr	r3, [pc, #420]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80016b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80016ba:	fa92 f2a2 	rbit	r2, r2
 80016be:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80016c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016c2:	fab2 f282 	clz	r2, r2
 80016c6:	b252      	sxtb	r2, r2
 80016c8:	f042 0220 	orr.w	r2, r2, #32
 80016cc:	b252      	sxtb	r2, r2
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	f002 021f 	and.w	r2, r2, #31
 80016d4:	2101      	movs	r1, #1
 80016d6:	fa01 f202 	lsl.w	r2, r1, r2
 80016da:	4013      	ands	r3, r2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d17d      	bne.n	80017dc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e0f4      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d13d      	bne.n	8001768 <HAL_RCC_ClockConfig+0x17c>
 80016ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016f0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016f4:	fa93 f3a3 	rbit	r3, r3
 80016f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80016fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fc:	fab3 f383 	clz	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b01      	cmp	r3, #1
 800170e:	d102      	bne.n	8001716 <HAL_RCC_ClockConfig+0x12a>
 8001710:	4b50      	ldr	r3, [pc, #320]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	e00f      	b.n	8001736 <HAL_RCC_ClockConfig+0x14a>
 8001716:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800171a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	647b      	str	r3, [r7, #68]	; 0x44
 8001724:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001728:	643b      	str	r3, [r7, #64]	; 0x40
 800172a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800172c:	fa93 f3a3 	rbit	r3, r3
 8001730:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001732:	4b48      	ldr	r3, [pc, #288]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 8001734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800173a:	63ba      	str	r2, [r7, #56]	; 0x38
 800173c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800173e:	fa92 f2a2 	rbit	r2, r2
 8001742:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001744:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001746:	fab2 f282 	clz	r2, r2
 800174a:	b252      	sxtb	r2, r2
 800174c:	f042 0220 	orr.w	r2, r2, #32
 8001750:	b252      	sxtb	r2, r2
 8001752:	b2d2      	uxtb	r2, r2
 8001754:	f002 021f 	and.w	r2, r2, #31
 8001758:	2101      	movs	r1, #1
 800175a:	fa01 f202 	lsl.w	r2, r1, r2
 800175e:	4013      	ands	r3, r2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d13b      	bne.n	80017dc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0b2      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
 8001768:	2302      	movs	r3, #2
 800176a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800176e:	fa93 f3a3 	rbit	r3, r3
 8001772:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001776:	fab3 f383 	clz	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	095b      	lsrs	r3, r3, #5
 800177e:	b2db      	uxtb	r3, r3
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b01      	cmp	r3, #1
 8001788:	d102      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1a4>
 800178a:	4b32      	ldr	r3, [pc, #200]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	e00d      	b.n	80017ac <HAL_RCC_ClockConfig+0x1c0>
 8001790:	2302      	movs	r3, #2
 8001792:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001796:	fa93 f3a3 	rbit	r3, r3
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
 800179c:	2302      	movs	r3, #2
 800179e:	623b      	str	r3, [r7, #32]
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	fa93 f3a3 	rbit	r3, r3
 80017a6:	61fb      	str	r3, [r7, #28]
 80017a8:	4b2a      	ldr	r3, [pc, #168]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	2202      	movs	r2, #2
 80017ae:	61ba      	str	r2, [r7, #24]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	fa92 f2a2 	rbit	r2, r2
 80017b6:	617a      	str	r2, [r7, #20]
  return(result);
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	fab2 f282 	clz	r2, r2
 80017be:	b252      	sxtb	r2, r2
 80017c0:	f042 0220 	orr.w	r2, r2, #32
 80017c4:	b252      	sxtb	r2, r2
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	f002 021f 	and.w	r2, r2, #31
 80017cc:	2101      	movs	r1, #1
 80017ce:	fa01 f202 	lsl.w	r2, r1, r2
 80017d2:	4013      	ands	r3, r2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e078      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017dc:	4b1d      	ldr	r3, [pc, #116]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f023 0203 	bic.w	r2, r3, #3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	491a      	ldr	r1, [pc, #104]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017ee:	f7fe fd45 	bl	800027c <HAL_GetTick>
 80017f2:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f4:	e00a      	b.n	800180c <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f6:	f7fe fd41 	bl	800027c <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e060      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <HAL_RCC_ClockConfig+0x268>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 020c 	and.w	r2, r3, #12
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	429a      	cmp	r2, r3
 800181c:	d1eb      	bne.n	80017f6 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800181e:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d215      	bcs.n	8001858 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f023 0207 	bic.w	r2, r3, #7
 8001834:	4906      	ldr	r1, [pc, #24]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	4313      	orrs	r3, r2
 800183a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800183c:	4b04      	ldr	r3, [pc, #16]	; (8001850 <HAL_RCC_ClockConfig+0x264>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d006      	beq.n	8001858 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e03f      	b.n	80018ce <HAL_RCC_ClockConfig+0x2e2>
 800184e:	bf00      	nop
 8001850:	40022000 	.word	0x40022000
 8001854:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	2b00      	cmp	r3, #0
 8001862:	d008      	beq.n	8001876 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001864:	4b1c      	ldr	r3, [pc, #112]	; (80018d8 <HAL_RCC_ClockConfig+0x2ec>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	4919      	ldr	r1, [pc, #100]	; (80018d8 <HAL_RCC_ClockConfig+0x2ec>)
 8001872:	4313      	orrs	r3, r2
 8001874:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0308 	and.w	r3, r3, #8
 800187e:	2b00      	cmp	r3, #0
 8001880:	d009      	beq.n	8001896 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001882:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <HAL_RCC_ClockConfig+0x2ec>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4911      	ldr	r1, [pc, #68]	; (80018d8 <HAL_RCC_ClockConfig+0x2ec>)
 8001892:	4313      	orrs	r3, r2
 8001894:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001896:	f000 f825 	bl	80018e4 <HAL_RCC_GetSysClockFreq>
 800189a:	4601      	mov	r1, r0
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <HAL_RCC_ClockConfig+0x2ec>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018a4:	23f0      	movs	r3, #240	; 0xf0
 80018a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	fa93 f3a3 	rbit	r3, r3
 80018ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	fab3 f383 	clz	r3, r3
 80018b6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_RCC_ClockConfig+0x2f0>)
 80018bc:	5cd3      	ldrb	r3, [r2, r3]
 80018be:	fa21 f303 	lsr.w	r3, r1, r3
 80018c2:	4a07      	ldr	r2, [pc, #28]	; (80018e0 <HAL_RCC_ClockConfig+0x2f4>)
 80018c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f7fe fc94 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3778      	adds	r7, #120	; 0x78
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000
 80018dc:	08003bcc 	.word	0x08003bcc
 80018e0:	20000008 	.word	0x20000008

080018e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b08b      	sub	sp, #44	; 0x2c
 80018e8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80018fe:	4b29      	ldr	r3, [pc, #164]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f003 030c 	and.w	r3, r3, #12
 800190a:	2b04      	cmp	r3, #4
 800190c:	d002      	beq.n	8001914 <HAL_RCC_GetSysClockFreq+0x30>
 800190e:	2b08      	cmp	r3, #8
 8001910:	d003      	beq.n	800191a <HAL_RCC_GetSysClockFreq+0x36>
 8001912:	e03c      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001916:	623b      	str	r3, [r7, #32]
      break;
 8001918:	e03c      	b.n	8001994 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001920:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001924:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	fa93 f3a3 	rbit	r3, r3
 800192c:	607b      	str	r3, [r7, #4]
  return(result);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	fab3 f383 	clz	r3, r3
 8001934:	fa22 f303 	lsr.w	r3, r2, r3
 8001938:	4a1c      	ldr	r2, [pc, #112]	; (80019ac <HAL_RCC_GetSysClockFreq+0xc8>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800193e:	4b19      	ldr	r3, [pc, #100]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001942:	f003 020f 	and.w	r2, r3, #15
 8001946:	230f      	movs	r3, #15
 8001948:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	fa93 f3a3 	rbit	r3, r3
 8001950:	60fb      	str	r3, [r7, #12]
  return(result);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	fab3 f383 	clz	r3, r3
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
 800195c:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800195e:	5cd3      	ldrb	r3, [r2, r3]
 8001960:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d008      	beq.n	800197e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800196c:	4a0e      	ldr	r2, [pc, #56]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	fbb2 f2f3 	udiv	r2, r2, r3
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fb02 f303 	mul.w	r3, r2, r3
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
 800197c:	e004      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	4a0c      	ldr	r2, [pc, #48]	; (80019b4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001982:	fb02 f303 	mul.w	r3, r2, r3
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198a:	623b      	str	r3, [r7, #32]
      break;
 800198c:	e002      	b.n	8001994 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001990:	623b      	str	r3, [r7, #32]
      break;
 8001992:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001994:	6a3b      	ldr	r3, [r7, #32]
}
 8001996:	4618      	mov	r0, r3
 8001998:	372c      	adds	r7, #44	; 0x2c
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000
 80019a8:	007a1200 	.word	0x007a1200
 80019ac:	08003bac 	.word	0x08003bac
 80019b0:	08003bbc 	.word	0x08003bbc
 80019b4:	003d0900 	.word	0x003d0900

080019b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <HAL_RCC_GetHCLKFreq+0x14>)
 80019be:	681b      	ldr	r3, [r3, #0]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000008 	.word	0x20000008

080019d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80019d6:	f7ff ffef 	bl	80019b8 <HAL_RCC_GetHCLKFreq>
 80019da:	4601      	mov	r1, r0
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019e4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80019e8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	fa93 f3a3 	rbit	r3, r3
 80019f0:	603b      	str	r3, [r7, #0]
  return(result);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	fab3 f383 	clz	r3, r3
 80019f8:	fa22 f303 	lsr.w	r3, r2, r3
 80019fc:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <HAL_RCC_GetPCLK1Freq+0x40>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	08003bdc 	.word	0x08003bdc

08001a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001a1a:	f7ff ffcd 	bl	80019b8 <HAL_RCC_GetHCLKFreq>
 8001a1e:	4601      	mov	r1, r0
 8001a20:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001a28:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a2c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	fa93 f3a3 	rbit	r3, r3
 8001a34:	603b      	str	r3, [r7, #0]
  return(result);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	fab3 f383 	clz	r3, r3
 8001a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a40:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001a42:	5cd3      	ldrb	r3, [r2, r3]
 8001a44:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08003bdc 	.word	0x08003bdc

08001a58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e01d      	b.n	8001aa6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d106      	bne.n	8001a84 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f001 febe 	bl	8003800 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2202      	movs	r2, #2
 8001a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3304      	adds	r3, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	4610      	mov	r0, r2
 8001a98:	f000 fb94 	bl	80021c4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68da      	ldr	r2, [r3, #12]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f042 0201 	orr.w	r2, r2, #1
 8001ac4:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f042 0201 	orr.w	r2, r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e01d      	b.n	8001b32 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f815 	bl	8001b3a <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	4619      	mov	r1, r3
 8001b22:	4610      	mov	r0, r2
 8001b24:	f000 fb4e 	bl	80021c4 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	6839      	ldr	r1, [r7, #0]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 fe51 	bl	800280a <TIM_CCxChannelCmd>
  
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a15      	ldr	r2, [pc, #84]	; (8001bc4 <HAL_TIM_PWM_Start+0x74>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d00e      	beq.n	8001b90 <HAL_TIM_PWM_Start+0x40>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a14      	ldr	r2, [pc, #80]	; (8001bc8 <HAL_TIM_PWM_Start+0x78>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d009      	beq.n	8001b90 <HAL_TIM_PWM_Start+0x40>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <HAL_TIM_PWM_Start+0x7c>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d004      	beq.n	8001b90 <HAL_TIM_PWM_Start+0x40>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a11      	ldr	r2, [pc, #68]	; (8001bd0 <HAL_TIM_PWM_Start+0x80>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d101      	bne.n	8001b94 <HAL_TIM_PWM_Start+0x44>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_TIM_PWM_Start+0x46>
 8001b94:	2300      	movs	r3, #0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d007      	beq.n	8001baa <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ba8:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f042 0201 	orr.w	r2, r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
} 
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	40014000 	.word	0x40014000
 8001bcc:	40014400 	.word	0x40014400
 8001bd0:	40014800 	.word	0x40014800

08001bd4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
    
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e083      	b.n	8001cfc <HAL_TIM_Encoder_Init+0x128>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d106      	bne.n	8001c0e <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f001 fe31 	bl	8003870 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2202      	movs	r2, #2
 8001c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6812      	ldr	r2, [r2, #0]
 8001c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c24:	f023 0307 	bic.w	r3, r3, #7
 8001c28:	6093      	str	r3, [r2, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3304      	adds	r3, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	4610      	mov	r0, r2
 8001c36:	f000 fac5 	bl	80021c4 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c62:	f023 0303 	bic.w	r3, r3, #3
 8001c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	4313      	orrs	r3, r2
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
  
  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c80:	f023 030c 	bic.w	r3, r3, #12
 8001c84:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	011a      	lsls	r2, r3, #4
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	031b      	lsls	r3, r3, #12
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001cbe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8001cc6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d002      	beq.n	8001d1a <HAL_TIM_Encoder_Start+0x16>
 8001d14:	2b04      	cmp	r3, #4
 8001d16:	d008      	beq.n	8001d2a <HAL_TIM_Encoder_Start+0x26>
 8001d18:	e00f      	b.n	8001d3a <HAL_TIM_Encoder_Start+0x36>
  {
  case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 fd71 	bl	800280a <TIM_CCxChannelCmd>
      break; 
 8001d28:	e016      	b.n	8001d58 <HAL_TIM_Encoder_Start+0x54>
    }  
  case TIM_CHANNEL_2:
    {  
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2104      	movs	r1, #4
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 fd69 	bl	800280a <TIM_CCxChannelCmd>
      break;
 8001d38:	e00e      	b.n	8001d58 <HAL_TIM_Encoder_Start+0x54>
    }  
  default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 fd61 	bl	800280a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	2104      	movs	r1, #4
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 fd5a 	bl	800280a <TIM_CCxChannelCmd>
      break; 
 8001d56:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d122      	bne.n	8001dce <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d11b      	bne.n	8001dce <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f06f 0202 	mvn.w	r2, #2
 8001d9e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f000 f9e7 	bl	8002188 <HAL_TIM_IC_CaptureCallback>
 8001dba:	e005      	b.n	8001dc8 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 f9d9 	bl	8002174 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f9ea 	bl	800219c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d122      	bne.n	8001e22 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d11b      	bne.n	8001e22 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f06f 0204 	mvn.w	r2, #4
 8001df2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2202      	movs	r2, #2
 8001df8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f9bd 	bl	8002188 <HAL_TIM_IC_CaptureCallback>
 8001e0e:	e005      	b.n	8001e1c <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 f9af 	bl	8002174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f9c0 	bl	800219c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	f003 0308 	and.w	r3, r3, #8
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d122      	bne.n	8001e76 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	f003 0308 	and.w	r3, r3, #8
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d11b      	bne.n	8001e76 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f06f 0208 	mvn.w	r2, #8
 8001e46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	69db      	ldr	r3, [r3, #28]
 8001e54:	f003 0303 	and.w	r3, r3, #3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f993 	bl	8002188 <HAL_TIM_IC_CaptureCallback>
 8001e62:	e005      	b.n	8001e70 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f985 	bl	8002174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f996 	bl	800219c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	f003 0310 	and.w	r3, r3, #16
 8001e80:	2b10      	cmp	r3, #16
 8001e82:	d122      	bne.n	8001eca <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	2b10      	cmp	r3, #16
 8001e90:	d11b      	bne.n	8001eca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f06f 0210 	mvn.w	r2, #16
 8001e9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2208      	movs	r2, #8
 8001ea0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 f969 	bl	8002188 <HAL_TIM_IC_CaptureCallback>
 8001eb6:	e005      	b.n	8001ec4 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 f95b 	bl	8002174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f96c 	bl	800219c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d10e      	bne.n	8001ef6 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d107      	bne.n	8001ef6 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f06f 0201 	mvn.w	r2, #1
 8001eee:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f001 f9e9 	bl	80032c8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f00:	2b80      	cmp	r3, #128	; 0x80
 8001f02:	d10e      	bne.n	8001f22 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0e:	2b80      	cmp	r3, #128	; 0x80
 8001f10:	d107      	bne.n	8001f22 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f1a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 fe07 	bl	8002b30 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f30:	d10e      	bne.n	8001f50 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3c:	2b80      	cmp	r3, #128	; 0x80
 8001f3e:	d107      	bne.n	8001f50 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001f48:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 fdfa 	bl	8002b44 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f5a:	2b40      	cmp	r3, #64	; 0x40
 8001f5c:	d10e      	bne.n	8001f7c <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f68:	2b40      	cmp	r3, #64	; 0x40
 8001f6a:	d107      	bne.n	8001f7c <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f74:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f91a 	bl	80021b0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	f003 0320 	and.w	r3, r3, #32
 8001f86:	2b20      	cmp	r3, #32
 8001f88:	d10e      	bne.n	8001fa8 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f003 0320 	and.w	r3, r3, #32
 8001f94:	2b20      	cmp	r3, #32
 8001f96:	d107      	bne.n	8001fa8 <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f06f 0220 	mvn.w	r2, #32
 8001fa0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 fdba 	bl	8002b1c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_TIM_ConfigClockSource+0x1c>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e0cf      	b.n	800216c <HAL_TIM_ConfigClockSource+0x1bc>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001fee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ff6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b40      	cmp	r3, #64	; 0x40
 8002006:	d07c      	beq.n	8002102 <HAL_TIM_ConfigClockSource+0x152>
 8002008:	2b40      	cmp	r3, #64	; 0x40
 800200a:	d80f      	bhi.n	800202c <HAL_TIM_ConfigClockSource+0x7c>
 800200c:	2b10      	cmp	r3, #16
 800200e:	f000 808f 	beq.w	8002130 <HAL_TIM_ConfigClockSource+0x180>
 8002012:	2b10      	cmp	r3, #16
 8002014:	d803      	bhi.n	800201e <HAL_TIM_ConfigClockSource+0x6e>
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8083 	beq.w	8002122 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 800201c:	e09d      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800201e:	2b20      	cmp	r3, #32
 8002020:	f000 808d 	beq.w	800213e <HAL_TIM_ConfigClockSource+0x18e>
 8002024:	2b30      	cmp	r3, #48	; 0x30
 8002026:	f000 8091 	beq.w	800214c <HAL_TIM_ConfigClockSource+0x19c>
    break;    
 800202a:	e096      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800202c:	2b70      	cmp	r3, #112	; 0x70
 800202e:	d018      	beq.n	8002062 <HAL_TIM_ConfigClockSource+0xb2>
 8002030:	2b70      	cmp	r3, #112	; 0x70
 8002032:	d804      	bhi.n	800203e <HAL_TIM_ConfigClockSource+0x8e>
 8002034:	2b50      	cmp	r3, #80	; 0x50
 8002036:	d044      	beq.n	80020c2 <HAL_TIM_ConfigClockSource+0x112>
 8002038:	2b60      	cmp	r3, #96	; 0x60
 800203a:	d052      	beq.n	80020e2 <HAL_TIM_ConfigClockSource+0x132>
    break;    
 800203c:	e08d      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	d003      	beq.n	800204c <HAL_TIM_ConfigClockSource+0x9c>
 8002044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002048:	d028      	beq.n	800209c <HAL_TIM_ConfigClockSource+0xec>
    break;    
 800204a:	e086      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205a:	f023 0307 	bic.w	r3, r3, #7
 800205e:	6093      	str	r3, [r2, #8]
    break;
 8002060:	e07b      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	6899      	ldr	r1, [r3, #8]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	f000 fba8 	bl	80027c6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002084:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002088:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002090:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	609a      	str	r2, [r3, #8]
    break;
 800209a:	e05e      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	6899      	ldr	r1, [r3, #8]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f000 fb8b 	bl	80027c6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020be:	609a      	str	r2, [r3, #8]
    break;
 80020c0:	e04b      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6818      	ldr	r0, [r3, #0]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	6859      	ldr	r1, [r3, #4]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	461a      	mov	r2, r3
 80020d0:	f000 faf2 	bl	80026b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2150      	movs	r1, #80	; 0x50
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fb53 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 80020e0:	e03b      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6818      	ldr	r0, [r3, #0]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	6859      	ldr	r1, [r3, #4]
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	461a      	mov	r2, r3
 80020f0:	f000 fb15 	bl	800271e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2160      	movs	r1, #96	; 0x60
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 fb43 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 8002100:	e02b      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	6859      	ldr	r1, [r3, #4]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	461a      	mov	r2, r3
 8002110:	f000 fad2 	bl	80026b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2140      	movs	r1, #64	; 0x40
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fb33 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 8002120:	e01b      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f000 fb2c 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 800212e:	e014      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2110      	movs	r1, #16
 8002136:	4618      	mov	r0, r3
 8002138:	f000 fb25 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 800213c:	e00d      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2120      	movs	r1, #32
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fb1e 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 800214a:	e006      	b.n	800215a <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2130      	movs	r1, #48	; 0x30
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fb17 	bl	8002786 <TIM_ITRx_SetConfig>
    break;
 8002158:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2201      	movs	r2, #1
 800215e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	4618      	mov	r0, r3
 800216e:	3710      	adds	r7, #16
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a32      	ldr	r2, [pc, #200]	; (80022a4 <TIM_Base_SetConfig+0xe0>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d007      	beq.n	80021f0 <TIM_Base_SetConfig+0x2c>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e6:	d003      	beq.n	80021f0 <TIM_Base_SetConfig+0x2c>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a2f      	ldr	r2, [pc, #188]	; (80022a8 <TIM_Base_SetConfig+0xe4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d108      	bne.n	8002202 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a27      	ldr	r2, [pc, #156]	; (80022a4 <TIM_Base_SetConfig+0xe0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <TIM_Base_SetConfig+0x6e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002210:	d00f      	beq.n	8002232 <TIM_Base_SetConfig+0x6e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a24      	ldr	r2, [pc, #144]	; (80022a8 <TIM_Base_SetConfig+0xe4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00b      	beq.n	8002232 <TIM_Base_SetConfig+0x6e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a23      	ldr	r2, [pc, #140]	; (80022ac <TIM_Base_SetConfig+0xe8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <TIM_Base_SetConfig+0x6e>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a22      	ldr	r2, [pc, #136]	; (80022b0 <TIM_Base_SetConfig+0xec>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d003      	beq.n	8002232 <TIM_Base_SetConfig+0x6e>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a21      	ldr	r2, [pc, #132]	; (80022b4 <TIM_Base_SetConfig+0xf0>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d108      	bne.n	8002244 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a0e      	ldr	r2, [pc, #56]	; (80022a4 <TIM_Base_SetConfig+0xe0>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d00b      	beq.n	8002288 <TIM_Base_SetConfig+0xc4>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a0e      	ldr	r2, [pc, #56]	; (80022ac <TIM_Base_SetConfig+0xe8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d007      	beq.n	8002288 <TIM_Base_SetConfig+0xc4>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <TIM_Base_SetConfig+0xec>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d003      	beq.n	8002288 <TIM_Base_SetConfig+0xc4>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <TIM_Base_SetConfig+0xf0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d103      	bne.n	8002290 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	615a      	str	r2, [r3, #20]
}
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40012c00 	.word	0x40012c00
 80022a8:	40000400 	.word	0x40000400
 80022ac:	40014000 	.word	0x40014000
 80022b0:	40014400 	.word	0x40014400
 80022b4:	40014800 	.word	0x40014800

080022b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	f023 0201 	bic.w	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f023 0303 	bic.w	r3, r3, #3
 80022fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	4313      	orrs	r3, r2
 8002308:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f023 0302 	bic.w	r3, r3, #2
 8002310:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	4313      	orrs	r3, r2
 800231a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a28      	ldr	r2, [pc, #160]	; (80023c0 <TIM_OC1_SetConfig+0x108>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d00b      	beq.n	800233c <TIM_OC1_SetConfig+0x84>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a27      	ldr	r2, [pc, #156]	; (80023c4 <TIM_OC1_SetConfig+0x10c>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d007      	beq.n	800233c <TIM_OC1_SetConfig+0x84>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a26      	ldr	r2, [pc, #152]	; (80023c8 <TIM_OC1_SetConfig+0x110>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d003      	beq.n	800233c <TIM_OC1_SetConfig+0x84>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a25      	ldr	r2, [pc, #148]	; (80023cc <TIM_OC1_SetConfig+0x114>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d10c      	bne.n	8002356 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f023 0308 	bic.w	r3, r3, #8
 8002342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	4313      	orrs	r3, r2
 800234c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f023 0304 	bic.w	r3, r3, #4
 8002354:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a19      	ldr	r2, [pc, #100]	; (80023c0 <TIM_OC1_SetConfig+0x108>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00b      	beq.n	8002376 <TIM_OC1_SetConfig+0xbe>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a18      	ldr	r2, [pc, #96]	; (80023c4 <TIM_OC1_SetConfig+0x10c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d007      	beq.n	8002376 <TIM_OC1_SetConfig+0xbe>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <TIM_OC1_SetConfig+0x110>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d003      	beq.n	8002376 <TIM_OC1_SetConfig+0xbe>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a16      	ldr	r2, [pc, #88]	; (80023cc <TIM_OC1_SetConfig+0x114>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d111      	bne.n	800239a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800237c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685a      	ldr	r2, [r3, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	621a      	str	r2, [r3, #32]
} 
 80023b4:	bf00      	nop
 80023b6:	371c      	adds	r7, #28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	40012c00 	.word	0x40012c00
 80023c4:	40014000 	.word	0x40014000
 80023c8:	40014400 	.word	0x40014400
 80023cc:	40014800 	.word	0x40014800

080023d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a1b      	ldr	r3, [r3, #32]
 80023ea:	f023 0210 	bic.w	r2, r3, #16
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800240a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800240e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002416:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f023 0320 	bic.w	r3, r3, #32
 800242a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4313      	orrs	r3, r2
 8002436:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a24      	ldr	r2, [pc, #144]	; (80024cc <TIM_OC2_SetConfig+0xfc>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d10d      	bne.n	800245c <TIM_OC2_SetConfig+0x8c>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	011b      	lsls	r3, r3, #4
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	4313      	orrs	r3, r2
 8002452:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800245a:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a1b      	ldr	r2, [pc, #108]	; (80024cc <TIM_OC2_SetConfig+0xfc>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00b      	beq.n	800247c <TIM_OC2_SetConfig+0xac>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a1a      	ldr	r2, [pc, #104]	; (80024d0 <TIM_OC2_SetConfig+0x100>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d007      	beq.n	800247c <TIM_OC2_SetConfig+0xac>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <TIM_OC2_SetConfig+0x104>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d003      	beq.n	800247c <TIM_OC2_SetConfig+0xac>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a18      	ldr	r2, [pc, #96]	; (80024d8 <TIM_OC2_SetConfig+0x108>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d113      	bne.n	80024a4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002482:	613b      	str	r3, [r7, #16]
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800248a:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	621a      	str	r2, [r3, #32]
}
 80024be:	bf00      	nop
 80024c0:	371c      	adds	r7, #28
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40012c00 	.word	0x40012c00
 80024d0:	40014000 	.word	0x40014000
 80024d4:	40014400 	.word	0x40014400
 80024d8:	40014800 	.word	0x40014800

080024dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024dc:	b480      	push	{r7}
 80024de:	b087      	sub	sp, #28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1b      	ldr	r3, [r3, #32]
 80024f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1b      	ldr	r3, [r3, #32]
 8002502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800251a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f023 0303 	bic.w	r3, r3, #3
 8002522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	4313      	orrs	r3, r2
 800252c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	021b      	lsls	r3, r3, #8
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	4313      	orrs	r3, r2
 8002540:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a23      	ldr	r2, [pc, #140]	; (80025d4 <TIM_OC3_SetConfig+0xf8>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d10d      	bne.n	8002566 <TIM_OC3_SetConfig+0x8a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	021b      	lsls	r3, r3, #8
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	4313      	orrs	r3, r2
 800255c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002564:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a1a      	ldr	r2, [pc, #104]	; (80025d4 <TIM_OC3_SetConfig+0xf8>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d00b      	beq.n	8002586 <TIM_OC3_SetConfig+0xaa>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a19      	ldr	r2, [pc, #100]	; (80025d8 <TIM_OC3_SetConfig+0xfc>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d007      	beq.n	8002586 <TIM_OC3_SetConfig+0xaa>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a18      	ldr	r2, [pc, #96]	; (80025dc <TIM_OC3_SetConfig+0x100>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d003      	beq.n	8002586 <TIM_OC3_SetConfig+0xaa>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a17      	ldr	r2, [pc, #92]	; (80025e0 <TIM_OC3_SetConfig+0x104>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d113      	bne.n	80025ae <TIM_OC3_SetConfig+0xd2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800258c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002594:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	621a      	str	r2, [r3, #32]
}
 80025c8:	bf00      	nop
 80025ca:	371c      	adds	r7, #28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	40012c00 	.word	0x40012c00
 80025d8:	40014000 	.word	0x40014000
 80025dc:	40014400 	.word	0x40014400
 80025e0:	40014800 	.word	0x40014800

080025e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 80025f6:	2300      	movs	r3, #0
 80025f8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800261e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002622:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800262a:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800263e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	031b      	lsls	r3, r3, #12
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a16      	ldr	r2, [pc, #88]	; (80026a8 <TIM_OC4_SetConfig+0xc4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00b      	beq.n	800266c <TIM_OC4_SetConfig+0x88>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a15      	ldr	r2, [pc, #84]	; (80026ac <TIM_OC4_SetConfig+0xc8>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d007      	beq.n	800266c <TIM_OC4_SetConfig+0x88>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a14      	ldr	r2, [pc, #80]	; (80026b0 <TIM_OC4_SetConfig+0xcc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d003      	beq.n	800266c <TIM_OC4_SetConfig+0x88>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a13      	ldr	r2, [pc, #76]	; (80026b4 <TIM_OC4_SetConfig+0xd0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d109      	bne.n	8002680 <TIM_OC4_SetConfig+0x9c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002672:	617b      	str	r3, [r7, #20]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	019b      	lsls	r3, r3, #6
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	4313      	orrs	r3, r2
 800267e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	621a      	str	r2, [r3, #32]
}
 800269a:	bf00      	nop
 800269c:	371c      	adds	r7, #28
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40012c00 	.word	0x40012c00
 80026ac:	40014000 	.word	0x40014000
 80026b0:	40014400 	.word	0x40014400
 80026b4:	40014800 	.word	0x40014800

080026b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6a1b      	ldr	r3, [r3, #32]
 80026d6:	f023 0201 	bic.w	r2, r3, #1
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	f023 030a 	bic.w	r3, r3, #10
 80026fc:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	621a      	str	r2, [r3, #32]
}
 8002712:	bf00      	nop
 8002714:	371c      	adds	r7, #28
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800271e:	b480      	push	{r7}
 8002720:	b087      	sub	sp, #28
 8002722:	af00      	add	r7, sp, #0
 8002724:	60f8      	str	r0, [r7, #12]
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	f023 0210 	bic.w	r2, r3, #16
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002750:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	031b      	lsls	r3, r3, #12
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002762:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	621a      	str	r2, [r3, #32]
}
 800277a:	bf00      	nop
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8002786:	b480      	push	{r7}
 8002788:	b085      	sub	sp, #20
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	460b      	mov	r3, r1
 8002790:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027a2:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	f043 0307 	orr.w	r3, r3, #7
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	461a      	mov	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	609a      	str	r2, [r3, #8]
}
 80027ba:	bf00      	nop
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b087      	sub	sp, #28
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	021a      	lsls	r2, r3, #8
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	609a      	str	r2, [r3, #8]
} 
 80027fe:	bf00      	nop
 8002800:	371c      	adds	r7, #28
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800280a:	b480      	push	{r7}
 800280c:	b087      	sub	sp, #28
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800281a:	2201      	movs	r2, #1
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a1a      	ldr	r2, [r3, #32]
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	43db      	mvns	r3, r3
 800282c:	401a      	ands	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a1a      	ldr	r2, [r3, #32]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	431a      	orrs	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	621a      	str	r2, [r3, #32]
}
 8002844:	bf00      	nop
 8002846:	371c      	adds	r7, #28
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002862:	2b01      	cmp	r3, #1
 8002864:	d101      	bne.n	800286a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002866:	2302      	movs	r3, #2
 8002868:	e105      	b.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x226>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2201      	movs	r2, #1
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2b14      	cmp	r3, #20
 800287e:	f200 80f0 	bhi.w	8002a62 <HAL_TIM_PWM_ConfigChannel+0x212>
 8002882:	a201      	add	r2, pc, #4	; (adr r2, 8002888 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002888:	080028dd 	.word	0x080028dd
 800288c:	08002a63 	.word	0x08002a63
 8002890:	08002a63 	.word	0x08002a63
 8002894:	08002a63 	.word	0x08002a63
 8002898:	0800291d 	.word	0x0800291d
 800289c:	08002a63 	.word	0x08002a63
 80028a0:	08002a63 	.word	0x08002a63
 80028a4:	08002a63 	.word	0x08002a63
 80028a8:	0800295f 	.word	0x0800295f
 80028ac:	08002a63 	.word	0x08002a63
 80028b0:	08002a63 	.word	0x08002a63
 80028b4:	08002a63 	.word	0x08002a63
 80028b8:	0800299f 	.word	0x0800299f
 80028bc:	08002a63 	.word	0x08002a63
 80028c0:	08002a63 	.word	0x08002a63
 80028c4:	08002a63 	.word	0x08002a63
 80028c8:	080029e1 	.word	0x080029e1
 80028cc:	08002a63 	.word	0x08002a63
 80028d0:	08002a63 	.word	0x08002a63
 80028d4:	08002a63 	.word	0x08002a63
 80028d8:	08002a21 	.word	0x08002a21
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fce8 	bl	80022b8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	699a      	ldr	r2, [r3, #24]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f042 0208 	orr.w	r2, r2, #8
 80028f6:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699a      	ldr	r2, [r3, #24]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0204 	bic.w	r2, r2, #4
 8002906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6999      	ldr	r1, [r3, #24]
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	691a      	ldr	r2, [r3, #16]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	619a      	str	r2, [r3, #24]
    }
    break;
 800291a:	e0a3      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fd54 	bl	80023d0 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699a      	ldr	r2, [r3, #24]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002936:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699a      	ldr	r2, [r3, #24]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6999      	ldr	r1, [r3, #24]
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	021a      	lsls	r2, r3, #8
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	619a      	str	r2, [r3, #24]
    }
    break;
 800295c:	e082      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68b9      	ldr	r1, [r7, #8]
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff fdb9 	bl	80024dc <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	69da      	ldr	r2, [r3, #28]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f042 0208 	orr.w	r2, r2, #8
 8002978:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	69da      	ldr	r2, [r3, #28]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0204 	bic.w	r2, r2, #4
 8002988:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	69d9      	ldr	r1, [r3, #28]
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	691a      	ldr	r2, [r3, #16]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	61da      	str	r2, [r3, #28]
    }
    break;
 800299c:	e062      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68b9      	ldr	r1, [r7, #8]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fe1d 	bl	80025e4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	69da      	ldr	r2, [r3, #28]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029b8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69da      	ldr	r2, [r3, #28]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	69d9      	ldr	r1, [r3, #28]
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	021a      	lsls	r2, r3, #8
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	61da      	str	r2, [r3, #28]
    }
    break;
 80029de:	e041      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 f8b6 	bl	8002b58 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0208 	orr.w	r2, r2, #8
 80029fa:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0204 	bic.w	r2, r2, #4
 8002a0a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	691a      	ldr	r2, [r3, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8002a1e:	e021      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68b9      	ldr	r1, [r7, #8]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f8fa 	bl	8002c20 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a3a:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a4a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	021a      	lsls	r2, r3, #8
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8002a60:	e000      	b.n	8002a64 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8002a62:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop

08002a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d101      	bne.n	8002a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a94:	2302      	movs	r3, #2
 8002a96:	e038      	b.n	8002b0a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a18      	ldr	r2, [pc, #96]	; (8002b18 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d108      	bne.n	8002acc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ac0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ae4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
} 
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40012c00 	.word	0x40012c00

08002b1c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b96:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002ba8:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	041b      	lsls	r3, r3, #16
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a15      	ldr	r2, [pc, #84]	; (8002c10 <TIM_OC5_SetConfig+0xb8>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00b      	beq.n	8002bd6 <TIM_OC5_SetConfig+0x7e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <TIM_OC5_SetConfig+0xbc>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d007      	beq.n	8002bd6 <TIM_OC5_SetConfig+0x7e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a13      	ldr	r2, [pc, #76]	; (8002c18 <TIM_OC5_SetConfig+0xc0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d003      	beq.n	8002bd6 <TIM_OC5_SetConfig+0x7e>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a12      	ldr	r2, [pc, #72]	; (8002c1c <TIM_OC5_SetConfig+0xc4>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d109      	bne.n	8002bea <TIM_OC5_SetConfig+0x92>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	621a      	str	r2, [r3, #32]
}
 8002c04:	bf00      	nop
 8002c06:	371c      	adds	r7, #28
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	40012c00 	.word	0x40012c00
 8002c14:	40014000 	.word	0x40014000
 8002c18:	40014400 	.word	0x40014400
 8002c1c:	40014800 	.word	0x40014800

08002c20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c52:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c5e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c72:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	051b      	lsls	r3, r3, #20
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a16      	ldr	r2, [pc, #88]	; (8002cdc <TIM_OC6_SetConfig+0xbc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d00b      	beq.n	8002ca0 <TIM_OC6_SetConfig+0x80>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a15      	ldr	r2, [pc, #84]	; (8002ce0 <TIM_OC6_SetConfig+0xc0>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d007      	beq.n	8002ca0 <TIM_OC6_SetConfig+0x80>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a14      	ldr	r2, [pc, #80]	; (8002ce4 <TIM_OC6_SetConfig+0xc4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d003      	beq.n	8002ca0 <TIM_OC6_SetConfig+0x80>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a13      	ldr	r2, [pc, #76]	; (8002ce8 <TIM_OC6_SetConfig+0xc8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d109      	bne.n	8002cb4 <TIM_OC6_SetConfig+0x94>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ca6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	029b      	lsls	r3, r3, #10
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	621a      	str	r2, [r3, #32]
} 
 8002cce:	bf00      	nop
 8002cd0:	371c      	adds	r7, #28
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40012c00 	.word	0x40012c00
 8002ce0:	40014000 	.word	0x40014000
 8002ce4:	40014400 	.word	0x40014400
 8002ce8:	40014800 	.word	0x40014800

08002cec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e043      	b.n	8002d86 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fe22 	bl	800395c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2224      	movs	r2, #36	; 0x24
 8002d1c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0201 	bic.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f82d 	bl	8002d90 <UART_SetConfig>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e022      	b.n	8002d86 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d002      	beq.n	8002d4e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f987 	bl	800305c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d6c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0201 	orr.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fa0e 	bl	80031a0 <UART_CheckIdleState>
 8002d84:	4603      	mov	r3, r0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002d9c:	2310      	movs	r3, #16
 8002d9e:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	4b9f      	ldr	r3, [pc, #636]	; (8003048 <UART_SetConfig+0x2b8>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	68f9      	ldr	r1, [r7, #12]
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68da      	ldr	r2, [r3, #12]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a8e      	ldr	r2, [pc, #568]	; (800304c <UART_SetConfig+0x2bc>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d121      	bne.n	8002e5c <UART_SetConfig+0xcc>
 8002e18:	4b8d      	ldr	r3, [pc, #564]	; (8003050 <UART_SetConfig+0x2c0>)
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d817      	bhi.n	8002e54 <UART_SetConfig+0xc4>
 8002e24:	a201      	add	r2, pc, #4	; (adr r2, 8002e2c <UART_SetConfig+0x9c>)
 8002e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2a:	bf00      	nop
 8002e2c:	08002e3d 	.word	0x08002e3d
 8002e30:	08002e49 	.word	0x08002e49
 8002e34:	08002e4f 	.word	0x08002e4f
 8002e38:	08002e43 	.word	0x08002e43
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	75fb      	strb	r3, [r7, #23]
 8002e40:	e01e      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e42:	2302      	movs	r3, #2
 8002e44:	75fb      	strb	r3, [r7, #23]
 8002e46:	e01b      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e48:	2304      	movs	r3, #4
 8002e4a:	75fb      	strb	r3, [r7, #23]
 8002e4c:	e018      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e4e:	2308      	movs	r3, #8
 8002e50:	75fb      	strb	r3, [r7, #23]
 8002e52:	e015      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e54:	2310      	movs	r3, #16
 8002e56:	75fb      	strb	r3, [r7, #23]
 8002e58:	bf00      	nop
 8002e5a:	e011      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a7c      	ldr	r2, [pc, #496]	; (8003054 <UART_SetConfig+0x2c4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d102      	bne.n	8002e6c <UART_SetConfig+0xdc>
 8002e66:	2300      	movs	r3, #0
 8002e68:	75fb      	strb	r3, [r7, #23]
 8002e6a:	e009      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a79      	ldr	r2, [pc, #484]	; (8003058 <UART_SetConfig+0x2c8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d102      	bne.n	8002e7c <UART_SetConfig+0xec>
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
 8002e7a:	e001      	b.n	8002e80 <UART_SetConfig+0xf0>
 8002e7c:	2310      	movs	r3, #16
 8002e7e:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69db      	ldr	r3, [r3, #28]
 8002e84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e88:	d16f      	bne.n	8002f6a <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8002e8a:	7dfb      	ldrb	r3, [r7, #23]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d857      	bhi.n	8002f40 <UART_SetConfig+0x1b0>
 8002e90:	a201      	add	r2, pc, #4	; (adr r2, 8002e98 <UART_SetConfig+0x108>)
 8002e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e96:	bf00      	nop
 8002e98:	08002ebd 	.word	0x08002ebd
 8002e9c:	08002ed9 	.word	0x08002ed9
 8002ea0:	08002ef5 	.word	0x08002ef5
 8002ea4:	08002f41 	.word	0x08002f41
 8002ea8:	08002f0f 	.word	0x08002f0f
 8002eac:	08002f41 	.word	0x08002f41
 8002eb0:	08002f41 	.word	0x08002f41
 8002eb4:	08002f41 	.word	0x08002f41
 8002eb8:	08002f2b 	.word	0x08002f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002ebc:	f7fe fd88 	bl	80019d0 <HAL_RCC_GetPCLK1Freq>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	005a      	lsls	r2, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	085b      	lsrs	r3, r3, #1
 8002eca:	441a      	add	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed4:	82bb      	strh	r3, [r7, #20]
        break;
 8002ed6:	e036      	b.n	8002f46 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002ed8:	f7fe fd9c 	bl	8001a14 <HAL_RCC_GetPCLK2Freq>
 8002edc:	4603      	mov	r3, r0
 8002ede:	005a      	lsls	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	085b      	lsrs	r3, r3, #1
 8002ee6:	441a      	add	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef0:	82bb      	strh	r3, [r7, #20]
        break;
 8002ef2:	e028      	b.n	8002f46 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	085b      	lsrs	r3, r3, #1
 8002efa:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002efe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6852      	ldr	r2, [r2, #4]
 8002f06:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f0a:	82bb      	strh	r3, [r7, #20]
        break;
 8002f0c:	e01b      	b.n	8002f46 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002f0e:	f7fe fce9 	bl	80018e4 <HAL_RCC_GetSysClockFreq>
 8002f12:	4603      	mov	r3, r0
 8002f14:	005a      	lsls	r2, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	085b      	lsrs	r3, r3, #1
 8002f1c:	441a      	add	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f26:	82bb      	strh	r3, [r7, #20]
        break;
 8002f28:	e00d      	b.n	8002f46 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	085b      	lsrs	r3, r3, #1
 8002f30:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f3c:	82bb      	strh	r3, [r7, #20]
        break;
 8002f3e:	e002      	b.n	8002f46 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	74fb      	strb	r3, [r7, #19]
        break;
 8002f44:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002f46:	8abb      	ldrh	r3, [r7, #20]
 8002f48:	f023 030f 	bic.w	r3, r3, #15
 8002f4c:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f4e:	8abb      	ldrh	r3, [r7, #20]
 8002f50:	105b      	asrs	r3, r3, #1
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	897b      	ldrh	r3, [r7, #10]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	897a      	ldrh	r2, [r7, #10]
 8002f66:	60da      	str	r2, [r3, #12]
 8002f68:	e069      	b.n	800303e <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
 8002f6c:	2b08      	cmp	r3, #8
 8002f6e:	d863      	bhi.n	8003038 <UART_SetConfig+0x2a8>
 8002f70:	a201      	add	r2, pc, #4	; (adr r2, 8002f78 <UART_SetConfig+0x1e8>)
 8002f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f76:	bf00      	nop
 8002f78:	08002f9d 	.word	0x08002f9d
 8002f7c:	08002fbd 	.word	0x08002fbd
 8002f80:	08002fdd 	.word	0x08002fdd
 8002f84:	08003039 	.word	0x08003039
 8002f88:	08002ffd 	.word	0x08002ffd
 8002f8c:	08003039 	.word	0x08003039
 8002f90:	08003039 	.word	0x08003039
 8002f94:	08003039 	.word	0x08003039
 8002f98:	0800301d 	.word	0x0800301d
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002f9c:	f7fe fd18 	bl	80019d0 <HAL_RCC_GetPCLK1Freq>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	085b      	lsrs	r3, r3, #1
 8002fa8:	441a      	add	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	60da      	str	r2, [r3, #12]
        break;
 8002fba:	e040      	b.n	800303e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002fbc:	f7fe fd2a 	bl	8001a14 <HAL_RCC_GetPCLK2Freq>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	085b      	lsrs	r3, r3, #1
 8002fc8:	441a      	add	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60da      	str	r2, [r3, #12]
        break;
 8002fda:	e030      	b.n	800303e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	085b      	lsrs	r3, r3, #1
 8002fe2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002fe6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6852      	ldr	r2, [r2, #4]
 8002fee:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60da      	str	r2, [r3, #12]
        break;
 8002ffa:	e020      	b.n	800303e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ffc:	f7fe fc72 	bl	80018e4 <HAL_RCC_GetSysClockFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	085b      	lsrs	r3, r3, #1
 8003008:	441a      	add	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003012:	b29a      	uxth	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60da      	str	r2, [r3, #12]
        break;
 800301a:	e010      	b.n	800303e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	085b      	lsrs	r3, r3, #1
 8003022:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	fbb2 f3f3 	udiv	r3, r2, r3
 800302e:	b29a      	uxth	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60da      	str	r2, [r3, #12]
        break;
 8003036:	e002      	b.n	800303e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	74fb      	strb	r3, [r7, #19]
        break;
 800303c:	bf00      	nop
    }
  }

  return ret;
 800303e:	7cfb      	ldrb	r3, [r7, #19]

}
 8003040:	4618      	mov	r0, r3
 8003042:	3718      	adds	r7, #24
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	efff69f3 	.word	0xefff69f3
 800304c:	40013800 	.word	0x40013800
 8003050:	40021000 	.word	0x40021000
 8003054:	40004400 	.word	0x40004400
 8003058:	40004800 	.word	0x40004800

0800305c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00a      	beq.n	80030ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00a      	beq.n	80030ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00a      	beq.n	800310e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	f003 0320 	and.w	r3, r3, #32
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01a      	beq.n	8003172 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800315a:	d10a      	bne.n	8003172 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	605a      	str	r2, [r3, #4]
  }
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af02      	add	r7, sp, #8
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80031b2:	f7fd f863 	bl	800027c <HAL_GetTick>
 80031b6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d10e      	bne.n	80031e4 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f82c 	bl	8003232 <UART_WaitOnFlagUntilTimeout>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e022      	b.n	800322a <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d10e      	bne.n	8003210 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f816 	bl	8003232 <UART_WaitOnFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e00c      	b.n	800322a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	4613      	mov	r3, r2
 8003240:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003242:	e02c      	b.n	800329e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324a:	d028      	beq.n	800329e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d007      	beq.n	8003262 <UART_WaitOnFlagUntilTimeout+0x30>
 8003252:	f7fd f813 	bl	800027c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	429a      	cmp	r2, r3
 8003260:	d21d      	bcs.n	800329e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003270:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0201 	bic.w	r2, r2, #1
 8003280:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e00f      	b.n	80032be <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	69da      	ldr	r2, [r3, #28]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4013      	ands	r3, r2
 80032a8:	68ba      	ldr	r2, [r7, #8]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	bf0c      	ite	eq
 80032ae:	2301      	moveq	r3, #1
 80032b0:	2300      	movne	r3, #0
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	461a      	mov	r2, r3
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d0c3      	beq.n	8003244 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static int ledStatus = 0;
int pulse = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d111      	bne.n	80032fe <HAL_TIM_PeriodElapsedCallback+0x36>
		ledStatus = !ledStatus;
 80032da:	4b0c      	ldr	r3, [pc, #48]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x44>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	bf0c      	ite	eq
 80032e2:	2301      	moveq	r3, #1
 80032e4:	2300      	movne	r3, #0
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b08      	ldr	r3, [pc, #32]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x44>)
 80032ec:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, ledStatus);
 80032ee:	4b07      	ldr	r3, [pc, #28]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x44>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	2110      	movs	r1, #16
 80032f8:	4805      	ldr	r0, [pc, #20]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80032fa:	f7fd fa71 	bl	80007e0 <HAL_GPIO_WritePin>
	}
}
 80032fe:	bf00      	nop
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40001000 	.word	0x40001000
 800330c:	20000028 	.word	0x20000028
 8003310:	48000400 	.word	0x48000400

08003314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800331a:	f7fc ff55 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800331e:	f000 f86f 	bl	8003400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003322:	f000 f9ed 	bl	8003700 <MX_GPIO_Init>
  MX_TIM6_Init();
 8003326:	f000 f985 	bl	8003634 <MX_TIM6_Init>
  MX_TIM3_Init();
 800332a:	f000 f92d 	bl	8003588 <MX_TIM3_Init>
  MX_TIM2_Init();
 800332e:	f000 f8a9 	bl	8003484 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8003332:	f000 f9b5 	bl	80036a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8003336:	482c      	ldr	r0, [pc, #176]	; (80033e8 <main+0xd4>)
 8003338:	f7fe fbb9 	bl	8001aae <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800333c:	213c      	movs	r1, #60	; 0x3c
 800333e:	482b      	ldr	r0, [pc, #172]	; (80033ec <main+0xd8>)
 8003340:	f7fe fce0 	bl	8001d04 <HAL_TIM_Encoder_Start>
  uint32_t encoderCount;
  HAL_GPIO_WritePin(MD_SD_GPIO_Port, MD_SD_Pin, 1);
 8003344:	2201      	movs	r2, #1
 8003346:	2108      	movs	r1, #8
 8003348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800334c:	f7fd fa48 	bl	80007e0 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(MD_SD_GPIO_Port, MD_SD_Pin, 1);
 8003350:	2201      	movs	r2, #1
 8003352:	2108      	movs	r1, #8
 8003354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003358:	f7fd fa42 	bl	80007e0 <HAL_GPIO_WritePin>
	  encoderCount = TIM3->CNT;
 800335c:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <main+0xdc>)
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	60fb      	str	r3, [r7, #12]
//	  sConfigOC.Pulse = 14000;
//	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
//	  {
//	  	 Error_Handler();
//	  }
	  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 8003362:	2100      	movs	r1, #0
 8003364:	4823      	ldr	r0, [pc, #140]	; (80033f4 <main+0xe0>)
 8003366:	f7fe fbf3 	bl	8001b50 <HAL_TIM_PWM_Start>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <main+0x60>
	  {
	     Error_Handler();
 8003370:	f000 fa1a 	bl	80037a8 <Error_Handler>
//	  sConfigOC.Pulse = pulse;//14999 - pulse;
//	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
//	  {
//	  	 Error_Handler();
//	  }
	  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK)
 8003374:	2104      	movs	r1, #4
 8003376:	481f      	ldr	r0, [pc, #124]	; (80033f4 <main+0xe0>)
 8003378:	f7fe fbea 	bl	8001b50 <HAL_TIM_PWM_Start>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <main+0x72>
	  {
	     Error_Handler();
 8003382:	f000 fa11 	bl	80037a8 <Error_Handler>
      }
	  pulse+=1;
 8003386:	4b1c      	ldr	r3, [pc, #112]	; (80033f8 <main+0xe4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	3301      	adds	r3, #1
 800338c:	4a1a      	ldr	r2, [pc, #104]	; (80033f8 <main+0xe4>)
 800338e:	6013      	str	r3, [r2, #0]
	  if(pulse >= 1000){
 8003390:	4b19      	ldr	r3, [pc, #100]	; (80033f8 <main+0xe4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003398:	db02      	blt.n	80033a0 <main+0x8c>
		  pulse = 0;
 800339a:	4b17      	ldr	r3, [pc, #92]	; (80033f8 <main+0xe4>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
	  }
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse);
 80033a0:	4b15      	ldr	r3, [pc, #84]	; (80033f8 <main+0xe4>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4b13      	ldr	r3, [pc, #76]	; (80033f4 <main+0xe0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80033aa:	4b12      	ldr	r3, [pc, #72]	; (80033f4 <main+0xe0>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2200      	movs	r2, #0
 80033b0:	639a      	str	r2, [r3, #56]	; 0x38

	  HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, encoderCount % 2);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	461a      	mov	r2, r3
 80033be:	2120      	movs	r1, #32
 80033c0:	480e      	ldr	r0, [pc, #56]	; (80033fc <main+0xe8>)
 80033c2:	f7fd fa0d 	bl	80007e0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, (encoderCount + 1) % 2);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	3301      	adds	r3, #1
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	461a      	mov	r2, r3
 80033d6:	2140      	movs	r1, #64	; 0x40
 80033d8:	4808      	ldr	r0, [pc, #32]	; (80033fc <main+0xe8>)
 80033da:	f7fd fa01 	bl	80007e0 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 80033de:	200a      	movs	r0, #10
 80033e0:	f7fc ff58 	bl	8000294 <HAL_Delay>
	  HAL_GPIO_WritePin(MD_SD_GPIO_Port, MD_SD_Pin, 1);
 80033e4:	e7b4      	b.n	8003350 <main+0x3c>
 80033e6:	bf00      	nop
 80033e8:	20000078 	.word	0x20000078
 80033ec:	20000034 	.word	0x20000034
 80033f0:	40000400 	.word	0x40000400
 80033f4:	200000b8 	.word	0x200000b8
 80033f8:	2000002c 	.word	0x2000002c
 80033fc:	48000400 	.word	0x48000400

08003400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b090      	sub	sp, #64	; 0x40
 8003404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003406:	f107 0318 	add.w	r3, r7, #24
 800340a:	2228      	movs	r2, #40	; 0x28
 800340c:	2100      	movs	r1, #0
 800340e:	4618      	mov	r0, r3
 8003410:	f000 fbb8 	bl	8003b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003414:	1d3b      	adds	r3, r7, #4
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	605a      	str	r2, [r3, #4]
 800341c:	609a      	str	r2, [r3, #8]
 800341e:	60da      	str	r2, [r3, #12]
 8003420:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003422:	2302      	movs	r3, #2
 8003424:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003426:	2301      	movs	r3, #1
 8003428:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800342a:	2310      	movs	r3, #16
 800342c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800342e:	2302      	movs	r3, #2
 8003430:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003432:	2300      	movs	r3, #0
 8003434:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003436:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800343a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800343c:	f107 0318 	add.w	r3, r7, #24
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd f9e5 	bl	8000810 <HAL_RCC_OscConfig>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800344c:	f000 f9ac 	bl	80037a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003450:	230f      	movs	r3, #15
 8003452:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003454:	2302      	movs	r3, #2
 8003456:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003458:	2300      	movs	r3, #0
 800345a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800345c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003460:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003466:	1d3b      	adds	r3, r7, #4
 8003468:	2102      	movs	r1, #2
 800346a:	4618      	mov	r0, r3
 800346c:	f7fe f8be 	bl	80015ec <HAL_RCC_ClockConfig>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8003476:	f000 f997 	bl	80037a8 <Error_Handler>
  }
}
 800347a:	bf00      	nop
 800347c:	3740      	adds	r7, #64	; 0x40
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08e      	sub	sp, #56	; 0x38
 8003488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800348a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	609a      	str	r2, [r3, #8]
 8003496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003498:	f107 031c 	add.w	r3, r7, #28
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034a4:	463b      	mov	r3, r7
 80034a6:	2200      	movs	r2, #0
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	605a      	str	r2, [r3, #4]
 80034ac:	609a      	str	r2, [r3, #8]
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	611a      	str	r2, [r3, #16]
 80034b2:	615a      	str	r2, [r3, #20]
 80034b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034b6:	4b33      	ldr	r3, [pc, #204]	; (8003584 <MX_TIM2_Init+0x100>)
 80034b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80034be:	4b31      	ldr	r3, [pc, #196]	; (8003584 <MX_TIM2_Init+0x100>)
 80034c0:	223f      	movs	r2, #63	; 0x3f
 80034c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034c4:	4b2f      	ldr	r3, [pc, #188]	; (8003584 <MX_TIM2_Init+0x100>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80034ca:	4b2e      	ldr	r3, [pc, #184]	; (8003584 <MX_TIM2_Init+0x100>)
 80034cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034d2:	4b2c      	ldr	r3, [pc, #176]	; (8003584 <MX_TIM2_Init+0x100>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034d8:	4b2a      	ldr	r3, [pc, #168]	; (8003584 <MX_TIM2_Init+0x100>)
 80034da:	2200      	movs	r2, #0
 80034dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80034de:	4829      	ldr	r0, [pc, #164]	; (8003584 <MX_TIM2_Init+0x100>)
 80034e0:	f7fe faba 	bl	8001a58 <HAL_TIM_Base_Init>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80034ea:	f000 f95d 	bl	80037a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034f2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034f8:	4619      	mov	r1, r3
 80034fa:	4822      	ldr	r0, [pc, #136]	; (8003584 <MX_TIM2_Init+0x100>)
 80034fc:	f7fe fd58 	bl	8001fb0 <HAL_TIM_ConfigClockSource>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003506:	f000 f94f 	bl	80037a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800350a:	481e      	ldr	r0, [pc, #120]	; (8003584 <MX_TIM2_Init+0x100>)
 800350c:	f7fe faea 	bl	8001ae4 <HAL_TIM_PWM_Init>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003516:	f000 f947 	bl	80037a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800351e:	2300      	movs	r3, #0
 8003520:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003522:	f107 031c 	add.w	r3, r7, #28
 8003526:	4619      	mov	r1, r3
 8003528:	4816      	ldr	r0, [pc, #88]	; (8003584 <MX_TIM2_Init+0x100>)
 800352a:	f7ff faa9 	bl	8002a80 <HAL_TIMEx_MasterConfigSynchronization>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003534:	f000 f938 	bl	80037a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003538:	2360      	movs	r3, #96	; 0x60
 800353a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 800353c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003540:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003542:	2300      	movs	r3, #0
 8003544:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003546:	2304      	movs	r3, #4
 8003548:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800354a:	463b      	mov	r3, r7
 800354c:	2200      	movs	r2, #0
 800354e:	4619      	mov	r1, r3
 8003550:	480c      	ldr	r0, [pc, #48]	; (8003584 <MX_TIM2_Init+0x100>)
 8003552:	f7ff f97d 	bl	8002850 <HAL_TIM_PWM_ConfigChannel>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 800355c:	f000 f924 	bl	80037a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003560:	463b      	mov	r3, r7
 8003562:	2204      	movs	r2, #4
 8003564:	4619      	mov	r1, r3
 8003566:	4807      	ldr	r0, [pc, #28]	; (8003584 <MX_TIM2_Init+0x100>)
 8003568:	f7ff f972 	bl	8002850 <HAL_TIM_PWM_ConfigChannel>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8003572:	f000 f919 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003576:	4803      	ldr	r0, [pc, #12]	; (8003584 <MX_TIM2_Init+0x100>)
 8003578:	f000 f9bc 	bl	80038f4 <HAL_TIM_MspPostInit>

}
 800357c:	bf00      	nop
 800357e:	3738      	adds	r7, #56	; 0x38
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	200000b8 	.word	0x200000b8

08003588 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08c      	sub	sp, #48	; 0x30
 800358c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800358e:	f107 030c 	add.w	r3, r7, #12
 8003592:	2224      	movs	r2, #36	; 0x24
 8003594:	2100      	movs	r1, #0
 8003596:	4618      	mov	r0, r3
 8003598:	f000 faf4 	bl	8003b84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800359c:	463b      	mov	r3, r7
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035a6:	4b21      	ldr	r3, [pc, #132]	; (800362c <MX_TIM3_Init+0xa4>)
 80035a8:	4a21      	ldr	r2, [pc, #132]	; (8003630 <MX_TIM3_Init+0xa8>)
 80035aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8;
 80035ac:	4b1f      	ldr	r3, [pc, #124]	; (800362c <MX_TIM3_Init+0xa4>)
 80035ae:	2208      	movs	r2, #8
 80035b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b2:	4b1e      	ldr	r3, [pc, #120]	; (800362c <MX_TIM3_Init+0xa4>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 80035b8:	4b1c      	ldr	r3, [pc, #112]	; (800362c <MX_TIM3_Init+0xa4>)
 80035ba:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80035be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035c0:	4b1a      	ldr	r3, [pc, #104]	; (800362c <MX_TIM3_Init+0xa4>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c6:	4b19      	ldr	r3, [pc, #100]	; (800362c <MX_TIM3_Init+0xa4>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80035cc:	2301      	movs	r3, #1
 80035ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80035d0:	2302      	movs	r3, #2
 80035d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80035d4:	2301      	movs	r3, #1
 80035d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80035d8:	2300      	movs	r3, #0
 80035da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 80035dc:	2302      	movs	r3, #2
 80035de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80035e0:	2302      	movs	r3, #2
 80035e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80035e4:	2301      	movs	r3, #1
 80035e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80035e8:	2300      	movs	r3, #0
 80035ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80035ec:	2300      	movs	r3, #0
 80035ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80035f0:	f107 030c 	add.w	r3, r7, #12
 80035f4:	4619      	mov	r1, r3
 80035f6:	480d      	ldr	r0, [pc, #52]	; (800362c <MX_TIM3_Init+0xa4>)
 80035f8:	f7fe faec 	bl	8001bd4 <HAL_TIM_Encoder_Init>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003602:	f000 f8d1 	bl	80037a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003606:	2300      	movs	r3, #0
 8003608:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800360e:	463b      	mov	r3, r7
 8003610:	4619      	mov	r1, r3
 8003612:	4806      	ldr	r0, [pc, #24]	; (800362c <MX_TIM3_Init+0xa4>)
 8003614:	f7ff fa34 	bl	8002a80 <HAL_TIMEx_MasterConfigSynchronization>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800361e:	f000 f8c3 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003622:	bf00      	nop
 8003624:	3730      	adds	r7, #48	; 0x30
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000034 	.word	0x20000034
 8003630:	40000400 	.word	0x40000400

08003634 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800363a:	1d3b      	adds	r3, r7, #4
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003644:	4b14      	ldr	r3, [pc, #80]	; (8003698 <MX_TIM6_Init+0x64>)
 8003646:	4a15      	ldr	r2, [pc, #84]	; (800369c <MX_TIM6_Init+0x68>)
 8003648:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 800364a:	4b13      	ldr	r3, [pc, #76]	; (8003698 <MX_TIM6_Init+0x64>)
 800364c:	2263      	movs	r2, #99	; 0x63
 800364e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003650:	4b11      	ldr	r3, [pc, #68]	; (8003698 <MX_TIM6_Init+0x64>)
 8003652:	2200      	movs	r2, #0
 8003654:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64000;
 8003656:	4b10      	ldr	r3, [pc, #64]	; (8003698 <MX_TIM6_Init+0x64>)
 8003658:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 800365c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800365e:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <MX_TIM6_Init+0x64>)
 8003660:	2200      	movs	r2, #0
 8003662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003664:	480c      	ldr	r0, [pc, #48]	; (8003698 <MX_TIM6_Init+0x64>)
 8003666:	f7fe f9f7 	bl	8001a58 <HAL_TIM_Base_Init>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003670:	f000 f89a 	bl	80037a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003674:	2300      	movs	r3, #0
 8003676:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800367c:	1d3b      	adds	r3, r7, #4
 800367e:	4619      	mov	r1, r3
 8003680:	4805      	ldr	r0, [pc, #20]	; (8003698 <MX_TIM6_Init+0x64>)
 8003682:	f7ff f9fd 	bl	8002a80 <HAL_TIMEx_MasterConfigSynchronization>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800368c:	f000 f88c 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	20000078 	.word	0x20000078
 800369c:	40001000 	.word	0x40001000

080036a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036a4:	4b14      	ldr	r3, [pc, #80]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036a6:	4a15      	ldr	r2, [pc, #84]	; (80036fc <MX_USART2_UART_Init+0x5c>)
 80036a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80036aa:	4b13      	ldr	r3, [pc, #76]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036ac:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80036b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036b2:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036b8:	4b0f      	ldr	r3, [pc, #60]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036be:	4b0e      	ldr	r3, [pc, #56]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036c6:	220c      	movs	r2, #12
 80036c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ca:	4b0b      	ldr	r3, [pc, #44]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036d0:	4b09      	ldr	r3, [pc, #36]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036d6:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036d8:	2200      	movs	r2, #0
 80036da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036dc:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036de:	2200      	movs	r2, #0
 80036e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036e2:	4805      	ldr	r0, [pc, #20]	; (80036f8 <MX_USART2_UART_Init+0x58>)
 80036e4:	f7ff fb02 	bl	8002cec <HAL_UART_Init>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80036ee:	f000 f85b 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	200000f8 	.word	0x200000f8
 80036fc:	40004400 	.word	0x40004400

08003700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b088      	sub	sp, #32
 8003704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	605a      	str	r2, [r3, #4]
 8003710:	609a      	str	r2, [r3, #8]
 8003712:	60da      	str	r2, [r3, #12]
 8003714:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003716:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <MX_GPIO_Init+0xa0>)
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	4a21      	ldr	r2, [pc, #132]	; (80037a0 <MX_GPIO_Init+0xa0>)
 800371c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003720:	6153      	str	r3, [r2, #20]
 8003722:	4b1f      	ldr	r3, [pc, #124]	; (80037a0 <MX_GPIO_Init+0xa0>)
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800372e:	4b1c      	ldr	r3, [pc, #112]	; (80037a0 <MX_GPIO_Init+0xa0>)
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	4a1b      	ldr	r2, [pc, #108]	; (80037a0 <MX_GPIO_Init+0xa0>)
 8003734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003738:	6153      	str	r3, [r2, #20]
 800373a:	4b19      	ldr	r3, [pc, #100]	; (80037a0 <MX_GPIO_Init+0xa0>)
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003742:	607b      	str	r3, [r7, #4]
 8003744:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MD_SD_GPIO_Port, MD_SD_Pin, GPIO_PIN_RESET);
 8003746:	2200      	movs	r2, #0
 8003748:	2108      	movs	r1, #8
 800374a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800374e:	f7fd f847 	bl	80007e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B1_Pin|B2_Pin|B3_Pin, GPIO_PIN_RESET);
 8003752:	2200      	movs	r2, #0
 8003754:	2170      	movs	r1, #112	; 0x70
 8003756:	4813      	ldr	r0, [pc, #76]	; (80037a4 <MX_GPIO_Init+0xa4>)
 8003758:	f7fd f842 	bl	80007e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MD_SD_Pin */
  GPIO_InitStruct.Pin = MD_SD_Pin;
 800375c:	2308      	movs	r3, #8
 800375e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003760:	2301      	movs	r3, #1
 8003762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003768:	2300      	movs	r3, #0
 800376a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MD_SD_GPIO_Port, &GPIO_InitStruct);
 800376c:	f107 030c 	add.w	r3, r7, #12
 8003770:	4619      	mov	r1, r3
 8003772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003776:	f7fc febd 	bl	80004f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin;
 800377a:	2370      	movs	r3, #112	; 0x70
 800377c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800377e:	2301      	movs	r3, #1
 8003780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003786:	2300      	movs	r3, #0
 8003788:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800378a:	f107 030c 	add.w	r3, r7, #12
 800378e:	4619      	mov	r1, r3
 8003790:	4804      	ldr	r0, [pc, #16]	; (80037a4 <MX_GPIO_Init+0xa4>)
 8003792:	f7fc feaf 	bl	80004f4 <HAL_GPIO_Init>

}
 8003796:	bf00      	nop
 8003798:	3720      	adds	r7, #32
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40021000 	.word	0x40021000
 80037a4:	48000400 	.word	0x48000400

080037a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80037ac:	bf00      	nop
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037be:	4b0f      	ldr	r3, [pc, #60]	; (80037fc <HAL_MspInit+0x44>)
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	4a0e      	ldr	r2, [pc, #56]	; (80037fc <HAL_MspInit+0x44>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	6193      	str	r3, [r2, #24]
 80037ca:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <HAL_MspInit+0x44>)
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <HAL_MspInit+0x44>)
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	4a08      	ldr	r2, [pc, #32]	; (80037fc <HAL_MspInit+0x44>)
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e0:	61d3      	str	r3, [r2, #28]
 80037e2:	4b06      	ldr	r3, [pc, #24]	; (80037fc <HAL_MspInit+0x44>)
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	40021000 	.word	0x40021000

08003800 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003810:	d10c      	bne.n	800382c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	4a14      	ldr	r2, [pc, #80]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	61d3      	str	r3, [r2, #28]
 800381e:	4b12      	ldr	r3, [pc, #72]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800382a:	e018      	b.n	800385e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a0e      	ldr	r2, [pc, #56]	; (800386c <HAL_TIM_Base_MspInit+0x6c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d113      	bne.n	800385e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003836:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	4a0b      	ldr	r2, [pc, #44]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 800383c:	f043 0310 	orr.w	r3, r3, #16
 8003840:	61d3      	str	r3, [r2, #28]
 8003842:	4b09      	ldr	r3, [pc, #36]	; (8003868 <HAL_TIM_Base_MspInit+0x68>)
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	f003 0310 	and.w	r3, r3, #16
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800384e:	2200      	movs	r2, #0
 8003850:	2100      	movs	r1, #0
 8003852:	2036      	movs	r0, #54	; 0x36
 8003854:	f7fc fe17 	bl	8000486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8003858:	2036      	movs	r0, #54	; 0x36
 800385a:	f7fc fe30 	bl	80004be <HAL_NVIC_EnableIRQ>
}
 800385e:	bf00      	nop
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40021000 	.word	0x40021000
 800386c:	40001000 	.word	0x40001000

08003870 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	; 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]
 8003880:	605a      	str	r2, [r3, #4]
 8003882:	609a      	str	r2, [r3, #8]
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a17      	ldr	r2, [pc, #92]	; (80038ec <HAL_TIM_Encoder_MspInit+0x7c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d128      	bne.n	80038e4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003892:	4b17      	ldr	r3, [pc, #92]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	4a16      	ldr	r2, [pc, #88]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 8003898:	f043 0302 	orr.w	r3, r3, #2
 800389c:	61d3      	str	r3, [r2, #28]
 800389e:	4b14      	ldr	r3, [pc, #80]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038aa:	4b11      	ldr	r3, [pc, #68]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	4a10      	ldr	r2, [pc, #64]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 80038b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038b4:	6153      	str	r3, [r2, #20]
 80038b6:	4b0e      	ldr	r3, [pc, #56]	; (80038f0 <HAL_TIM_Encoder_MspInit+0x80>)
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80038c2:	2350      	movs	r3, #80	; 0x50
 80038c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c6:	2302      	movs	r3, #2
 80038c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038ca:	2301      	movs	r3, #1
 80038cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ce:	2300      	movs	r3, #0
 80038d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038d2:	2302      	movs	r3, #2
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d6:	f107 0314 	add.w	r3, r7, #20
 80038da:	4619      	mov	r1, r3
 80038dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038e0:	f7fc fe08 	bl	80004f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80038e4:	bf00      	nop
 80038e6:	3728      	adds	r7, #40	; 0x28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40000400 	.word	0x40000400
 80038f0:	40021000 	.word	0x40021000

080038f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b088      	sub	sp, #32
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038fc:	f107 030c 	add.w	r3, r7, #12
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	605a      	str	r2, [r3, #4]
 8003906:	609a      	str	r2, [r3, #8]
 8003908:	60da      	str	r2, [r3, #12]
 800390a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003914:	d11c      	bne.n	8003950 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003916:	4b10      	ldr	r3, [pc, #64]	; (8003958 <HAL_TIM_MspPostInit+0x64>)
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	4a0f      	ldr	r2, [pc, #60]	; (8003958 <HAL_TIM_MspPostInit+0x64>)
 800391c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003920:	6153      	str	r3, [r2, #20]
 8003922:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <HAL_TIM_MspPostInit+0x64>)
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	60bb      	str	r3, [r7, #8]
 800392c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800392e:	2303      	movs	r3, #3
 8003930:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003932:	2302      	movs	r3, #2
 8003934:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800393a:	2300      	movs	r3, #0
 800393c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800393e:	2301      	movs	r3, #1
 8003940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003942:	f107 030c 	add.w	r3, r7, #12
 8003946:	4619      	mov	r1, r3
 8003948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800394c:	f7fc fdd2 	bl	80004f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003950:	bf00      	nop
 8003952:	3720      	adds	r7, #32
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40021000 	.word	0x40021000

0800395c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b08a      	sub	sp, #40	; 0x28
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003964:	f107 0314 	add.w	r3, r7, #20
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	609a      	str	r2, [r3, #8]
 8003970:	60da      	str	r2, [r3, #12]
 8003972:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a18      	ldr	r2, [pc, #96]	; (80039dc <HAL_UART_MspInit+0x80>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d129      	bne.n	80039d2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800397e:	4b18      	ldr	r3, [pc, #96]	; (80039e0 <HAL_UART_MspInit+0x84>)
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	4a17      	ldr	r2, [pc, #92]	; (80039e0 <HAL_UART_MspInit+0x84>)
 8003984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003988:	61d3      	str	r3, [r2, #28]
 800398a:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <HAL_UART_MspInit+0x84>)
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003992:	613b      	str	r3, [r7, #16]
 8003994:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003996:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <HAL_UART_MspInit+0x84>)
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	4a11      	ldr	r2, [pc, #68]	; (80039e0 <HAL_UART_MspInit+0x84>)
 800399c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039a0:	6153      	str	r3, [r2, #20]
 80039a2:	4b0f      	ldr	r3, [pc, #60]	; (80039e0 <HAL_UART_MspInit+0x84>)
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80039ae:	f248 0304 	movw	r3, #32772	; 0x8004
 80039b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b4:	2302      	movs	r3, #2
 80039b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039bc:	2303      	movs	r3, #3
 80039be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039c0:	2307      	movs	r3, #7
 80039c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	4619      	mov	r1, r3
 80039ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039ce:	f7fc fd91 	bl	80004f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039d2:	bf00      	nop
 80039d4:	3728      	adds	r7, #40	; 0x28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40004400 	.word	0x40004400
 80039e0:	40021000 	.word	0x40021000

080039e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039f2:	b480      	push	{r7}
 80039f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039f6:	e7fe      	b.n	80039f6 <HardFault_Handler+0x4>

080039f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039fc:	e7fe      	b.n	80039fc <MemManage_Handler+0x4>

080039fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039fe:	b480      	push	{r7}
 8003a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a02:	e7fe      	b.n	8003a02 <BusFault_Handler+0x4>

08003a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a08:	e7fe      	b.n	8003a08 <UsageFault_Handler+0x4>

08003a0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a0e:	bf00      	nop
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a1c:	bf00      	nop
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a26:	b480      	push	{r7}
 8003a28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a38:	f7fc fc0c 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a3c:	bf00      	nop
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a44:	4802      	ldr	r0, [pc, #8]	; (8003a50 <TIM6_DAC1_IRQHandler+0x10>)
 8003a46:	f7fe f994 	bl	8001d72 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8003a4a:	bf00      	nop
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20000078 	.word	0x20000078

08003a54 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a58:	4b1f      	ldr	r3, [pc, #124]	; (8003ad8 <SystemInit+0x84>)
 8003a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5e:	4a1e      	ldr	r2, [pc, #120]	; (8003ad8 <SystemInit+0x84>)
 8003a60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003a68:	4b1c      	ldr	r3, [pc, #112]	; (8003adc <SystemInit+0x88>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a1b      	ldr	r2, [pc, #108]	; (8003adc <SystemInit+0x88>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003a74:	4b19      	ldr	r3, [pc, #100]	; (8003adc <SystemInit+0x88>)
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	4918      	ldr	r1, [pc, #96]	; (8003adc <SystemInit+0x88>)
 8003a7a:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <SystemInit+0x8c>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003a80:	4b16      	ldr	r3, [pc, #88]	; (8003adc <SystemInit+0x88>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a15      	ldr	r2, [pc, #84]	; (8003adc <SystemInit+0x88>)
 8003a86:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a8e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003a90:	4b12      	ldr	r3, [pc, #72]	; (8003adc <SystemInit+0x88>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a11      	ldr	r2, [pc, #68]	; (8003adc <SystemInit+0x88>)
 8003a96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003a9c:	4b0f      	ldr	r3, [pc, #60]	; (8003adc <SystemInit+0x88>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	4a0e      	ldr	r2, [pc, #56]	; (8003adc <SystemInit+0x88>)
 8003aa2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003aa6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003aa8:	4b0c      	ldr	r3, [pc, #48]	; (8003adc <SystemInit+0x88>)
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aac:	4a0b      	ldr	r2, [pc, #44]	; (8003adc <SystemInit+0x88>)
 8003aae:	f023 030f 	bic.w	r3, r3, #15
 8003ab2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003ab4:	4b09      	ldr	r3, [pc, #36]	; (8003adc <SystemInit+0x88>)
 8003ab6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab8:	4908      	ldr	r1, [pc, #32]	; (8003adc <SystemInit+0x88>)
 8003aba:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <SystemInit+0x90>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003ac0:	4b06      	ldr	r3, [pc, #24]	; (8003adc <SystemInit+0x88>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ac6:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <SystemInit+0x84>)
 8003ac8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003acc:	609a      	str	r2, [r3, #8]
#endif
}
 8003ace:	bf00      	nop
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000ed00 	.word	0xe000ed00
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	f87fc00c 	.word	0xf87fc00c
 8003ae4:	ff00fccc 	.word	0xff00fccc

08003ae8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b20 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003aec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003aee:	e003      	b.n	8003af8 <LoopCopyDataInit>

08003af0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003af0:	4b0c      	ldr	r3, [pc, #48]	; (8003b24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003af2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003af4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003af6:	3104      	adds	r1, #4

08003af8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003af8:	480b      	ldr	r0, [pc, #44]	; (8003b28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003afa:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8003afc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003afe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003b00:	d3f6      	bcc.n	8003af0 <CopyDataInit>
	ldr	r2, =_sbss
 8003b02:	4a0b      	ldr	r2, [pc, #44]	; (8003b30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003b04:	e002      	b.n	8003b0c <LoopFillZerobss>

08003b06 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003b06:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003b08:	f842 3b04 	str.w	r3, [r2], #4

08003b0c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003b0c:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <LoopForever+0x16>)
	cmp	r2, r3
 8003b0e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003b10:	d3f9      	bcc.n	8003b06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b12:	f7ff ff9f 	bl	8003a54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b16:	f000 f811 	bl	8003b3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b1a:	f7ff fbfb 	bl	8003314 <main>

08003b1e <LoopForever>:

LoopForever:
    b LoopForever
 8003b1e:	e7fe      	b.n	8003b1e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b20:	20002fff 	.word	0x20002fff
	ldr	r3, =_sidata
 8003b24:	08003bec 	.word	0x08003bec
	ldr	r0, =_sdata
 8003b28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003b2c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8003b30:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8003b34:	20000168 	.word	0x20000168

08003b38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b38:	e7fe      	b.n	8003b38 <ADC1_2_IRQHandler>
	...

08003b3c <__libc_init_array>:
 8003b3c:	b570      	push	{r4, r5, r6, lr}
 8003b3e:	4e0d      	ldr	r6, [pc, #52]	; (8003b74 <__libc_init_array+0x38>)
 8003b40:	4c0d      	ldr	r4, [pc, #52]	; (8003b78 <__libc_init_array+0x3c>)
 8003b42:	1ba4      	subs	r4, r4, r6
 8003b44:	10a4      	asrs	r4, r4, #2
 8003b46:	2500      	movs	r5, #0
 8003b48:	42a5      	cmp	r5, r4
 8003b4a:	d109      	bne.n	8003b60 <__libc_init_array+0x24>
 8003b4c:	4e0b      	ldr	r6, [pc, #44]	; (8003b7c <__libc_init_array+0x40>)
 8003b4e:	4c0c      	ldr	r4, [pc, #48]	; (8003b80 <__libc_init_array+0x44>)
 8003b50:	f000 f820 	bl	8003b94 <_init>
 8003b54:	1ba4      	subs	r4, r4, r6
 8003b56:	10a4      	asrs	r4, r4, #2
 8003b58:	2500      	movs	r5, #0
 8003b5a:	42a5      	cmp	r5, r4
 8003b5c:	d105      	bne.n	8003b6a <__libc_init_array+0x2e>
 8003b5e:	bd70      	pop	{r4, r5, r6, pc}
 8003b60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b64:	4798      	blx	r3
 8003b66:	3501      	adds	r5, #1
 8003b68:	e7ee      	b.n	8003b48 <__libc_init_array+0xc>
 8003b6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b6e:	4798      	blx	r3
 8003b70:	3501      	adds	r5, #1
 8003b72:	e7f2      	b.n	8003b5a <__libc_init_array+0x1e>
 8003b74:	08003be4 	.word	0x08003be4
 8003b78:	08003be4 	.word	0x08003be4
 8003b7c:	08003be4 	.word	0x08003be4
 8003b80:	08003be8 	.word	0x08003be8

08003b84 <memset>:
 8003b84:	4402      	add	r2, r0
 8003b86:	4603      	mov	r3, r0
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <memset+0xa>
 8003b8c:	4770      	bx	lr
 8003b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b92:	e7f9      	b.n	8003b88 <memset+0x4>

08003b94 <_init>:
 8003b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b96:	bf00      	nop
 8003b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b9a:	bc08      	pop	{r3}
 8003b9c:	469e      	mov	lr, r3
 8003b9e:	4770      	bx	lr

08003ba0 <_fini>:
 8003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba2:	bf00      	nop
 8003ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ba6:	bc08      	pop	{r3}
 8003ba8:	469e      	mov	lr, r3
 8003baa:	4770      	bx	lr
