;redcode
;assert 1
	SPL 0, <403
	CMP -608, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN 210, 60
	SLT 821, @910
	SUB @121, @106
	SLT 821, @910
	SLT 821, @910
	SLT -806, -10
	JMZ -11, @-20
	SUB @121, @106
	SPL <0, #2
	MOV -11, <-20
	MOV -11, <-20
	ADD -31, <31
	SUB @121, @106
	ADD 10, 20
	JMZ -11, @-20
	SPL @106, 101
	SUB @0, @2
	DJN 821, #910
	SLT 213, 30
	SUB #512, <10
	SUB #512, <10
	DJN -31, @-31
	SLT 821, @910
	MOV @-128, 100
	SUB <121, 103
	SUB 30, 9
	DJN 213, 30
	DJN 213, 30
	SUB 60, <12
	JMP 3, #3
	JMZ <-128, 100
	ADD 30, 9
	SUB @121, @106
	MOV @-128, 100
	SUB <3, @3
	CMP <121, 103
	SUB <3, @3
	CMP <121, 103
	DJN 213, 30
	CMP <121, 103
	CMP -608, <-126
	SUB <3, @3
	DJN -11, @-20
	SUB <3, @3
	DJN -11, @-20
	SLT 821, @910
