$date
    Sun Feb  7 22:32:27 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test_decoder $end
$var reg 1 ! en $end
$var reg 16 " out $end
$var reg 4 # inp $end
$scope module dec $end
$var reg 1 ! enable $end
$var reg 4 # inpu $end
$var reg 16 " out $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
1!
b0000000000000000 "
b0000 #
$end
#10
b0001 #
b0000000000000010 "
#20
b0010 #
b0000000000000100 "
#30
b0011 #
b0000000000001000 "
#40
b0100 #
b0000000000010000 "
#50
b0101 #
b0000000000100000 "
#60
b0110 #
b0000000001000000 "
#70
b0111 #
b0000000010000000 "
#80
b1000 #
b0000000100000000 "
#90
b1001 #
b0000001000000000 "
#100
b1010 #
b0000010000000000 "
#110
b1011 #
b0000100000000000 "
#120
b1100 #
b0001000000000000 "
#130
b1101 #
b0010000000000000 "
#140
b1110 #
b0100000000000000 "
#150
b1111 #
b1000000000000000 "
#160
#170
#180
#190
#200
#210
#220
#230
#240
#250
#260
#270
#280
#290
#300
#310
#320
#330
#340
#350
#360
#370
#380
#390
#400
#410
#420
#430
#440
#450
#460
#470
#480
#490
#500
#510
#520
#530
#540
#550
#560
#570
#580
#590
#600
#610
#620
#630
#640
#650
#660
#670
#680
#690
#700
#710
#720
#730
#740
#750
#760
#770
#780
#790
#800
#810
#820
#830
#840
#850
#860
#870
#880
#890
#900
#910
#920
#930
#940
#950
#960
#970
#980
#990
#1000
