#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jul  2 17:57:06 2022
# Process ID: 449624
# Current directory: O:/KV260/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run 1 --gui 0 --clean 2 --boardpart 1
# Log file: O:/KV260/v_log/vivado.log
# Journal file: O:/KV260/v_log\vivado.jou
# Running On: ASUS, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 8, Host memory: 34222 MB
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           KV260 
  TE::VPROJ_PATH:           O:/KV260/vivado 
  TE::VLABPROJ_PATH:        O:/KV260/vivado_lab 
  TE::BOARDDEF_PATH:        O:/KV260/board_files 
  TE::FIRMWARE_PATH:        O:/KV260/firmware 
  TE::IP_PATH:              O:/KV260/ip_lib 
  TE::BD_PATH:              O:/KV260/block_design 
  TE::XDC_PATH:             O:/KV260/constraints 
  TE::HDL_PATH:             O:/KV260/hdl 
  TE::SET_PATH:             O:/KV260/settings 
  TE::PETALINUX_PATH:				O:/KV260/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   O:/KV260/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   O:/KV260/workspace/sdk 
  TE::LIB_PATH:             O:/KV260/sw_lib 
  TE::SCRIPT_PATH:          O:/KV260/scripts 
  TE::DOC_PATH:             O:/KV260/doc 
  TE::PREBUILT_BI_PATH:     O:/KV260/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     O:/KV260/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     O:/KV260/prebuilt/software 
  TE::PREBUILT_OS_PATH:     O:/KV260/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: O:/KV260/../export 
  TE::LOG_PATH:             O:/KV260/v_log 
  TE::BACKUP_PATH:          O:/KV260/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             O:/KV260/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           O:/KV260/../SDSoC_PFM 
  TE::ADD_SD_PATH:          O:/KV260/misc/sd 
  TE::TMP_PATH:             O:/KV260/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --run
INFO:(TE) Parameter Option Value: 1
INFO:(TE) Parameter Index: 2
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 0
INFO:(TE) Parameter Index: 4
INFO:(TE) Parameter Option: --clean
INFO:(TE) Parameter Option Value: 2
INFO:(TE) Parameter Index: 6
INFO:(TE) Parameter Option: --boardpart
INFO:(TE) Parameter Option Value: 1
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project 1 1 0 2
INFO: [TE_INIT-0] Script Info:
  Xilinx Directory:                           C:/Xilinx
  Vivado Version:                             Vivado v2022.1 (64-bit)
  TE Script Version:                          2020.2.9
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.4
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         CREATE_PROJECT_BM
  ------
INFO: [TE_INIT-1] Script Environment:
  TIMEOUT Setting:        	120 
  RUNNING_JOBS Setting:    	16 
  Vivado Setting:       		1 
  LabTools Setting:     		0 
  VITIS Setting:        		1 
  SDSOC Setting(obsolete):	0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           KV260 
  TE::VPROJ_PATH:           O:/KV260/vivado 
  TE::VLABPROJ_PATH:        O:/KV260/vivado_lab 
  TE::BOARDDEF_PATH:        O:/KV260/board_files 
  TE::FIRMWARE_PATH:        O:/KV260/firmware 
  TE::IP_PATH:              O:/KV260/ip_lib 
  TE::BD_PATH:              O:/KV260/block_design 
  TE::XDC_PATH:             O:/KV260/constraints 
  TE::HDL_PATH:             O:/KV260/hdl 
  TE::SET_PATH:             O:/KV260/settings 
  TE::PETALINUX_PATH:				O:/KV260/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   O:/KV260/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   O:/KV260/workspace/sdk 
  TE::LIB_PATH:             O:/KV260/sw_lib 
  TE::SCRIPT_PATH:          O:/KV260/scripts 
  TE::DOC_PATH:             O:/KV260/doc 
  TE::PREBUILT_BI_PATH:     O:/KV260/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     O:/KV260/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     O:/KV260/prebuilt/software 
  TE::PREBUILT_OS_PATH:     O:/KV260/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: O:/KV260/../export 
  TE::LOG_PATH:             O:/KV260/v_log 
  TE::BACKUP_PATH:          O:/KV260/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             O:/KV260/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           O:/KV260/../SDSoC_PFM 
  TE::ADD_SD_PATH:          O:/KV260/misc/sd 
  TE::TMP_PATH:             O:/KV260/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File O:/KV260/board_files/board_files.csv).
INFO: [TE_INIT-21] No software apps_list used.
INFO: [TE_INIT-24] No Zip ignore list used.
Found ID: 1
Board part csv name check:  1 is unique on position 0.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             1 
  TE::PRODID:         KriaKV260 
  TE::PARTNAME:       xck26-sfvc784-2LV-c 
  TE::BOARDPART:      xilinx.com:kv260_som:part0:1.3 
  TE::SHORTDIR:       kv260_som 
  TE::ZYNQFLASHTYP:   qspi-x8-dual_parallel 
  TE::FPGAFLASHTYP:   mt25qu512-qspi-x8-dual_parallel 
  TE::PCB_REV:        REV01 
  TE::DDR_SIZE:       2GB 
  TE::FLASH_SIZE:     128MB 
  TE::EMMC_SIZE:      NA 
  TE::OTHERS:         NA 
  TE::NOTES:          NA 
  ------
Generate new project (Path: O:/KV260/vivado).
INFO: [TE_INIT-69] Set Board Definition path: O:/KV260/board_files
INFO: [TE_INIT-70] Set IP path : O:/KV260/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/KV260/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Start import design
INFO: [TE_UTIL-8] Following xdc files were found: 
   O:/KV260/constraints/vivado_target.xdc 
  ------
Set processing order normal for O:/KV260/constraints/vivado_target.xdc
Set use for synthesis and implementation for O:/KV260/constraints/vivado_target.xdc
INFO: [TE_UTIL-2] Following block designs were found: 
   O:/KV260/block_design/zusys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zusys_bd 
  TE::PR_TOPLEVELNAME: zusys_wrapper 
  ------
  TE::IS_ZUSYS:        true
INFO: [TE_UTIL-2] Following block designs were found: 
   O:/KV260/block_design/zusys_bd.tcl 
  ------
INFO: [BD::TCL 103-2003] Currently there is no design <kv260_ispMipiRx_DP> in project, so creating one...
Wrote  : <O:\KV260\vivado\KV260.srcs\sources_1\bd\kv260_ispMipiRx_DP\kv260_ispMipiRx_DP.bd> 
INFO: [BD::TCL 103-2004] Making design <kv260_ispMipiRx_DP> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "kv260_ispMipiRx_DP".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:zynq_ultra_ps_e:3.4 xilinx.com:ip:axi_iic:2.1 xilinx.com:ip:axis_data_fifo:2.0 xilinx.com:ip:axis_subset_converter:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:mipi_csi2_rx_subsystem:5.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:v_frmbuf_wr:2.4 xilinx.com:ip:v_proc_ss:2.3 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:xlslice:1.0  .
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.977 ; gain = 518.727
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.137 ; gain = 368.160
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
m_axi_mm_width = 128
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
deint_m_axi_mm_width = 128
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_o> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_i> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </deint_ss/m_axis_tuser> is being overridden by the user with net <net_deint_ss_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/s_axis_tuser> is being overridden by the user with net <net_deint_concat_dout>. This pin will not be connected as a part of interface connection <S_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/m_axis_tuser> is being overridden by the user with net <net_deint_cc_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dint/s_axis_video_TUSER> is being overridden by the user with net <net_deint_tuser_tap_Dout>. This pin will not be connected as a part of interface connection <s_axis_video>.
1
true
true
Slave segment '/axi_vdma/S_AXI_LITE/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/dint/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
Slave segment '/hcr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0003_0000 [ 64K ]>.
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0004_0000 [ 64K ]>.
Slave segment '/ltr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0005_0000 [ 64K ]>.
Slave segment '/reset_sel_axi_mm/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0006_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0007_0000 [ 64K ]>.
Slave segment '/vcr_i/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0008_0000 [ 64K ]>.
Slave segment '/vcr_o/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0009_0000 [ 64K ]>.
Slave segment '/video_router/xbar/S_AXI_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000A_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000B_0000 [ 64K ]>.
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
m_axi_mm_width = 64
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_i>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_i>. This pin will not be connected as a part of interface connection <GPIO>.
0
true
true
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
WARNING: [BD 41-1306] The connection to interface pin </PS_0/emio_gpio_o> is being overridden by the user with net <PS_0_emio_gpio_o>. This pin will not be connected as a part of interface connection <GPIO_0>.
Slave segment '/axi_iic_0/S_AXI/Reg' is being assigned into address space '/PS_0/Data' at <0x8003_0000 [ 64K ]>.
Slave segment '/mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg' is being assigned into address space '/PS_0/Data' at <0x8000_0000 [ 4K ]>.
Slave segment '/v_frmbuf_wr_0/s_axi_CTRL/Reg' is being assigned into address space '/PS_0/Data' at <0xB001_0000 [ 64K ]>.
Slave segment '/v_proc_ss_0/s_axi_ctrl/Reg' is being assigned into address space '/PS_0/Data' at <0xB010_0000 [ 256K ]>.
Slave segment '/PS_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/v_frmbuf_wr_0/Data_m_axi_mm_video' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP2/HP0_QSPI' is being assigned into address space '/v_frmbuf_wr_0/Data_m_axi_mm_video' at <0xC000_0000 [ 512M ]>.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_530e_smartconnect_0_0: SmartConnect bd_530e_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] kv260_ispMipiRx_DP_smartconnect_cap_0: SmartConnect kv260_ispMipiRx_DP_smartconnect_cap_0 is in High-performance Mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /smartconnect_cap/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /smartconnect_cap/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2639.680 ; gain = 52.438
Wrote  : <O:\KV260\vivado\KV260.srcs\sources_1\bd\kv260_ispMipiRx_DP\kv260_ispMipiRx_DP.bd> 
Reading block design file <O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/kv260_ispMipiRx_DP.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - PS_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ctrl_100
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_ctrl_300
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_cap
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.1 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_300MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_600MHz
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_cap
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.4 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_irq1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Successfully read diagram <kv260_ispMipiRx_DP> from block design file <O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/kv260_ispMipiRx_DP.bd>
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_530e_smartconnect_0_0: SmartConnect bd_530e_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] kv260_ispMipiRx_DP_smartconnect_cap_0: SmartConnect kv260_ispMipiRx_DP_smartconnect_cap_0 is in High-performance Mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /smartconnect_cap/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /smartconnect_cap/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.664 ; gain = 19.984
INFO: [BD 41-1662] The design 'kv260_ispMipiRx_DP.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <O:\KV260\vivado\KV260.srcs\sources_1\bd\kv260_ispMipiRx_DP\kv260_ispMipiRx_DP.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_cap/S00_AXI_arlock'(1) to pin: '/v_frmbuf_wr_0/m_axi_mm_video_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_cap/S00_AXI_awlock'(1) to pin: '/v_frmbuf_wr_0/m_axi_mm_video_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/synth/kv260_ispMipiRx_DP.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_cap/S00_AXI_arlock'(1) to pin: '/v_frmbuf_wr_0/m_axi_mm_video_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_cap/S00_AXI_awlock'(1) to pin: '/v_frmbuf_wr_0/m_axi_mm_video_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/sim/kv260_ispMipiRx_DP.vhd
VHDL Output written to : o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/hdl/kv260_ispMipiRx_DP_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] kv260_ispMipiRx_DP_PS_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_ctrl_100/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_ctrl_300/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_cap .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_axis_subset_converter_0_0/kv260_ispMipiRx_DP_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/kv260_ispMipiRx_DP_mipi_csi2_rx_subsyst_0_0.hwh
Generated Hardware Definition File o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_mipi_csi2_rx_subsyst_0_0/bd_0/synth/kv260_ispMipiRx_DP_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block mipi_csi2_rx_subsyst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_300MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_600MHz .
Exporting to file o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_smartconnect_cap_0/bd_0/hw_handoff/kv260_ispMipiRx_DP_smartconnect_cap_0.hwh
Generated Hardware Definition File o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_smartconnect_cap_0/bd_0/synth/kv260_ispMipiRx_DP_smartconnect_cap_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_cap .
WARNING: [IP_Flow 19-1971] File named "sim/kv260_ispMipiRx_DP_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_wr_0 .
Exporting to file o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_v_proc_ss_0_0/bd_1/hw_handoff/bd_530e_smartconnect_0_0.hwh
Generated Hardware Definition File o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_v_proc_ss_0_0/bd_1/synth/bd_530e_smartconnect_0_0.hwdef
WARNING: [IP_Flow 19-1971] File named "sim/bd_530e_vsc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "sim/bd_530e_hsc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_v_proc_ss_0_0/bd_0/ip/ip_3/bd_530e_input_size_set_0_ooc.xdc'
Exporting to file o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_v_proc_ss_0_0/bd_0/hw_handoff/kv260_ispMipiRx_DP_v_proc_ss_0_0.hwh
Generated Hardware Definition File o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_v_proc_ss_0_0/bd_0/synth/kv260_ispMipiRx_DP_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_proc_ss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_irq1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_auto_pc_0/kv260_ispMipiRx_DP_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_ctrl_100/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/ip/kv260_ispMipiRx_DP_auto_pc_1/kv260_ispMipiRx_DP_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_ctrl_300/s00_couplers/auto_pc .
Exporting to file o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/hw_handoff/kv260_ispMipiRx_DP.hwh
Generated Hardware Definition File o:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/synth/kv260_ispMipiRx_DP.hwdef
generate_target: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2780.012 ; gain = 120.348
INFO: [TE_HW-34] Generate top level wrapper
INFO: [Project 1-1716] Could not find the wrapper file O:/KV260/vivado/KV260.srcs/sources_1/bd/kv260_ispMipiRx_DP/hdl/kv260_ispMipiRx_DP_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file O:/KV260/vivado/KV260.gen/sources_1/bd/kv260_ispMipiRx_DP/hdl/kv260_ispMipiRx_DP_wrapper.vhd, adding it to Project
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sat Jul  2 17:58:54 2022...
