INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'waveform_fifo_wr32_rd32'...
WARNING:sim - A core named 'waveform_fifo_wr32_rd32' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'waveform_fifo_wr32_rd32'...
Delivering associated files for 'waveform_fifo_wr32_rd32'...
Delivering EJava files for 'waveform_fifo_wr32_rd32'...
Generating implementation netlist for 'waveform_fifo_wr32_rd32'...
INFO:sim - Pre-processing HDL files for 'waveform_fifo_wr32_rd32'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'waveform_fifo_wr32_rd32'
Running ngcbuild...
Writing VHO instantiation template for 'waveform_fifo_wr32_rd32'...
Writing VHDL behavioral simulation model for 'waveform_fifo_wr32_rd32'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'waveform_fifo_wr32_rd32'...
Generating metadata file...
Generating ISE project...
XCO file found: waveform_fifo_wr32_rd32.xco
XMDF file found: waveform_fifo_wr32_rd32_xmdf.tcl
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/fifo_generator_v8_2_readme.txt -view all -origin_type
imported
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.asy -view all -origin_type
imported
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.ngc -view all -origin_type created
Checking file
"C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ho
do_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.ngc" for project device match ...
File
"C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/ho
do_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.ngc" device information matches
project device.
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.sym -view all -origin_type
imported
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1
   /hodo_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/cores/tmp/_cg/waveform_fifo_wr32_rd32.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/waveform_fifo_wr32_rd32"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'waveform_fifo_wr32_rd32'.
