{
 "Files" : [
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/adc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/bram_dac/bram_dac.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/ccu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/clkdiv_adda/clkdiv_adda.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/dac.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/fifo_adc/fifo_adc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/fifo_ccu_unpack_data_buffer/fifo_ccu_unpack_data_buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/pll_main/pll_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/spi_recv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/spi_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/ccu_pack.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/fifo_ccu_pack_data_buffer/fifo_ccu_pack_data_buffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/ccu_unpack.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/fifo_spi_send/fifo_spi_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tasks/PocketLab-RTL/src/fifo_spi_recv/fifo_spi_recv.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Tasks/PocketLab-RTL/impl/temp/rtl_parser.result",
 "Top" : "main",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}