#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  3 18:01:16 2025
# Process ID: 3248
# Current directory: /nfs/home/f/f_wah/COEN313/Project
# Command line: vivado
# Log file: /nfs/home/f/f_wah/COEN313/Project/vivado.log
# Journal file: /nfs/home/f/f_wah/COEN313/Project/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Coen313_Project /nfs/home/f/f_wah/COEN313/Project/Coen313_Project -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6280.184 ; gain = 16.309 ; free physical = 12743 ; free virtual = 23932
add_files -norecurse /nfs/home/f/f_wah/COEN313/Project/project.vhd
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Apr  3 18:07:24 2025] Launched synth_1...
Run output will be captured here: /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr  3 18:08:10 2025] Launched impl_1...
Run output will be captured here: /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr  3 18:10:31 2025] Launched impl_1...
Run output will be captured here: /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6576.246 ; gain = 0.000 ; free physical = 12374 ; free virtual = 23642
Restored from archive | CPU: 0.010000 secs | Memory: 0.066750 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6576.246 ; gain = 0.000 ; free physical = 12374 ; free virtual = 23642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 6778.918 ; gain = 394.820 ; free physical = 12239 ; free virtual = 23509
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.srcs/sources_1/imports/Project/project.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto fc66b8f100ed4209b5857907f506247d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_behav xil_defaultlib.project -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_project of entity xil_defaultlib.project
Built simulation snapshot project_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim/xsim.dir/project_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  3 18:16:41 2025...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 7082.195 ; gain = 0.000 ; free physical = 11751 ; free virtual = 23131
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_behav -key {Behavioral:sim_1:Functional:project} -tclbatch {project.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 7148.637 ; gain = 66.441 ; free physical = 11703 ; free virtual = 23090
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto fc66b8f100ed4209b5857907f506247d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_behav xil_defaultlib.project -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_behav -key {Behavioral:sim_1:Functional:project} -tclbatch {project.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr  3 18:18:27 2025] Launched synth_1...
Run output will be captured here: /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/synth_1/runme.log
[Thu Apr  3 18:18:27 2025] Launched impl_1...
Run output will be captured here: /nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: project
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7210.840 ; gain = 0.000 ; free physical = 11629 ; free virtual = 23016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.srcs/sources_1/imports/Project/project.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'project' (1#1) [/nfs/home/f/f_wah/COEN313/Project/Coen313_Project/Coen313_Project.srcs/sources_1/imports/Project/project.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7223.848 ; gain = 13.008 ; free physical = 11644 ; free virtual = 23032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7223.848 ; gain = 13.008 ; free physical = 11644 ; free virtual = 23032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7223.848 ; gain = 13.008 ; free physical = 11644 ; free virtual = 23032
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7417.445 ; gain = 206.605 ; free physical = 11536 ; free virtual = 22926
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
write_schematic -format pdf -orientation portrait /nfs/home/f/f_wah/COEN313/Project/schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/schematic.pdf
current_design impl_1
current_design rtl_1
current_design impl_1
write_schematic -format pdf -orientation portrait -force /nfs/home/f/f_wah/COEN313/Project/schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/schematic.pdf
write_schematic -format pdf -orientation portrait /nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
write_schematic -format pdf -orientation portrait /nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
current_design rtl_1
write_schematic -format pdf -orientation portrait /nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/RTL_schematic.pdf
current_design impl_1
write_schematic -format pdf -orientation portrait /nfs/home/f/f_wah/COEN313/Project/schematic.pdf
/nfs/home/f/f_wah/COEN313/Project/schematic.pdf
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 18:55:50 2025...
