Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter xsthdpdir set to E:/URK96/Working/Project/FPGA/Microprocessor/project/_ngo/cs_ila_pro_0/tmp/_cg/_bbx/ila_pro_0_chipscope_ila_v1_05_a_xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-checkcmdline'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "E:/URK96/Working/Project/FPGA/Microprocessor/project/_ngo/cs_ila_pro_0/tmp/_cg/_bbx/ila_pro_0.prj"
Input Format                       : MIXED

---- Target Parameters
Target Device                      : xc7z020-clg484-2
Output Format                      : NGC
Output File Name                   : "E:/URK96/Working/Project/FPGA/Microprocessor/project/_ngo/cs_ila_pro_0/tmp/_cg/ila_pro_0.ngc"

---- Source Options
Top Module Name                    : ila_pro_0
Work Library                       : work
Architecture Name                  : zynq

---- Target Options
Add Generic Clock Buffer(BUFG)     : 0
Add IO Buffers                     : NO

---- General Options
Bus Delimiter                      : <>
Library Search Order               : "E:/URK96/Working/Project/FPGA/Microprocessor/project/_ngo/cs_ila_pro_0/tmp/_cg/_bbx/_default.lso"

---- Other Options
loop_iteration_limit               : 8192
checkcmdline                       : no

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
