The main module in this project is mantissa_mult.v which uses 
the other files in the given folder as submodules and solves the given problem.

The language used for coding is Verilog(HDL).
