// -------------------------------------------------------------
// 
// File Name: C:\Users\team06\Documents\MATLAB\Examples\R2022b\visionhdl\BlobAnalysisExample\verilog_hdl\BlobAnalysisHDL\LineInfoStore_block1.v
// Created: 2022-12-23 11:30:02
// 
// Generated by MATLAB 9.13 and HDL Coder 4.0
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: LineInfoStore_block1
// Source Path: BlobAnalysisHDL/BlobDetector/CCA_Algorithm/Closing/LineBuffer/LineInfoStore
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module LineInfoStore_block1
          (clk,
           reset,
           enb,
           hStartIn,
           Unloading,
           frameEnd,
           lineStartV);


  input   clk;
  input   reset;
  input   enb;
  input   hStartIn;
  input   Unloading;
  input   frameEnd;
  output  [1:0] lineStartV;  // ufix2


  wire zeroConstant;
  wire InputMuxOut;
  reg  reg_switch_delay;  // ufix1
  wire lineStart2;
  reg  reg_switch_delay_1;  // ufix1
  wire lineStart3;
  reg  reg_switch_delay_2;  // ufix1
  wire lineStart4;


  assign zeroConstant = 1'b0;



  assign InputMuxOut = (Unloading == 1'b0 ? hStartIn :
              zeroConstant);



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_process
      if (reset == 1'b1) begin
        reg_switch_delay <= 1'b0;
      end
      else begin
        if (enb) begin
          if (frameEnd == 1'b1) begin
            reg_switch_delay <= 1'b0;
          end
          else begin
            if (hStartIn) begin
              reg_switch_delay <= InputMuxOut;
            end
          end
        end
      end
    end

  assign lineStart2 = (frameEnd == 1'b1 ? 1'b0 :
              reg_switch_delay);



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_1_process
      if (reset == 1'b1) begin
        reg_switch_delay_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (frameEnd == 1'b1) begin
            reg_switch_delay_1 <= 1'b0;
          end
          else begin
            if (hStartIn) begin
              reg_switch_delay_1 <= lineStart2;
            end
          end
        end
      end
    end

  assign lineStart3 = (frameEnd == 1'b1 ? 1'b0 :
              reg_switch_delay_1);



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_2_process
      if (reset == 1'b1) begin
        reg_switch_delay_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (frameEnd == 1'b1) begin
            reg_switch_delay_2 <= 1'b0;
          end
          else begin
            if (hStartIn) begin
              reg_switch_delay_2 <= lineStart3;
            end
          end
        end
      end
    end

  assign lineStart4 = (frameEnd == 1'b1 ? 1'b0 :
              reg_switch_delay_2);



  assign lineStartV = {lineStart4, lineStart3};



endmodule  // LineInfoStore_block1

