

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_s'
================================================================
* Date:           Sun Nov  3 13:42:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82                  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6                  |      502|      502|   5.020 us|   5.020 us|   502|   502|       no|
        |grp_FC_1u_500u_10u_Pipeline_L2_fu_89                               |FC_1u_500u_10u_Pipeline_L2                               |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |     5002|     5002|  50.020 us|  50.020 us|  5002|  5002|       no|
        |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106                |FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7                 |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     608|   3921|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    256|    -|
|Register         |        -|    -|     641|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1249|   4329|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |grp_FC_1u_500u_10u_Pipeline_L2_fu_89                               |FC_1u_500u_10u_Pipeline_L2                               |        0|   0|   35|   127|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106                |FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7                 |        0|   0|   35|   138|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        0|   0|   30|   262|    0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82                  |FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6                  |        0|   0|   13|   118|    0|
    |mul_32ns_32ns_64_2_1_U387                                          |mul_32ns_32ns_64_2_1                                     |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U390                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U391                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U392                                            |mul_32s_32s_32_1_1                                       |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_2_1_U388                                            |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U389                                            |mul_32s_32s_32_2_1                                       |        0|   3|  165|    50|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                         |        0|  10|  608|  3921|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_182_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_call_state12    |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_177_p2               |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  113|         25|    1|         25|
    |ap_done                |    9|          2|    1|          2|
    |connect_7_blk_n        |    9|          2|    1|          2|
    |connect_7_read         |   25|          5|    1|          5|
    |connect_8_blk_n        |    9|          2|    1|          2|
    |connect_8_din          |   20|          4|   32|        128|
    |connect_8_write        |   25|          5|    1|          5|
    |grp_fu_119_p0          |   14|          3|   32|         96|
    |grp_fu_119_p1          |   14|          3|   32|         96|
    |indvar_flatten6_fu_64  |    9|          2|   64|        128|
    |real_start             |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  256|         55|  167|        491|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL_3                                                                         |  32|   0|   32|          0|
    |B_COL_3_load_load_fu_170_p1                                                     |  32|   0|   32|          0|
    |B_ROW_3                                                                         |  32|   0|   32|          0|
    |KER_bound_reg_294                                                               |  32|   0|   32|          0|
    |KER_size_0_reg_255                                                              |  32|   0|   32|          0|
    |KER_size_1_reg_289                                                              |  32|   0|   32|          0|
    |OFMDim_current_3                                                                |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  24|   0|   24|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |ap_predicate_pred285_state8                                                     |   1|   0|    1|          0|
    |ap_predicate_pred287_state8                                                     |   1|   0|    1|          0|
    |ap_predicate_pred289_state8                                                     |   1|   0|    1|          0|
    |bound4_reg_276                                                                  |  64|   0|   64|          0|
    |grp_FC_1u_500u_10u_Pipeline_L2_fu_89_ap_start_reg                               |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106_ap_start_reg                |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82_ap_start_reg                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_64                                                           |  64|   0|   64|          0|
    |mul_ln73_reg_284                                                                |  32|   0|   32|          0|
    |reg_127                                                                         |  32|   0|   32|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |valIn_a_31_reg_207                                                              |  32|   0|   32|          0|
    |valIn_a_32_reg_211                                                              |  32|   0|   32|          0|
    |valIn_a_33_reg_216                                                              |  32|   0|   32|          0|
    |valIn_a_34_reg_224                                                              |  32|   0|   32|          0|
    |valIn_a_35_reg_230                                                              |  32|   0|   32|          0|
    |valIn_a_36_reg_237                                                              |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 641|   0|  641|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>|  return value|
|connect_7_dout            |   in|   32|     ap_fifo|          connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|          connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|          connect_7|       pointer|
|connect_7_empty_n         |   in|    1|     ap_fifo|          connect_7|       pointer|
|connect_7_read            |  out|    1|     ap_fifo|          connect_7|       pointer|
|connect_8_din             |  out|   32|     ap_fifo|          connect_8|       pointer|
|connect_8_num_data_valid  |   in|    7|     ap_fifo|          connect_8|       pointer|
|connect_8_fifo_cap        |   in|    7|     ap_fifo|          connect_8|       pointer|
|connect_8_full_n          |   in|    1|     ap_fifo|          connect_8|       pointer|
|connect_8_write           |  out|    1|     ap_fifo|          connect_8|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

