

================================================================
== Vivado HLS Report for 'heartBeat'
================================================================
* Date:           Fri Jun 30 19:06:11 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        heartBeat
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: eth_address_V_read (10)  [1/1] 0.00ns
:5  %eth_address_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %eth_address_V)

ST_1: tmp (14)  [1/1] 0.00ns
:9  %tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %eth_address_V_read, i32 32, i32 47)

ST_1: tmp_data_V (15)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:50
:10  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 -1, i16 %tmp)

ST_1: temp_V (16)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:54
:11  %temp_V = trunc i48 %eth_address_V_read to i32

ST_1: StgValue_10 (18)  [2/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:70
:13  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %tmp_data_V, i1 undef, i8 -1)


 <State 2>: 0.00ns
ST_2: p_Result_s (17)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:64
:12  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %temp_V, i32 1946157056)

ST_2: StgValue_12 (18)  [1/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:70
:13  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %tmp_data_V, i1 undef, i8 -1)

ST_2: StgValue_13 (19)  [2/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:71
:14  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)


 <State 3>: 0.00ns
ST_3: StgValue_14 (19)  [1/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:71
:14  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 %p_Result_s, i1 undef, i8 -1)

ST_3: StgValue_15 (20)  [2/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:77
:15  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 false, i8 -1)


 <State 4>: 0.00ns
ST_4: StgValue_16 (20)  [1/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:77
:15  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 false, i8 -1)

ST_4: StgValue_17 (21)  [2/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:82
:16  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 true, i8 -1)


 <State 5>: 0.00ns
ST_5: StgValue_18 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i48 %eth_address_V), !map !84

ST_5: StgValue_19 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !90

ST_5: StgValue_20 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !94

ST_5: StgValue_21 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_keep_V), !map !98

ST_5: StgValue_22 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @heartBeat_str) nounwind

ST_5: StgValue_23 (11)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:37
:6  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_24 (12)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:37
:7  call void (...)* @_ssdm_op_SpecInterface(i48 %eth_address_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_25 (13)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:37
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_26 (21)  [1/2] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:82
:16  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_keep_V, i64 -1, i1 true, i8 -1)

ST_5: StgValue_27 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/heartBeat.cpp:85
:17  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
