- ğŸ‘‹ Hi, Iâ€™m @siddarth96
- ğŸ‘€ Iâ€™m interested in VLSI
- ğŸŒ± Iâ€™m currently learning RTL designing, LINT, CDC, Synthesis.
- ğŸ’ï¸ Iâ€™m looking to collaborate on RISC-V ISA based processor RTL development
- ğŸ“« Reach me at siddartha.hp@frenustech.com

<!---
siddarth96/siddarth96 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
