# exe_out_if.yaml
# Daniel Smith 11/26/2023
# 'iscompare' for every field left as False for now
uvmf:
  interfaces:
    "execute_out":
    ##  existing_library_component: "True"
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
        # unsure of other necessary enums
        - name: "block_t"
          type: "enum bit [1:0] { CONTROL = 2'b00, DECODE = 2'b01, WRITEBACK = 2'b10, MEMORY = 2'b11 }" 
      ports:
        - name: "W_Control_out"
          width: "2"
          dir: "input"
        - name: "Mem_Control_out"
          width: "2"
          dir: "input"
        - name: "aluout"
          width: "16"
          dir: "input"
        - name: "pcout"
          width: "16"
          dir: "input"
        - name: "dr"
          width: "3"
          dir: "input"
        - name: "sr1"
          width: "3"
          dir: "input"
        - name: "sr2"
          width: "3"
          dir: "input"
        - name: "IR_Exec"
          width: "16"
          dir: "input"
        - name: "NZP"
          width: "3"
          dir: "input"
        - name: "M_Data"
          width: "16"
          dir: "input"
      transaction_vars:
        # identifies destination block for the output transaction (all SHOULD go to writeback but just in case)
        - name: "source"
          type: "block_t"
          isrand: "False"
          iscompare: "False"
        - name: "W_Control_out"
          type: "logic [1:0]"
          isrand: "False"
          iscompare: "False"
        - name: "Mem_Control_out"
          type: "logic"
          isrand: "False"
          iscompare: "False"
        - name: "aluout"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "pcout"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "dr"
          type: "logic [2:0]"
          isrand: "False"
          iscompare: "False"
        - name: "sr1"
          type: "logic [2:0]"
          isrand: "False"
          iscompare: "False"
        - name: "sr2"
          type: "logic [2:0]"
          isrand: "False"
          iscompare: "False"
        - name: "IR_Exec"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"
        - name: "NZP"
          type: "logic [2:0]"
          isrand: "False"
          iscompare: "False"
        - name: "M_Data"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "False"





