 _                  ______  _____  _____  _____  
| |                 | ___ \|_   _|/  ___|/  __ \ 
| |  ___  __      __| |_/ /  | |  \ `--. | /  \/ 
| | / _ \ \ \ /\ / /|    /   | |   `--. \| |     
| || (_) | \ V  V / | |\ \  _| |_ /\__/ /| \__/\ 
|_| \___/   \_/\_/  \_| \_| \___/ \____/  \____/ 
                                                 
                                                 
                            _    _               
                           | |  | |              
         ___  _   _  _ __  | |_ | |__            
        / __|| | | || '_ \ | __|| '_ \           
        \__ \| |_| || | | || |_ | | | |          
        |___/ \__, ||_| |_| \__||_| |_|          
               __/ |                             
              |___/                              

******  o p e n   t o   t h e   c o r e  ******* 

       +---------------------------------+
       |  _   _   ___   ___  _   _  ___  |
       | | | | | / _ \ / __|| | | |/ __| |
       | | |_| || (_) |\__ \| |_| |\__ \ |
       |  \__, | \___/ |___/ \__, ||___/ |
       |   __/ |              __/ |      |
       |  |___/              |___/       |
       +---------------------------------+

=================== Flow Vars ===================
Path to cell library: /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib
top module: ibex_top (default)
Output directory for synthesis: syn_out/ibex_30_08_2023_16_09_04
Pre-mapping netlist out: ./syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.pre_map.v (default)
netlist out: ./syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top_netlist.v (default)
Synth config file: ibex_top_lr_synth_conf.tcl (default)
Report output directory: ./syn_out/ibex_30_08_2023_16_09_04/reports (default)
flatten: Enabled
timing run: Enabled
Enable branch target ALU in Ibex: Disabled
Enable writeback stage in Ibex: Disabled
Bitmanip extenion setting for Ibex (see ibex_pkg::rv32b_e for permitted values. Enum names are not supported in Yosys.): 0 (default)
Multiplier extension setting for Ibex (see ibex_pkg::rv32m_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Register file implementation selection for Ibex (see ibex_pkg::regfile_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Name of cell library: nangate
Input SDC file: ibex_top.nangate.sdc (default)
Input SDC file for ABC: ibex_top_abc.nangate.sdc (default)
Output SDC file: ./syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.nangate.out.sdc (default)
STA netlist out: ./syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top_netlist.sta.v (default)
STA paths reported per group: 1000 (default)
STA paths reported in overall report: 1000 (default)
clock period: 4000.0 ps
=================================================

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)

1. Executing Liberty frontend: /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: ./rtl/prim_clock_gating.v
Parsing SystemVerilog input from `./rtl/prim_clock_gating.v' to AST representation.
Storing AST representation for module `$abstract\prim_clock_gating'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v' to AST representation.
Storing AST representation for module `$abstract\ibex_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_branch_predict.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_branch_predict.v' to AST representation.
Storing AST representation for module `$abstract\ibex_branch_predict'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v' to AST representation.
Storing AST representation for module `$abstract\ibex_controller'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v' to AST representation.
Storing AST representation for module `$abstract\ibex_core'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v' to AST representation.
Storing AST representation for module `$abstract\ibex_counter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v' to AST representation.
Storing AST representation for module `$abstract\ibex_cs_registers'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_csr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_decoder'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_dummy_instr.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_dummy_instr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_dummy_instr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_ex_block.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_ex_block.v' to AST representation.
Storing AST representation for module `$abstract\ibex_ex_block'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v' to AST representation.
Storing AST representation for module `$abstract\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_icache.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_icache.v' to AST representation.
Storing AST representation for module `$abstract\ibex_icache'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_id_stage'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_if_stage'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\ibex_load_store_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_lockstep.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_lockstep.v' to AST representation.
Storing AST representation for module `$abstract\ibex_lockstep'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_slow.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_slow.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_pmp.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_pmp.v' to AST representation.
Storing AST representation for module `$abstract\ibex_pmp'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v' to AST representation.
Storing AST representation for module `$abstract\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_latch'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top_tracing.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top_tracing.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top_tracing'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_wb_stage'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v' to AST representation.
Storing AST representation for module `$abstract\neur_control_unit'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v' to AST representation.
Storing AST representation for module `$abstract\neur_decoder'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v' to AST representation.
Storing AST representation for module `$abstract\neur_out_unit'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_buf'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_flop.v
Parsing SystemVerilog input from `syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_flop.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_flop'.
Successfully finished Verilog frontend.
Parameter \RV32B = 0

33. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_top\RV32B=32'00000000000000000000000000000000'.
Parameter \RV32M = 2

34. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_top\RV32M=32'00000000000000000000000000000010'.
Parameter \RegFile = 2

35. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RegFile = 2
Generating RTLIL representation for module `$paramod\ibex_top\RegFile=32'00000000000000000000000000000010'.

36. Executing SYNTH pass.

36.1. Executing HIERARCHY pass (managing design hierarchy).

36.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Generating RTLIL representation for module `\ibex_top'.

36.2.1. Analyzing design hierarchy..
Top module:  \ibex_top
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0

36.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_latch'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0
Generating RTLIL representation for module `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:145, syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:119
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784

36.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Generating RTLIL representation for module `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core'.
Parameter \Width = 32

36.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 32
Found cached RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 4

36.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.

36.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
Generating RTLIL representation for module `\prim_clock_gating'.

36.2.7. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0

36.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:959
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0

36.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

36.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

36.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

36.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

36.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.

36.2.14. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \ResetAll = 1'0

36.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.

36.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

36.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

36.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \RV32M = 2

36.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0

36.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.

36.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\neur_control_unit'.
Generating RTLIL representation for module `\neur_control_unit'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

36.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1

36.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Generating RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64

36.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

36.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

36.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

36.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

36.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

36.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

36.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

36.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers because instantiated module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 has become available.
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:959

36.2.32. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \neur_control_unit
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0

36.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Found cached RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.

36.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\neur_out_unit'.
Generating RTLIL representation for module `\neur_out_unit'.

36.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\neur_decoder'.
Generating RTLIL representation for module `\neur_decoder'.

36.2.36. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \neur_control_unit
Used module:                 \neur_out_unit
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100

36.2.37. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \neur_control_unit
Used module:                 \neur_out_unit
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Removing unused module `$abstract\prim_generic_flop'.
Removing unused module `$abstract\prim_generic_buf'.
Removing unused module `$abstract\neur_out_unit'.
Removing unused module `$abstract\neur_decoder'.
Removing unused module `$abstract\neur_control_unit'.
Removing unused module `$abstract\ibex_wb_stage'.
Removing unused module `$abstract\ibex_top_tracing'.
Removing unused module `$abstract\ibex_top'.
Removing unused module `$abstract\ibex_register_file_latch'.
Removing unused module `$abstract\ibex_prefetch_buffer'.
Removing unused module `$abstract\ibex_pmp'.
Removing unused module `$abstract\ibex_multdiv_slow'.
Removing unused module `$abstract\ibex_multdiv_fast'.
Removing unused module `$abstract\ibex_lockstep'.
Removing unused module `$abstract\ibex_load_store_unit'.
Removing unused module `$abstract\ibex_if_stage'.
Removing unused module `$abstract\ibex_id_stage'.
Removing unused module `$abstract\ibex_icache'.
Removing unused module `$abstract\ibex_fetch_fifo'.
Removing unused module `$abstract\ibex_ex_block'.
Removing unused module `$abstract\ibex_dummy_instr'.
Removing unused module `$abstract\ibex_decoder'.
Removing unused module `$abstract\ibex_csr'.
Removing unused module `$abstract\ibex_cs_registers'.
Removing unused module `$abstract\ibex_counter'.
Removing unused module `$abstract\ibex_core'.
Removing unused module `$abstract\ibex_controller'.
Removing unused module `$abstract\ibex_compressed_decoder'.
Removing unused module `$abstract\ibex_branch_predict'.
Removing unused module `$abstract\ibex_alu'.
Removing unused module `$abstract\prim_clock_gating'.
Removed 31 unused modules.

36.3. Executing PROC pass (convert processes to netlists).

36.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 32 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
Found and cleaned up 2 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
Found and cleaned up 3 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
Found and cleaned up 42 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
Found and cleaned up 3 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
Found and cleaned up 2 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
Cleaned up 87 empty switches.

36.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:201$201 in module ibex_top.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601 in module neur_decoder.
Removed 5 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584 in module neur_decoder.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584 in module neur_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:26$1549 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:131$1516 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:1051$1438 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:926$1432 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:576$1416 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 12 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 3 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291 in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283 in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281 in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1279 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1274 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269 in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231 in module neur_control_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:737$1205 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:209$1204 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:197$1193 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:152$1185 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:146$1179 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:103$1171 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:97$1166 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:90$1164 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:78$1162 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:69$1160 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:343$1109 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 14 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 29 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:170$1056 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 28 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:314$993 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Removed 6 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904 in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:211$837 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:623$815 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:405$809 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:632$764 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:500$708 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 5 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 7 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./rtl/prim_clock_gating.v:16$410 in module prim_clock_gating.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Removed 1 dead cases from process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$376 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$375 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$374 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$373 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$372 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$371 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$370 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$369 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$368 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$367 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$366 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$365 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$364 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$363 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$362 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$361 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$360 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$359 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$358 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$357 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$356 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$355 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$354 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$353 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$352 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$351 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$350 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$349 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$348 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$347 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$346 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 32 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Removed a total of 34 dead cases.

36.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 28 redundant assignments.
Promoted 526 assignments to connections.

36.3.4. Executing PROC_INIT pass (extract init attributes).

36.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:201$201'.
Found async reset \rst_ni in `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:131$1516'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:1051$1438'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:576$1416'.
Found async reset \rst_ni in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287'.
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285'.
Found async reset \rst_ni in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283'.
Found async reset \rst_ni in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1279'.
Found async reset \rst_ni in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1274'.
Found async reset \rst_ni in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269'.
Found async reset \rstn_i in `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:314$993'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
Found async reset \rst_ni in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:623$815'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:632$764'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293'.
Found async reset \rst_ni in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279'.

36.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~303 debug messages>

36.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:428$234'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:442$211'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:439$210'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:436$209'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:432$208'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:201$201'.
     1/1: $0\core_busy_q[3:0]
Creating decoders for process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601'.
     1/1: $0\state_q[1:0]
Creating decoders for process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
     1/42: $5\decoded_b3[15:0]
     2/42: $5\decoded_a3[15:0]
     3/42: $5\decoded_b2[15:0]
     4/42: $5\decoded_a2[15:0]
     5/42: $5\decoded_b1[15:0]
     6/42: $5\decoded_a1[15:0]
     7/42: $5\decoded_b0[15:0]
     8/42: $5\decoded_a0[15:0]
     9/42: $2\state_d[1:0]
    10/42: $4\decoded_b3[15:0]
    11/42: $4\decoded_a3[15:0]
    12/42: $4\decoded_b2[15:0]
    13/42: $4\decoded_a2[15:0]
    14/42: $4\decoded_b1[15:0]
    15/42: $4\decoded_a1[15:0]
    16/42: $4\decoded_b0[15:0]
    17/42: $4\decoded_a0[15:0]
    18/42: $3\decoded_b3[15:0]
    19/42: $3\decoded_a3[15:0]
    20/42: $3\decoded_b2[15:0]
    21/42: $3\decoded_a2[15:0]
    22/42: $3\decoded_b1[15:0]
    23/42: $3\decoded_a1[15:0]
    24/42: $3\decoded_b0[15:0]
    25/42: $3\decoded_a0[15:0]
    26/42: $2\decoded_b3[15:0]
    27/42: $2\decoded_a3[15:0]
    28/42: $2\decoded_b2[15:0]
    29/42: $2\decoded_a2[15:0]
    30/42: $2\decoded_b1[15:0]
    31/42: $2\decoded_a1[15:0]
    32/42: $2\decoded_b0[15:0]
    33/42: $2\decoded_a0[15:0]
    34/42: $1\decoded_a0[15:0]
    35/42: $1\decoded_a1[15:0]
    36/42: $1\decoded_a2[15:0]
    37/42: $1\decoded_a3[15:0]
    38/42: $1\decoded_b0[15:0]
    39/42: $1\decoded_b1[15:0]
    40/42: $1\decoded_b2[15:0]
    41/42: $1\decoded_b3[15:0]
    42/42: $1\state_d[1:0]
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:26$1549'.
     1/1: $1\outs[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1548'.
     1/2: $0\rdata_q[95:64]
     2/2: $0\err_q[2:2]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1547'.
     1/2: $0\rdata_q[63:32]
     2/2: $0\err_q[1:1]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1546'.
     1/2: $0\rdata_q[31:0]
     2/2: $0\err_q[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:98$1518'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:131$1516'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1462'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1461'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1460'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1459'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1458'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1457'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1456'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1455'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1454'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1453'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1452'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1451'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1450'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1449'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1448'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1447'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:1051$1438'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:932$1434'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:926$1432'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:576$1416'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
     1/136: $3\cpuctrlsts_part_d[7:6] [1]
     2/136: $6\mcause_en[0:0]
     3/136: $4\mepc_d[31:0]
     4/136: $6\mepc_en[0:0]
     5/136: $8\mstatus_d[4:2] [1:0]
     6/136: $8\mstatus_d[4:2] [2]
     7/136: $7\mstatus_d[1:1]
     8/136: $4\mstatus_d[5:1] [3:1]
     9/136: $4\mstatus_d[5:1] [0]
    10/136: $4\mstatus_d[5:1] [4]
    11/136: $5\double_fault_seen_o[0:0]
    12/136: $6\cpuctrlsts_part_d[7:6] [0]
    13/136: $4\double_fault_seen_o[0:0]
    14/136: $7\cpuctrlsts_part_d[7:7]
    15/136: $6\cpuctrlsts_part_we[0:0]
    16/136: $5\cpuctrlsts_part_we[0:0]
    17/136: $5\cpuctrlsts_part_d[7:6]
    18/136: $3\double_fault_seen_o[0:0]
    19/136: $3\mstack_en[0:0]
    20/136: $3\mcause_d[6:0]
    21/136: $5\mcause_en[0:0]
    22/136: $3\mepc_d[31:0]
    23/136: $5\mepc_en[0:0]
    24/136: $6\cpuctrlsts_part_d[7:6] [1]
    25/136: $6\mstatus_d[5:2] [1:0]
    26/136: $6\mstatus_d[5:2] [2]
    27/136: $5\mstatus_en[0:0]
    28/136: $3\mtval_d[31:0]
    29/136: $5\mtval_en[0:0]
    30/136: $4\depc_en[0:0]
    31/136: $2\depc_d[31:0]
    32/136: $4\dcsr_en[0:0]
    33/136: $7\dcsr_d[8:6]
    34/136: $6\dcsr_d[1:0]
    35/136: $4\cpuctrlsts_part_we[0:0]
    36/136: $4\cpuctrlsts_part_d[7:6]
    37/136: $2\mstack_en[0:0]
    38/136: $4\mtval_en[0:0]
    39/136: $2\mtval_d[31:0]
    40/136: $4\mcause_en[0:0]
    41/136: $2\mcause_d[6:0]
    42/136: $4\mepc_en[0:0]
    43/136: $2\mepc_d[31:0]
    44/136: $4\mstatus_en[0:0]
    45/136: $5\mstatus_d[5:2]
    46/136: $2\double_fault_seen_o[0:0]
    47/136: $2\exception_pc[31:0]
    48/136: $3\cpuctrlsts_part_we[0:0]
    49/136: $3\cpuctrlsts_part_d[7:6] [0]
    50/136: $1\mstack_en[0:0]
    51/136: $3\depc_en[0:0]
    52/136: $1\depc_d[31:0]
    53/136: $3\dcsr_en[0:0]
    54/136: $5\dcsr_d[8:6]
    55/136: $4\dcsr_d[1:0]
    56/136: $3\mtval_en[0:0]
    57/136: $1\mtval_d[31:0]
    58/136: $3\mcause_en[0:0]
    59/136: $1\mcause_d[6:0]
    60/136: $3\mepc_en[0:0]
    61/136: $1\mepc_d[31:0]
    62/136: $3\mstatus_en[0:0]
    63/136: $4\mcause_d[6:0]
    64/136: $1\double_fault_seen_o[0:0]
    65/136: $1\priv_lvl_d[1:0]
    66/136: $1\exception_pc[31:0]
    67/136: $6\mstatus_d[5:2] [3]
    68/136: $2\dcsr_d[31:0] [31:28]
    69/136: $2\mstatus_d[5:0] [5:4]
    70/136: $2\mstatus_d[5:0] [3:2]
    71/136: $2\dcsr_d[31:0] [15]
    72/136: $2\dcsr_d[31:0] [14]
    73/136: $2\dcsr_d[31:0] [27:16]
    74/136: $2\mstatus_d[5:0] [1:0]
    75/136: $2\dcsr_d[31:0] [1:0]
    76/136: $2\dcsr_d[31:0] [5]
    77/136: $2\dcsr_d[31:0] [4]
    78/136: $2\dcsr_d[31:0] [3]
    79/136: $2\dcsr_d[31:0] [2]
    80/136: $2\dcsr_d[31:0] [8:6]
    81/136: $2\dcsr_d[31:0] [13:12]
    82/136: $2\dcsr_d[31:0] [11]
    83/136: $3\dcsr_d[1:0]
    84/136: $2\dcsr_d[31:0] [9]
    85/136: $3\mstatus_d[3:2]
    86/136: $2\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.$result[1:0]$1380
    87/136: $2\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.inp[1:0]$1381
    88/136: $2\mstatus_en[0:0]
    89/136: $2$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1304[4:0]$1387
    90/136: $2$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1303[31:0]$1386
    91/136: $2$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1302[31:0]$1385
    92/136: $2$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1301[4:0]$1384
    93/136: $2$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1300[31:0]$1383
    94/136: $2$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1299[31:0]$1382
    95/136: $2\cpuctrlsts_part_we[0:0]
    96/136: $2\cpuctrlsts_part_d[7:0]
    97/136: $2\mhpmcounterh_we[31:0]
    98/136: $2\mhpmcounter_we[31:0]
    99/136: $2\mcountinhibit_we[0:0]
   100/136: $2\dscratch1_en[0:0]
   101/136: $2\dscratch0_en[0:0]
   102/136: $2\depc_en[0:0]
   103/136: $2\dcsr_en[0:0]
   104/136: $2\dcsr_d[31:0] [10]
   105/136: $2\mtvec_en[0:0]
   106/136: $2\mtval_en[0:0]
   107/136: $2\mcause_en[0:0]
   108/136: $2\mepc_en[0:0]
   109/136: $2\mscratch_en[0:0]
   110/136: $2\mie_en[0:0]
   111/136: $1$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1304[4:0]$1379
   112/136: $1$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1303[31:0]$1378
   113/136: $1$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1302[31:0]$1377
   114/136: $1$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1301[4:0]$1376
   115/136: $1$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1300[31:0]$1375
   116/136: $1$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1299[31:0]$1374
   117/136: $1\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.inp[1:0]$1373
   118/136: $1\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.$result[1:0]$1372
   119/136: $1\cpuctrlsts_part_we[0:0]
   120/136: $1\cpuctrlsts_part_d[7:0]
   121/136: $1\mhpmcounterh_we[31:0]
   122/136: $1\mhpmcounter_we[31:0]
   123/136: $1\mcountinhibit_we[0:0]
   124/136: $1\dscratch1_en[0:0]
   125/136: $1\dscratch0_en[0:0]
   126/136: $1\depc_en[0:0]
   127/136: $1\dcsr_en[0:0]
   128/136: $1\dcsr_d[31:0]
   129/136: $1\mtvec_en[0:0]
   130/136: $1\mtval_en[0:0]
   131/136: $1\mcause_en[0:0]
   132/136: $1\mepc_en[0:0]
   133/136: $1\mscratch_en[0:0]
   134/136: $1\mie_en[0:0]
   135/136: $1\mstatus_en[0:0]
   136/136: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
     1/29: $5\illegal_csr[0:0]
     2/29: $4\illegal_csr[0:0]
     3/29: $1\csr_rdata_int[31:0] [31]
     4/29: $1\csr_rdata_int[31:0] [7]
     5/29: $1\csr_rdata_int[31:0] [6:4]
     6/29: $1\csr_rdata_int[31:0] [3]
     7/29: $2$mem2reg_rd$\mhpmevent$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:392$1309_DATA[31:0]$1336
     8/29: $1\csr_rdata_int[31:0] [2:0]
     9/29: $1\csr_rdata_int[31:0] [10:8]
    10/29: $2\illegal_csr[0:0]
    11/29: $1\csr_rdata_int[31:0] [20:18]
    12/29: $1\csr_rdata_int[31:0] [12]
    13/29: $1\csr_rdata_int[31:0] [17]
    14/29: $1\csr_rdata_int[31:0] [15:13]
    15/29: $1\csr_rdata_int[31:0] [16]
    16/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:394$1311_DATA[63:0]$1338
    17/29: $1\csr_rdata_int[31:0] [30:22]
    18/29: $1\csr_rdata_int[31:0] [11]
    19/29: $3\illegal_csr[0:0]
    20/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:393$1310_DATA[63:0]$1337
    21/29: $1\csr_rdata_int[31:0] [21]
    22/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:394$1311_DATA[63:0]$1333
    23/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:394$1311_ADDR[4:0]$1332
    24/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:393$1310_DATA[63:0]$1331
    25/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:393$1310_ADDR[4:0]$1330
    26/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:392$1309_DATA[31:0]$1329
    27/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:392$1309_ADDR[4:0]$1328
    28/29: $1\illegal_csr[0:0]
    29/29: $1\dbg_csr[0:0]
Creating decoders for process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281'.
     1/1: $0\rdata_q[6:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1279'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1274'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269'.
     1/1: $0\rdata_q[7:0]
Creating decoders for process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
     1/35: $3$lookahead\out_reg$1230[127:0]$1248
     2/35: $2$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1217[127:0]$1246
     3/35: $2$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1216[127:0]$1245
     4/35: $2$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1218[31:0]$1247
     5/35: $2\sv2v_autoblock_4.i[31:0]
     6/35: $0\input_reg[31:0] [15:8]
     7/35: $0\input_reg[31:0] [7:0]
     8/35: $0\input_reg[31:0] [23:16]
     9/35: $0\input_reg[31:0] [31:24]
    10/35: $0\weight_reg[31:0] [31:28]
    11/35: $0\weight_reg[31:0] [27:24]
    12/35: $0\weight_reg[31:0] [23:20]
    13/35: $0\weight_reg[31:0] [19:16]
    14/35: $0\weight_reg[31:0] [15:12]
    15/35: $0\weight_reg[31:0] [11:8]
    16/35: $0\weight_reg[31:0] [7:4]
    17/35: $0\weight_reg[31:0] [3:0]
    18/35: $2$lookahead\out_reg$1230[127:0]$1241 [95:64]
    19/35: $2$lookahead\out_reg$1230[127:0]$1241 [63:32]
    20/35: $2$lookahead\out_reg$1230[127:0]$1241 [31:0]
    21/35: $2\sv2v_autoblock_2.i[31:0]
    22/35: $1$lookahead\out_reg$1230[127:0]$1240
    23/35: $1$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1218[31:0]$1239
    24/35: $1$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1217[127:0]$1238
    25/35: $1$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1216[127:0]$1237
    26/35: $1\sv2v_autoblock_4.i[31:0]
    27/35: $1\sv2v_autoblock_3.i[31:0]
    28/35: $1\sv2v_autoblock_2.i[31:0]
    29/35: $1\sv2v_autoblock_1.i[31:0]
    30/35: $2\sv2v_autoblock_3.i[31:0]
    31/35: $2$lookahead\out_reg$1230[127:0]$1241 [127:96]
    32/35: $0\mul_pos[1:0]
    33/35: $0\mul_counter[1:0]
    34/35: $0\mode_reg[2:0]
    35/35: $0\start[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:734$1215'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:731$1214'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:728$1213'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:725$1212'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:722$1211'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:719$1210'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:715$1209'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:712$1208'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:709$1207'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:705$1206'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:737$1205'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:209$1204'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:197$1193'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:152$1185'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:146$1179'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:144$1177'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:103$1171'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:97$1166'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:90$1164'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:78$1162'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:69$1160'.
     1/1: $1\adder_in_a[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\md_state_d[2:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\op_remainder_d[33:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_numerator_d[31:0]
    16/16: $1\op_denominator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:343$1109'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:152$1091'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
     1/50: $9\alu_op_a_mux_sel_o[1:0]
     2/50: $9\alu_op_b_mux_sel_o[0:0]
     3/50: $8\alu_op_a_mux_sel_o[1:0]
     4/50: $9\imm_b_mux_sel_o[2:0]
     5/50: $2\imm_a_mux_sel_o[0:0]
     6/50: $15\alu_operator_o[6:0]
     7/50: $8\imm_b_mux_sel_o[2:0]
     8/50: $8\alu_op_b_mux_sel_o[0:0]
     9/50: $7\alu_op_a_mux_sel_o[1:0]
    10/50: $7\alu_op_b_mux_sel_o[0:0]
    11/50: $6\alu_op_a_mux_sel_o[1:0]
    12/50: $14\alu_operator_o[6:0]
    13/50: $7\imm_b_mux_sel_o[2:0]
    14/50: $13\alu_operator_o[6:0]
    15/50: $3\div_sel_o[0:0]
    16/50: $3\mult_sel_o[0:0]
    17/50: $2\div_sel_o[0:0]
    18/50: $2\mult_sel_o[0:0]
    19/50: $12\alu_operator_o[6:0]
    20/50: $11\alu_operator_o[6:0]
    21/50: $10\alu_operator_o[6:0]
    22/50: $9\alu_operator_o[6:0]
    23/50: $8\alu_operator_o[6:0]
    24/50: $7\alu_operator_o[6:0]
    25/50: $6\alu_op_b_mux_sel_o[0:0]
    26/50: $6\imm_b_mux_sel_o[2:0]
    27/50: $6\alu_operator_o[6:0]
    28/50: $5\imm_b_mux_sel_o[2:0]
    29/50: $5\alu_op_b_mux_sel_o[0:0]
    30/50: $5\alu_op_a_mux_sel_o[1:0]
    31/50: $4\alu_op_b_mux_sel_o[0:0]
    32/50: $4\alu_op_a_mux_sel_o[1:0]
    33/50: $5\alu_operator_o[6:0]
    34/50: $4\imm_b_mux_sel_o[2:0]
    35/50: $4\alu_operator_o[6:0]
    36/50: $3\alu_operator_o[6:0]
    37/50: $3\imm_b_mux_sel_o[2:0]
    38/50: $3\alu_op_b_mux_sel_o[0:0]
    39/50: $3\alu_op_a_mux_sel_o[1:0]
    40/50: $2\alu_operator_o[6:0]
    41/50: $2\imm_b_mux_sel_o[2:0]
    42/50: $2\alu_op_b_mux_sel_o[0:0]
    43/50: $2\alu_op_a_mux_sel_o[1:0]
    44/50: $1\alu_op_b_mux_sel_o[0:0]
    45/50: $1\alu_op_a_mux_sel_o[1:0]
    46/50: $1\alu_operator_o[6:0]
    47/50: $1\imm_b_mux_sel_o[2:0]
    48/50: $1\div_sel_o[0:0]
    49/50: $1\mult_sel_o[0:0]
    50/50: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
     1/96: $3\csr_access_o[0:0]
     2/96: $2\branch_in_dec_o[0:0]
     3/96: $6\jump_set_o[0:0]
     4/96: $3\jump_in_dec_o[0:0]
     5/96: $2\data_we_o[0:0]
     6/96: $2\data_req_o[0:0]
     7/96: $6\rf_we[0:0]
     8/96: $26\illegal_insn[0:0]
     9/96: $3\csr_op[1:0]
    10/96: $3\csr_illegal[0:0]
    11/96: $3\rf_ren_a_o[0:0]
    12/96: $25\illegal_insn[0:0]
    13/96: $3\ecall_insn_o[0:0]
    14/96: $24\illegal_insn[0:0]
    15/96: $3\wfi_insn_o[0:0]
    16/96: $3\dret_insn_o[0:0]
    17/96: $3\mret_insn_o[0:0]
    18/96: $3\ebrk_insn_o[0:0]
    19/96: $23\illegal_insn[0:0]
    20/96: $2\wfi_insn_o[0:0]
    21/96: $2\ecall_insn_o[0:0]
    22/96: $2\dret_insn_o[0:0]
    23/96: $2\mret_insn_o[0:0]
    24/96: $2\ebrk_insn_o[0:0]
    25/96: $5\rf_we[0:0]
    26/96: $2\csr_illegal[0:0]
    27/96: $2\rf_wdata_sel_o[0:0]
    28/96: $2\rf_ren_a_o[0:0]
    29/96: $2\csr_access_o[0:0]
    30/96: $2\csr_op[1:0]
    31/96: $3\icache_inval_o[0:0]
    32/96: $5\jump_set_o[0:0]
    33/96: $4\rf_we[0:0]
    34/96: $22\illegal_insn[0:0]
    35/96: $2\jump_in_dec_o[0:0]
    36/96: $4\jump_set_o[0:0]
    37/96: $2\icache_inval_o[0:0]
    38/96: $21\illegal_insn[0:0]
    39/96: $3\multdiv_signed_mode_o[1:0]
    40/96: $3\multdiv_operator_o[1:0]
    41/96: $20\illegal_insn[0:0]
    42/96: $2\multdiv_signed_mode_o[1:0]
    43/96: $2\multdiv_operator_o[1:0]
    44/96: $19\illegal_insn[0:0]
    45/96: $18\illegal_insn[0:0]
    46/96: $17\illegal_insn[0:0]
    47/96: $16\illegal_insn[0:0]
    48/96: $15\illegal_insn[0:0]
    49/96: $14\illegal_insn[0:0]
    50/96: $13\illegal_insn[0:0]
    51/96: $12\illegal_insn[0:0]
    52/96: $11\illegal_insn[0:0]
    53/96: $10\illegal_insn[0:0]
    54/96: $9\illegal_insn[0:0]
    55/96: $8\illegal_insn[0:0]
    56/96: $3\data_type_o[1:0]
    57/96: $7\illegal_insn[0:0]
    58/96: $2\data_type_o[1:0]
    59/96: $6\illegal_insn[0:0]
    60/96: $5\illegal_insn[0:0]
    61/96: $4\illegal_insn[0:0]
    62/96: $3\illegal_insn[0:0]
    63/96: $3\jump_set_o[0:0]
    64/96: $3\rf_we[0:0]
    65/96: $2\jump_set_o[0:0]
    66/96: $2\rf_we[0:0]
    67/96: $2\illegal_insn[0:0]
    68/96: $2\neur_bias_in_dec_o[0:0]
    69/96: $2\neur_get_res_dec_o[0:0]
    70/96: $2\neur_valid_in_dec_o[0:0]
    71/96: $1\illegal_insn[0:0]
    72/96: $1\neur_get_res_dec_o[0:0]
    73/96: $1\neur_bias_in_dec_o[0:0]
    74/96: $1\neur_valid_in_dec_o[0:0]
    75/96: $1\rf_we[0:0]
    76/96: $1\rf_ren_b_o[0:0]
    77/96: $1\rf_ren_a_o[0:0]
    78/96: $1\csr_illegal[0:0]
    79/96: $1\branch_in_dec_o[0:0]
    80/96: $1\jump_in_dec_o[0:0]
    81/96: $1\data_sign_extension_o[0:0]
    82/96: $1\data_type_o[1:0]
    83/96: $1\multdiv_signed_mode_o[1:0]
    84/96: $1\multdiv_operator_o[1:0]
    85/96: $1\rf_wdata_sel_o[0:0]
    86/96: $1\jump_set_o[0:0]
    87/96: $1\wfi_insn_o[0:0]
    88/96: $1\ecall_insn_o[0:0]
    89/96: $1\dret_insn_o[0:0]
    90/96: $1\mret_insn_o[0:0]
    91/96: $1\ebrk_insn_o[0:0]
    92/96: $1\csr_access_o[0:0]
    93/96: $1\icache_inval_o[0:0]
    94/96: $1\csr_op[1:0]
    95/96: $1\data_we_o[0:0]
    96/96: $1\data_req_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:170$1056'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
     1/9: $0\illegal_insn_q[0:0]
     2/9: $0\exc_req_q[0:0]
     3/9: $0\store_err_q[0:0]
     4/9: $0\load_err_q[0:0]
     5/9: $0\enter_debug_mode_prio_q[0:0]
     6/9: $0\debug_mode_q[0:0]
     7/9: $0\do_single_step_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
     1/110: $8\halt_if[0:0]
     2/110: $17\ctrl_fsm_ns[3:0]
     3/110: $16\ctrl_fsm_ns[3:0]
     4/110: $4\csr_restore_dret_id_o[0:0]
     5/110: $4\debug_mode_d[0:0]
     6/110: $8\pc_set_o[0:0]
     7/110: $4\pc_mux_o[2:0]
     8/110: $15\ctrl_fsm_ns[3:0]
     9/110: $6\nmi_mode_d[0:0]
    10/110: $5\nmi_mode_d[0:0]
    11/110: $3\csr_restore_mret_id_o[0:0]
    12/110: $7\pc_set_o[0:0]
    13/110: $3\pc_mux_o[2:0]
    14/110: $3\debug_mode_d[0:0]
    15/110: $14\ctrl_fsm_ns[3:0]
    16/110: $3\csr_restore_dret_id_o[0:0]
    17/110: $4\flush_id[0:0]
    18/110: $13\ctrl_fsm_ns[3:0]
    19/110: $6\csr_save_cause_o[0:0]
    20/110: $6\csr_save_id_o[0:0]
    21/110: $6\pc_set_o[0:0]
    22/110: $9\exc_cause_o[6:0]
    23/110: $6\csr_mtval_o[31:0]
    24/110: $8\exc_cause_o[6:0]
    25/110: $12\ctrl_fsm_ns[3:0]
    26/110: $3\flush_id[0:0]
    27/110: $5\csr_save_cause_o[0:0]
    28/110: $5\csr_save_id_o[0:0]
    29/110: $5\pc_set_o[0:0]
    30/110: $4\csr_save_id_o[0:0]
    31/110: $11\ctrl_fsm_ns[3:0]
    32/110: $2\flush_id[0:0]
    33/110: $5\csr_mtval_o[31:0]
    34/110: $4\csr_save_cause_o[0:0]
    35/110: $3\csr_save_id_o[0:0]
    36/110: $7\exc_cause_o[6:0]
    37/110: $4\pc_set_o[0:0]
    38/110: $2\exc_pc_mux_o[1:0]
    39/110: $2\pc_mux_o[2:0]
    40/110: $2\debug_mode_d[0:0]
    41/110: $4\nmi_mode_d[0:0]
    42/110: $2\csr_restore_dret_id_o[0:0]
    43/110: $2\csr_restore_mret_id_o[0:0]
    44/110: $2\debug_csr_save_o[0:0]
    45/110: $2\csr_save_id_o[0:0]
    46/110: $3\csr_save_cause_o[0:0]
    47/110: $6\exc_cause_o[6:0]
    48/110: $5\exc_cause_o[6:0]
    49/110: $4\exc_cause_o[6:0]
    50/110: $4\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.$result[4:0]$1024
    51/110: $4\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.inp[4:0]$1025
    52/110: $4\csr_mtval_o[31:0]
    53/110: $3\nmi_mode_d[0:0]
    54/110: $3\csr_mtval_o[31:0]
    55/110: $3\exc_cause_o[6:0]
    56/110: $3\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.inp[4:0]$1019
    57/110: $3\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.$result[4:0]$1018
    58/110: $2\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.inp[4:0]$1015
    59/110: $2\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.$result[4:0]$1014
    60/110: $2\nmi_mode_d[0:0]
    61/110: $2\csr_mtval_o[31:0]
    62/110: $2\exc_cause_o[6:0]
    63/110: $2\csr_save_cause_o[0:0]
    64/110: $2\csr_save_if_o[0:0]
    65/110: $3\pc_set_o[0:0]
    66/110: $7\halt_if[0:0]
    67/110: $10\ctrl_fsm_ns[3:0]
    68/110: $6\halt_if[0:0]
    69/110: $9\ctrl_fsm_ns[3:0]
    70/110: $5\halt_if[0:0]
    71/110: $8\ctrl_fsm_ns[3:0]
    72/110: $4\halt_if[0:0]
    73/110: $2\perf_jump_o[0:0]
    74/110: $2\perf_tbranch_o[0:0]
    75/110: $2\pc_set_o[0:0]
    76/110: $7\ctrl_fsm_ns[3:0]
    77/110: $6\ctrl_fsm_ns[3:0]
    78/110: $2\retain_id[0:0]
    79/110: $3\halt_if[0:0]
    80/110: $5\ctrl_fsm_ns[3:0]
    81/110: $2\halt_if[0:0]
    82/110: $4\ctrl_fsm_ns[3:0]
    83/110: $3\ctrl_fsm_ns[3:0]
    84/110: $2\ctrl_fsm_ns[3:0]
    85/110: $2\ctrl_busy_o[0:0]
    86/110: $1\ctrl_fsm_ns[3:0]
    87/110: $1\pc_set_o[0:0]
    88/110: $1\pc_mux_o[2:0]
    89/110: $1\instr_req_o[0:0]
    90/110: $1\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.inp[4:0]$999
    91/110: $1\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.$result[4:0]$998
    92/110: $1\retain_id[0:0]
    93/110: $1\halt_if[0:0]
    94/110: $1\debug_mode_d[0:0]
    95/110: $1\nmi_mode_d[0:0]
    96/110: $1\controller_run_o[0:0]
    97/110: $1\flush_id[0:0]
    98/110: $1\perf_tbranch_o[0:0]
    99/110: $1\perf_jump_o[0:0]
   100/110: $1\debug_csr_save_o[0:0]
   101/110: $1\debug_mode_entering_o[0:0]
   102/110: $1\csr_mtval_o[31:0]
   103/110: $1\csr_save_cause_o[0:0]
   104/110: $1\csr_restore_dret_id_o[0:0]
   105/110: $1\csr_restore_mret_id_o[0:0]
   106/110: $1\csr_save_id_o[0:0]
   107/110: $1\csr_save_if_o[0:0]
   108/110: $1\exc_cause_o[6:0]
   109/110: $1\exc_pc_mux_o[1:0]
   110/110: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:314$993'.
     1/1: $0\debug_cause_q[2:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987'.
     1/15: $15\mfip_id[3:0]
     2/15: $14\mfip_id[3:0]
     3/15: $13\mfip_id[3:0]
     4/15: $12\mfip_id[3:0]
     5/15: $11\mfip_id[3:0]
     6/15: $10\mfip_id[3:0]
     7/15: $9\mfip_id[3:0]
     8/15: $8\mfip_id[3:0]
     9/15: $7\mfip_id[3:0]
    10/15: $6\mfip_id[3:0]
    11/15: $5\mfip_id[3:0]
    12/15: $4\mfip_id[3:0]
    13/15: $3\mfip_id[3:0]
    14/15: $2\mfip_id[3:0]
    15/15: $1\mfip_id[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:126$907'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:110$906'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
     1/4: $0\branch_discard_q[1:0]
     2/4: $0\rdata_outstanding_q[1:0]
     3/4: $0\discard_req_q[0:0]
     4/4: $0\valid_req_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:397$869'.
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:211$837'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832'.
     1/2: $1\exc_pc[31:0]
     2/2: $1\irq_vec[4:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:623$815'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:405$809'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:404$808'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:401$807'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
     1/44: $7\id_fsm_d[0:0]
     2/44: $4\stall_jump[0:0]
     3/44: $4\stall_branch[0:0]
     4/44: $5\stall_neur[0:0]
     5/44: $5\stall_multdiv[0:0]
     6/44: $7\rf_we_raw[0:0]
     7/44: $6\rf_we_raw[0:0]
     8/44: $4\stall_neur[0:0]
     9/44: $5\rf_we_raw[0:0]
    10/44: $6\id_fsm_d[0:0]
    11/44: $4\stall_multdiv[0:0]
    12/44: $4\rf_we_raw[0:0]
    13/44: $5\id_fsm_d[0:0]
    14/44: $4\id_fsm_d[0:0]
    15/44: $3\id_fsm_d[0:0]
    16/44: $3\stall_alu[0:0]
    17/44: $3\rf_we_raw[0:0]
    18/44: $3\stall_jump[0:0]
    19/44: $3\stall_branch[0:0]
    20/44: $3\stall_neur[0:0]
    21/44: $3\stall_multdiv[0:0]
    22/44: $3\jump_set_raw[0:0]
    23/44: $3\branch_set_raw_d[0:0]
    24/44: $3\perf_branch_o[0:0]
    25/44: $2\id_fsm_d[0:0]
    26/44: $2\stall_alu[0:0]
    27/44: $2\rf_we_raw[0:0]
    28/44: $2\stall_jump[0:0]
    29/44: $2\stall_branch[0:0]
    30/44: $2\stall_neur[0:0]
    31/44: $2\stall_multdiv[0:0]
    32/44: $2\jump_set_raw[0:0]
    33/44: $2\branch_set_raw_d[0:0]
    34/44: $2\perf_branch_o[0:0]
    35/44: $1\id_fsm_d[0:0]
    36/44: $1\stall_alu[0:0]
    37/44: $1\rf_we_raw[0:0]
    38/44: $1\stall_jump[0:0]
    39/44: $1\stall_branch[0:0]
    40/44: $1\stall_neur[0:0]
    41/44: $1\stall_multdiv[0:0]
    42/44: $1\jump_set_raw[0:0]
    43/44: $1\branch_set_raw_d[0:0]
    44/44: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:632$764'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:500$708'.
     1/4: $4\csr_pipe_flush[0:0]
     2/4: $3\csr_pipe_flush[0:0]
     3/4: $2\csr_pipe_flush[0:0]
     4/4: $1\csr_pipe_flush[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v:0$593'.
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$410'.
     1/1: $1\en_latch[0:0]
Creating decoders for process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:0$401'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:48$278_DATA[31:0]$384
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:47$277_DATA[31:0]$381
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:145$378'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$376'.
     1/1: $1\mem[31][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$375'.
     1/1: $1\mem[30][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$374'.
     1/1: $1\mem[29][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$373'.
     1/1: $1\mem[28][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$372'.
     1/1: $1\mem[27][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$371'.
     1/1: $1\mem[26][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$370'.
     1/1: $1\mem[25][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$369'.
     1/1: $1\mem[24][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$368'.
     1/1: $1\mem[23][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$367'.
     1/1: $1\mem[22][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$366'.
     1/1: $1\mem[21][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$365'.
     1/1: $1\mem[20][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$364'.
     1/1: $1\mem[19][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$363'.
     1/1: $1\mem[18][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$362'.
     1/1: $1\mem[17][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$361'.
     1/1: $1\mem[16][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$360'.
     1/1: $1\mem[15][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$359'.
     1/1: $1\mem[14][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$358'.
     1/1: $1\mem[13][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$357'.
     1/1: $1\mem[12][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$356'.
     1/1: $1\mem[11][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$355'.
     1/1: $1\mem[10][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$354'.
     1/1: $1\mem[9][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$353'.
     1/1: $1\mem[8][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$352'.
     1/1: $1\mem[7][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$351'.
     1/1: $1\mem[6][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$350'.
     1/1: $1\mem[5][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$349'.
     1/1: $1\mem[4][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$348'.
     1/1: $1\mem[3][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$347'.
     1/1: $1\mem[2][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$346'.
     1/1: $1\mem[1][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281'.
     1/32: $32\waddr_onehot_a[31:31]
     2/32: $31\waddr_onehot_a[30:30]
     3/32: $30\waddr_onehot_a[29:29]
     4/32: $29\waddr_onehot_a[28:28]
     5/32: $28\waddr_onehot_a[27:27]
     6/32: $27\waddr_onehot_a[26:26]
     7/32: $26\waddr_onehot_a[25:25]
     8/32: $25\waddr_onehot_a[24:24]
     9/32: $24\waddr_onehot_a[23:23]
    10/32: $23\waddr_onehot_a[22:22]
    11/32: $22\waddr_onehot_a[21:21]
    12/32: $21\waddr_onehot_a[20:20]
    13/32: $20\waddr_onehot_a[19:19]
    14/32: $19\waddr_onehot_a[18:18]
    15/32: $18\waddr_onehot_a[17:17]
    16/32: $17\waddr_onehot_a[16:16]
    17/32: $16\waddr_onehot_a[15:15]
    18/32: $15\waddr_onehot_a[14:14]
    19/32: $14\waddr_onehot_a[13:13]
    20/32: $13\waddr_onehot_a[12:12]
    21/32: $12\waddr_onehot_a[11:11]
    22/32: $11\waddr_onehot_a[10:10]
    23/32: $10\waddr_onehot_a[9:9]
    24/32: $9\waddr_onehot_a[8:8]
    25/32: $8\waddr_onehot_a[7:7]
    26/32: $7\waddr_onehot_a[6:6]
    27/32: $6\waddr_onehot_a[5:5]
    28/32: $5\waddr_onehot_a[4:4]
    29/32: $4\waddr_onehot_a[3:3]
    30/32: $3\waddr_onehot_a[2:2]
    31/32: $2\waddr_onehot_a[1:1]
    32/32: $1\waddr_onehot_a[0:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279'.
     1/1: $0\wdata_a_q[31:0]

36.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ibex_top.\gen_noscramble.unused_scramble_inputs' from process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:428$234'.
No latch inferred for signal `\ibex_top.\scramble_key_valid_q' from process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:442$211'.
No latch inferred for signal `\ibex_top.\scramble_nonce_q' from process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:439$210'.
No latch inferred for signal `\ibex_top.\scramble_key_q' from process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:436$209'.
No latch inferred for signal `\ibex_top.\scramble_req_q' from process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:432$208'.
No latch inferred for signal `\neur_decoder.\decoded_b3' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_b2' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_b1' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_b0' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_a3' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_a2' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_a1' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\decoded_a0' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_decoder.\state_d' from process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
No latch inferred for signal `\neur_out_unit.\sign[1]' from process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
No latch inferred for signal `\neur_out_unit.\sign[0]' from process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
No latch inferred for signal `\neur_out_unit.\temp_results[1]' from process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
No latch inferred for signal `\neur_out_unit.\temp_results[0]' from process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
No latch inferred for signal `\neur_out_unit.\outs' from process `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:26$1549'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1462'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1461'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1460'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1459'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1457'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1456'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1455'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1454'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1453'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1452'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1451'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1450'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1449'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1448'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1447'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:932$1434'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:932$1434'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:926$1432'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_wdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\double_fault_seen_o' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\exception_pc' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mie_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mscratch_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch0_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch1_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_epc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_cause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.$result' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:472$1298.inp' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1299' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1300' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:502$1301' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1302' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1303' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:503$1304' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_rdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dbg_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\illegal_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:392$1309_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:392$1309_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:393$1310_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:393$1310_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:394$1311_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:394$1311_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_load' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\we' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_d' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:734$1215'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:731$1214'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:728$1213'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:725$1212'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:722$1211'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:719$1210'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:715$1209'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:712$1208'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:709$1207'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:705$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:737$1205'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:209$1204'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:197$1193'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:152$1185'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:146$1179'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:144$1177'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:103$1171'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:97$1166'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:90$1164'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:78$1162'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_a' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:69$1160'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift1' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift2' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift3' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:343$1109'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_q' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:152$1091'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_multicycle_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mult_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\div_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_d' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode_alu' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_req_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_we_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\icache_inval_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_access_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_a_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_b_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ebrk_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\dret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ecall_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\wfi_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_set_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_valid_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_bias_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_get_res_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_type_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_sign_extension_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\branch_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\illegal_insn' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_illegal' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_we' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:170$1056'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_entering_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.$result' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:447$938.inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\gen_mfip_id.sv2v_autoblock_1.i' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:397$869'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\fetch_addr_n' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:211$837'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\exc_pc' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\irq_vec' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imm_b' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:405$809'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_b_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:404$808'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_a_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:401$807'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\perf_branch_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_set_raw_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_not_set' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\jump_set_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_multdiv' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_neur' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_branch' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_jump' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_we_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_alu' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\csr_pipe_flush' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:500$708'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\alu_operand_a' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_incr_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_load_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_store_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ctrl_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_ns' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_rdata_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_b_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_h_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_w_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_wdata' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_be' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v:0$593'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v:0$593'.
Latch inferred for signal `\prim_clock_gating.\en_latch' from process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$410': $auto$proc_dlatch.cc:427:proc_dlatch$9072
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:752$385.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:0$401'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:752$386.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:0$401'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:752$386.inp' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:0$401'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:48$278_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:47$277_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[0]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:145$378'.
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[31]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$376': $auto$proc_dlatch.cc:427:proc_dlatch$9083
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[30]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$375': $auto$proc_dlatch.cc:427:proc_dlatch$9094
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[29]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$374': $auto$proc_dlatch.cc:427:proc_dlatch$9105
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[28]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$373': $auto$proc_dlatch.cc:427:proc_dlatch$9116
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[27]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$372': $auto$proc_dlatch.cc:427:proc_dlatch$9127
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[26]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$371': $auto$proc_dlatch.cc:427:proc_dlatch$9138
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[25]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$370': $auto$proc_dlatch.cc:427:proc_dlatch$9149
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[24]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$369': $auto$proc_dlatch.cc:427:proc_dlatch$9160
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[23]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$368': $auto$proc_dlatch.cc:427:proc_dlatch$9171
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[22]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$367': $auto$proc_dlatch.cc:427:proc_dlatch$9182
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[21]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$366': $auto$proc_dlatch.cc:427:proc_dlatch$9193
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[20]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$365': $auto$proc_dlatch.cc:427:proc_dlatch$9204
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[19]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$364': $auto$proc_dlatch.cc:427:proc_dlatch$9215
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[18]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$363': $auto$proc_dlatch.cc:427:proc_dlatch$9226
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[17]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$362': $auto$proc_dlatch.cc:427:proc_dlatch$9237
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[16]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$361': $auto$proc_dlatch.cc:427:proc_dlatch$9248
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[15]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$360': $auto$proc_dlatch.cc:427:proc_dlatch$9259
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[14]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$359': $auto$proc_dlatch.cc:427:proc_dlatch$9270
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[13]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$358': $auto$proc_dlatch.cc:427:proc_dlatch$9281
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[12]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$357': $auto$proc_dlatch.cc:427:proc_dlatch$9292
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[11]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$356': $auto$proc_dlatch.cc:427:proc_dlatch$9303
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[10]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$355': $auto$proc_dlatch.cc:427:proc_dlatch$9314
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[9]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$354': $auto$proc_dlatch.cc:427:proc_dlatch$9325
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[8]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$353': $auto$proc_dlatch.cc:427:proc_dlatch$9336
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[7]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$352': $auto$proc_dlatch.cc:427:proc_dlatch$9347
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[6]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$351': $auto$proc_dlatch.cc:427:proc_dlatch$9358
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[5]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$350': $auto$proc_dlatch.cc:427:proc_dlatch$9369
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[4]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$349': $auto$proc_dlatch.cc:427:proc_dlatch$9380
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[3]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$348': $auto$proc_dlatch.cc:427:proc_dlatch$9391
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[2]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$347': $auto$proc_dlatch.cc:427:proc_dlatch$9402
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[1]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$346': $auto$proc_dlatch.cc:427:proc_dlatch$9413
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\waddr_onehot_a' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wad.sv2v_autoblock_1.i' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281'.

36.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ibex_top.\core_busy_q' using process `\ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:201$201'.
  created $adff cell `$procdff$9424' with positive edge clock and negative level reset.
Creating register for signal `\neur_decoder.\state_q' using process `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601'.
  created $adff cell `$procdff$9425' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1548'.
  created $dff cell `$procdff$9426' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1548'.
  created $dff cell `$procdff$9427' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1547'.
  created $dff cell `$procdff$9428' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1547'.
  created $dff cell `$procdff$9429' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1546'.
  created $dff cell `$procdff$9430' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1546'.
  created $dff cell `$procdff$9431' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:98$1518'.
  created $dff cell `$procdff$9432' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:131$1516'.
  created $adff cell `$procdff$9433' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:1051$1438'.
  created $adff cell `$procdff$9434' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:576$1416'.
  created $adff cell `$procdff$9435' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.\rdata_q' using process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291'.
  created $adff cell `$procdff$9436' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289'.
  created $adff cell `$procdff$9437' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287'.
  created $adff cell `$procdff$9438' with positive edge clock and negative level reset.
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285'.
  created $adff cell `$procdff$9439' with positive edge clock and negative level reset.
Creating register for signal `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.\rdata_q' using process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283'.
  created $adff cell `$procdff$9440' with positive edge clock and negative level reset.
Creating register for signal `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.\rdata_q' using process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281'.
  created $adff cell `$procdff$9441' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1279'.
  created $adff cell `$procdff$9442' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_q' using process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1274'.
  created $adff cell `$procdff$9443' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.\rdata_q' using process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269'.
  created $adff cell `$procdff$9444' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\start' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9445' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\sv2v_autoblock_1.i' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9446' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\mode_reg' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9447' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\mul_counter' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9448' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\mul_pos' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9449' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\weight_reg' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9450' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\input_reg' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9451' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\out_reg' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9452' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.\sv2v_autoblock_2.i' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $dff cell `$procdff$9455' with positive edge clock.
Creating register for signal `\neur_control_unit.\sv2v_autoblock_3.i' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $dff cell `$procdff$9458' with positive edge clock.
Creating register for signal `\neur_control_unit.\sv2v_autoblock_4.i' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $dff cell `$procdff$9461' with positive edge clock.
Creating register for signal `\neur_control_unit.$bitselwrite$mask$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1216' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9462' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.$bitselwrite$data$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1217' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9463' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.$bitselwrite$sel$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1218' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9464' with positive edge clock and negative level reset.
Creating register for signal `\neur_control_unit.$lookahead\out_reg$1230' using process `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
  created $adff cell `$procdff$9465' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157'.
  created $adff cell `$procdff$9466' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
  created $adff cell `$procdff$9467' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
  created $adff cell `$procdff$9468' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
  created $adff cell `$procdff$9469' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
  created $adff cell `$procdff$9470' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
  created $adff cell `$procdff$9471' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9472' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9473' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9474' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9475' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9476' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9477' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9478' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9479' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
  created $adff cell `$procdff$9480' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_cause_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:314$993'.
  created $adff cell `$procdff$9481' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:126$907'.
  created $dff cell `$procdff$9482' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:110$906'.
  created $dff cell `$procdff$9483' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
  created $adff cell `$procdff$9484' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
  created $adff cell `$procdff$9485' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
  created $adff cell `$procdff$9486' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
  created $adff cell `$procdff$9487' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9488' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9489' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9490' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9491' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9492' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9493' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9494' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\pc_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
  created $dff cell `$procdff$9495' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_valid_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867'.
  created $adff cell `$procdff$9496' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_new_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867'.
  created $adff cell `$procdff$9497' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:623$815'.
  created $adff cell `$procdff$9498' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813'.
  created $adff cell `$procdff$9499' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811'.
  created $adff cell `$procdff$9500' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770'.
  created $adff cell `$procdff$9501' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:632$764'.
  created $adff cell `$procdff$9502' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
  created $adff cell `$procdff$9503' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
  created $adff cell `$procdff$9504' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
  created $adff cell `$procdff$9505' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_cs' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
  created $adff cell `$procdff$9506' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_last_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603'.
  created $adff cell `$procdff$9507' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_offset_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
  created $adff cell `$procdff$9508' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_type_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
  created $adff cell `$procdff$9509' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_sign_ext_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
  created $adff cell `$procdff$9510' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_we_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
  created $adff cell `$procdff$9511' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598'.
  created $adff cell `$procdff$9512' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293'.
  created $adff cell `$procdff$9513' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wdata_a_q' using process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279'.
  created $adff cell `$procdff$9514' with positive edge clock and negative level reset.

36.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

36.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:428$234'.
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:442$211'.
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:439$210'.
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:436$209'.
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:432$208'.
Removing empty process `ibex_top.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_top.v:201$201'.
Found and cleaned up 1 empty switch in `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601'.
Removing empty process `neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:237$1601'.
Found and cleaned up 5 empty switches in `\neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
Removing empty process `neur_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_decoder.v:51$1584'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1550'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:26$1549'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:26$1549'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1548'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1548'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1547'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1547'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1546'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:150$1546'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:98$1518'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:98$1518'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:131$1516'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:69$1497'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1465'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1462'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1461'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1460'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1459'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1458'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1457'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1456'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1455'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1454'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1453'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1452'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1451'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1450'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1449'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1448'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:914$1447'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:1051$1438'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:954$1435'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:932$1434'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:926$1432'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:926$1432'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:583$1419'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:576$1416'.
Found and cleaned up 12 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:436$1360'.
Found and cleaned up 6 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:300$1321'.
Found and cleaned up 1 empty switch in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291'.
Removing empty process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1291'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1289'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1287'.
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1285'.
Found and cleaned up 1 empty switch in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283'.
Removing empty process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1283'.
Found and cleaned up 1 empty switch in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281'.
Removing empty process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1281'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1279'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1277'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:43$1274'.
Found and cleaned up 3 empty switches in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:27$1272'.
Found and cleaned up 1 empty switch in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269'.
Removing empty process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1269'.
Found and cleaned up 4 empty switches in `\neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
Removing empty process `neur_control_unit.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:101$1231'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:734$1215'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:731$1214'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:728$1213'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:725$1212'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:722$1211'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:719$1210'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:715$1209'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:712$1208'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:709$1207'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:705$1206'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:737$1205'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:737$1205'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:209$1204'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:209$1204'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:197$1193'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:197$1193'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:169$1187'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:152$1185'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:152$1185'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:146$1179'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:146$1179'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:144$1177'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:103$1171'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:103$1171'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:97$1166'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:97$1166'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:90$1164'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:90$1164'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:78$1162'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:78$1162'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:69$1160'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:69$1160'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:49$1159'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:330$1157'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:265$1147'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:352$1118'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:343$1109'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:343$1109'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:114$1096'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:152$1091'.
Found and cleaned up 14 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:450$1078'.
Found and cleaned up 29 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:175$1062'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:170$1056'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:170$1056'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:230$1052'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:563$1050'.
Found and cleaned up 28 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:336$995'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:314$993'.
Found and cleaned up 15 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:303$987'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:19$924'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:126$907'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:126$907'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:110$906'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:110$906'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:149$904'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:439$870'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:397$869'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:402$867'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:211$837'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:211$837'.
Found and cleaned up 2 empty switches in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:198$832'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:623$815'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$813'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:423$811'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:405$809'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:405$809'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:404$808'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:401$807'.
Found and cleaned up 8 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:667$772'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:661$770'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:632$764'.
Found and cleaned up 4 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:500$708'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:500$708'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:433$707'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:356$701'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:335$645'.
Found and cleaned up 8 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:255$624'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:227$616'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:203$611'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:179$606'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:171$605'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:166$603'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:152$600'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:147$598'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:139$597'.
Found and cleaned up 7 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:99$594'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_wb_stage.v:0$593'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_csr.v:19$1293'.
Found and cleaned up 1 empty switch in `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$410'.
Removing empty process `prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$410'.
Removing empty process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:0$401'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$382'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:0$379'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:145$378'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$376'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$376'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$375'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$375'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$374'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$374'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$373'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$373'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$372'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$372'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$371'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$371'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$370'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$370'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$369'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$369'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$368'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$368'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$367'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$367'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$366'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$366'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$365'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$365'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$364'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$364'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$363'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$363'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$362'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$362'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$361'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$361'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$360'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$360'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$359'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$359'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$358'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$358'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$357'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$357'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$356'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$356'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$355'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$355'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$354'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$354'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$353'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$353'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$352'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$352'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$351'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$351'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$350'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$350'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$349'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$349'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$348'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$348'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$347'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$347'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$346'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:117$346'.
Found and cleaned up 32 empty switches in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:65$281'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:55$279'.
Cleaned up 305 empty switches.

36.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~18 debug messages>
Optimizing module neur_decoder.
<suppressed ~50 debug messages>
Optimizing module neur_out_unit.
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
<suppressed ~146 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module neur_control_unit.
<suppressed ~2 debug messages>
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~31 debug messages>
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~24 debug messages>
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
<suppressed ~39 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
<suppressed ~67 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
<suppressed ~10 debug messages>
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
<suppressed ~126 debug messages>
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
<suppressed ~63 debug messages>
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module prim_clock_gating.
<suppressed ~7 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
<suppressed ~3 debug messages>
Optimizing module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~220 debug messages>

36.4. Executing FLATTEN pass (flatten design).
Deleting now unused module neur_decoder.
Deleting now unused module neur_out_unit.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Deleting now unused module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Deleting now unused module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Deleting now unused module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Deleting now unused module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Deleting now unused module neur_control_unit.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Deleting now unused module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Deleting now unused module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Deleting now unused module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Deleting now unused module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Deleting now unused module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module prim_clock_gating.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Deleting now unused module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
Deleting now unused module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~71 debug messages>

36.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~89 debug messages>

36.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 1121 unused cells and 4135 unused wires.
<suppressed ~1202 debug messages>

36.7. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.neur_mul_valid_o is used but has no driver.
Found and reported 1 problems.

36.8. Executing OPT pass (performing simple optimizations).

36.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~8460 debug messages>
Removed a total of 2820 cells.

36.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\ex_block_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_ex_block.v:247$684: \u_ibex_core.ex_block_i.neur_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.$procmux$7812: \u_ibex_core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\id_stage_i.$procmux$7967: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\id_stage_i.$procmux$7911: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6397: \u_ibex_core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2182.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2184.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2193.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2195.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2204.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2206.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2215.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2217.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2226.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2228.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2237.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2240.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2242.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2023.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2251.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2253.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2262.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2264.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procmux$4231.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procmux$4246.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2273.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2275.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2284.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2286.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2295.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2297.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2305.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2313.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2321.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2329.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2337.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2345.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2353.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2361.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2369.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2377.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2385.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2393.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4427.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4433.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4445.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4452.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4468.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2029.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3437.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2031.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2401.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2409.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4505.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4513.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4525.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4537.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2417.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4549.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2425.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2433.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2445.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2033.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2540.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2542.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2544.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7814.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7822.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7824.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7830.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7832.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7838.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7840.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7846.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7848.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7854.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7856.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7862.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7864.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7875.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7877.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7879.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7881.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7883.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7894.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7898.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7900.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7913.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7915.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7917.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7919.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7921.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7933.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7935.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7937.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7939.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7951.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7953.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7957.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7971.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7973.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7975.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7985.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7987.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$7989.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8006.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8008.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8025.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8027.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8044.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8046.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8081.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8095.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8097.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8110.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8112.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8128.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8130.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8145.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8147.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8170.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2039.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8176.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8182.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8188.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8194.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8200.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2570.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8206.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2572.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8212.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8218.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8227.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8262.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8265.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8271.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8277.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2585.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2605.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2625.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6146.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6149.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6152.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6155.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6158.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6164.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6167.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6170.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6173.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6179.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6182.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6185.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6188.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6194.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6197.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6200.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6206.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6209.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6212.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6218.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6221.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6224.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6230.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6233.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6239.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6242.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6248.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6251.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6257.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6260.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6266.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6272.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6278.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6284.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6290.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6317.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6324.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6327.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6330.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6332.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6339.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6342.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6344.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2041.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6351.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6354.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6356.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6363.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6366.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6368.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2638.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6375.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6378.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6380.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6387.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6390.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6392.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6399.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6402.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6404.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2651.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6411.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6413.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6420.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6422.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6429.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6431.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2664.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6438.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6440.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6447.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6449.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6456.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6458.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2684.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6465.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6467.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6477.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6479.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6481.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6483.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6485.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6487.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6497.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6499.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6501.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6503.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6505.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6507.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2697.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6517.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6519.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6521.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6523.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6525.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6527.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6557.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6559.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6561.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6563.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6565.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6567.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6577.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6579.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6581.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6583.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6585.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6587.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2710.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6604.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6606.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6623.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6625.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6640.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6642.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2723.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6657.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6659.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6674.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6676.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6708.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6710.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2736.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6722.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6728.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6734.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2749.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6740.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2768.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6752.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6758.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6764.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2781.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6770.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6776.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2043.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6782.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6788.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2794.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6794.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6801.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6815.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2808.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6826.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6829.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6832.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6834.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6836.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6847.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6850.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6852.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6854.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6865.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6867.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6869.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2810.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6909.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6911.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6913.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6923.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6925.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6935.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6937.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2823.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6947.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6949.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7000.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2844.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7009.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7018.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7027.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2846.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7036.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7045.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7057.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7059.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7061.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7073.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7075.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7077.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2906.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7088.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7090.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7101.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7103.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7113.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2957.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7123.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7133.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7163.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2963.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7174.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7176.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7186.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7196.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7207.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7218.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7229.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7240.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7251.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7263.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7275.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3838.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2970.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4647.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4649.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4654.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4660.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4665.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4671.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2978.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4676.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4678.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4685.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4690.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4692.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2987.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4697.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4699.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2997.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4706.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3008.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4714.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3020.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4722.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4729.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4754.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4756.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3033.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3046.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4768.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4770.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3060.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4786.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4788.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3075.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4796.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4804.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4812.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3091.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4822.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4824.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4826.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4835.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4837.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4843.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3108.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4845.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4852.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4854.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3126.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4869.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3145.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4882.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4895.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4907.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4909.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4921.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4923.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4935.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4937.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4949.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4951.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4965.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4979.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4993.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5007.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5026.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5040.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5055.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5069.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5084.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5099.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5115.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5130.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5145.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5235.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5237.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3563.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5246.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5248.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5264.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5266.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5277.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5279.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5290.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5292.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5299.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5301.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5309.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5311.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5320.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5322.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5332.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5334.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5340.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5346.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5352.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5358.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5364.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5370.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5376.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5388.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5400.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5406.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5424.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5426.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5433.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5441.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5448.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5455.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5479.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5481.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5494.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5496.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2074.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2076.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5511.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5513.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5521.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5529.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5537.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5546.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5549.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5551.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5553.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5563.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5566.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5568.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5570.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5578.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5581.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5583.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5585.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5594.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5597.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5599.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5601.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5610.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5613.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5615.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5617.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5630.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5632.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5634.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5643.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5645.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5656.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5658.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5660.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5671.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5673.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2079.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5675.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5687.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5689.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2081.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5699.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5712.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5714.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5728.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5742.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5757.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5772.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5785.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5799.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5814.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5829.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5844.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5860.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5876.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5895.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5914.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5931.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5949.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2090.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2093.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3972.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_if_stage.v:246$843.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7484.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7487.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7489.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7491.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7500.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7502.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7504.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7514.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7516.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7518.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7520.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7529.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7531.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7533.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2095.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7542.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7544.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7546.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7554.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7556.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7564.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7566.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$4018.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7575.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7577.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2104.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7587.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7598.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2107.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7607.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7618.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7620.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2109.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7633.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7637.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7647.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7649.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7651.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2119.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7660.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7662.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2121.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2124.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7673.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7682.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7684.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7693.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7695.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7706.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2126.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7717.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7728.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7730.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2135.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2138.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7740.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2019.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7750.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2140.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2149.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2151.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$1958.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8294.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8300.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8306.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8312.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8318.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8325.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8332.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8339.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8346.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8355.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8357.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8366.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8368.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8376.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8384.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8392.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8400.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8408.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8416.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8425.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8434.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2160.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8443.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8452.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8463.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8465.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8476.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8478.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8489.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8491.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2162.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8502.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8504.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8514.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8524.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8534.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8544.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8574.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8584.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8594.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2021.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8670.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8676.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8683.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8691.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8701.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8707.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8714.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8756.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2171.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8767.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8773.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2173.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1989.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8783.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8785.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1991.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1993.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$1999.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2001.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8795.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8797.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2003.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8804.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2009.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2011.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2013.
Removed 659 multiplexer ports.
<suppressed ~280 debug messages>

36.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.$procmux$8173: $auto$opt_reduce.cc:134:opt_pmux$9518
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4210: $auto$opt_reduce.cc:134:opt_pmux$9520
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4413: { $auto$opt_reduce.cc:134:opt_pmux$9522 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3404: $auto$opt_reduce.cc:134:opt_pmux$9524
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4459: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4416_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP $auto$opt_reduce.cc:134:opt_pmux$9526 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4470: { $auto$opt_reduce.cc:134:opt_pmux$9530 $auto$opt_reduce.cc:134:opt_pmux$9528 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3759: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4475: { $auto$opt_reduce.cc:134:opt_pmux$9534 $auto$opt_reduce.cc:134:opt_pmux$9532 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4480: { $auto$opt_reduce.cc:134:opt_pmux$9538 $auto$opt_reduce.cc:134:opt_pmux$9536 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3805: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3436_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3434_CMP $auto$opt_reduce.cc:134:opt_pmux$9540 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4485: { $auto$opt_reduce.cc:134:opt_pmux$9544 $auto$opt_reduce.cc:134:opt_pmux$9542 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4490: $auto$opt_reduce.cc:134:opt_pmux$9546
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4495: { $auto$opt_reduce.cc:134:opt_pmux$9548 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4556: $auto$opt_reduce.cc:134:opt_pmux$9550
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7278: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7288_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7287_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7286_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7264_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7208_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062_CMP $auto$opt_reduce.cc:134:opt_pmux$9552 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7290: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6837_CMP $auto$opt_reduce.cc:134:opt_pmux$9554 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7299: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062_CMP $auto$opt_reduce.cc:134:opt_pmux$9556 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3715: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7306: $auto$opt_reduce.cc:134:opt_pmux$9558
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7334: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7208_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062_CMP $auto$opt_reduce.cc:134:opt_pmux$9560 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7341: { $auto$opt_reduce.cc:134:opt_pmux$9562 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3489: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7357: { $auto$opt_reduce.cc:134:opt_pmux$9564 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7388: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3850: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7418: { $auto$opt_reduce.cc:134:opt_pmux$9566 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4562: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4558_CMP $auto$opt_reduce.cc:134:opt_pmux$9568 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4506_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4572: $auto$opt_reduce.cc:134:opt_pmux$9570
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4719: $auto$opt_reduce.cc:134:opt_pmux$9572
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4735: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4751_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4750_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4749_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4748_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4747_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4746_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4745_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4744_CMP $auto$opt_reduce.cc:134:opt_pmux$9574 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4762: $auto$opt_reduce.cc:134:opt_pmux$9576
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4780: $auto$opt_reduce.cc:134:opt_pmux$9578
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3441: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2986_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3240: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5148: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4910_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4883_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4757_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5041_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4910_CMP $auto$opt_reduce.cc:134:opt_pmux$9582 $auto$opt_reduce.cc:134:opt_pmux$9580 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4679_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5170: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4910_CMP $auto$opt_reduce.cc:134:opt_pmux$9584 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4827_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4757_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4679_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5182: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5100_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5041_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4910_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4883_CMP $auto$opt_reduce.cc:134:opt_pmux$9586 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4679_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5241: $auto$opt_reduce.cc:134:opt_pmux$9588
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3575: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5284: $auto$opt_reduce.cc:134:opt_pmux$9590
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3897: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5438: $auto$opt_reduce.cc:134:opt_pmux$9592
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5468: $auto$opt_reduce.cc:134:opt_pmux$9594
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5488: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5474_CMP $auto$opt_reduce.cc:134:opt_pmux$9596 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5502: { $auto$opt_reduce.cc:134:opt_pmux$9602 $auto$opt_reduce.cc:134:opt_pmux$9600 $auto$opt_reduce.cc:134:opt_pmux$9598 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5624: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5628_CTRL
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5683: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5628_CMP [0] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5657_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5738: { $auto$opt_reduce.cc:134:opt_pmux$9604 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5232_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5768: $auto$opt_reduce.cc:134:opt_pmux$9606
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3276: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5891: $auto$opt_reduce.cc:134:opt_pmux$9608
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5952: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5896_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5815_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5800_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5758_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5715_CMP $auto$opt_reduce.cc:134:opt_pmux$9610 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5554_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5482_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5427_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5238_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6008: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5861_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5815_CMP $auto$opt_reduce.cc:134:opt_pmux$9612 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5238_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3622: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6052: { $auto$opt_reduce.cc:134:opt_pmux$9614 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5427_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3985: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3436_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3434_CMP $auto$opt_reduce.cc:134:opt_pmux$9616 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6136: $auto$opt_reduce.cc:134:opt_pmux$9618
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7627: { $auto$opt_reduce.cc:134:opt_pmux$9620 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7613_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4030: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7710: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7593_CMP [1] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7490_CMP $auto$opt_reduce.cc:134:opt_pmux$9622 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3316: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7735: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7588_CMP $auto$opt_reduce.cc:134:opt_pmux$9624 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7736_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3668: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4146: $auto$opt_reduce.cc:134:opt_pmux$9626
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8649: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:349$650_Y $auto$opt_reduce.cc:134:opt_pmux$9628 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8659: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$8326_CMP $auto$opt_reduce.cc:134:opt_pmux$9630 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$1975: { $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:591$1424_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:591$1423_Y $auto$opt_reduce.cc:134:opt_pmux$9632 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3354: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4151_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3357_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3716_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4349: { $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4359_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4358_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CTRL }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9593: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5469_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5470_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5471_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5472_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5473_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5474_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5475_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5476_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5477_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9621: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7576_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7588_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7593_CMP [3:2] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7593_CMP [0] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7594_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9625: { $flatten\u_ibex_core.\cs_registers_i.$procmux$4195_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4193_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4191_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4189_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4188_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4185_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4147_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2986_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1358_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1357_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1356_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1355_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1354_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1353_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1352_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1351_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1350_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1349_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1348_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1347_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1346_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1345_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1344_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1343_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1342_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1341_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1340_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1339_Y }
  Optimizing cells in module \ibex_top.
Performed a total of 77 changes.

36.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

36.8.6. Executing OPT_DFF pass (perform DFF optimizations).

36.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 41 unused cells and 2192 unused wires.
<suppressed ~100 debug messages>

36.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~5 debug messages>

36.8.9. Rerunning OPT passes. (Maybe there is more to do..)

36.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

36.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4459: { $auto$opt_reduce.cc:134:opt_pmux$9634 $auto$opt_reduce.cc:134:opt_pmux$9526 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157: { $auto$opt_reduce.cc:134:opt_pmux$9636 $auto$opt_reduce.cc:134:opt_pmux$9582 $auto$opt_reduce.cc:134:opt_pmux$9580 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4679_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4650_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6008: { $auto$opt_reduce.cc:134:opt_pmux$9638 $auto$opt_reduce.cc:134:opt_pmux$9612 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5238_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6072: $auto$opt_reduce.cc:134:opt_pmux$9640
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6090: { $auto$opt_reduce.cc:134:opt_pmux$9642 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5427_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8622: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:349$650_Y $auto$opt_reduce.cc:134:opt_pmux$9644 }
  Optimizing cells in module \ibex_top.
Performed a total of 6 changes.

36.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

36.8.13. Executing OPT_DFF pass (perform DFF optimizations).

36.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

36.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.8.16. Rerunning OPT passes. (Maybe there is more to do..)

36.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

36.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.8.20. Executing OPT_DFF pass (perform DFF optimizations).

36.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.8.23. Finished OPT passes. (There is nothing left to do.)

36.9. Executing FSM pass (extract and optimize FSM).

36.9.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_top.core_busy_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.load_store_unit_i.data_type_q.
Not marking ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.

36.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9466
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4416_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4417_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:291$1149_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4417_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4416_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:291$1149_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4416_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4417_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9471
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4506_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4514_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4565_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4557_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4558_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4526_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:398$1134_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:368$1123_Y
  found state code: 3'001
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4606_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4565_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4558_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4557_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4526_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4514_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4506_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:368$1123_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:398$1134_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4506_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4514_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4526_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4557_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4558_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4565_CMP $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4606_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\u_ibex_core.load_store_unit_i.data_type_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\load_store_unit_i.$procdff$9509
  root of input selection tree: $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$9618
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5233_CMP
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5727_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664_CMP [0]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664_CMP [1]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8665_CMP
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8666_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$9618 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5233_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5727_CMP \u_ibex_core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$8666_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8665_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664_CMP $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'0--1 ->       2'00 6'100000
  transition:       2'00 4'1001 ->       2'00 6'100000
  transition:       2'00 4'1-11 ->       2'10 6'100010
  transition:       2'00 4'11-1 ->       2'01 6'100001
  transition:       2'10 4'---0 ->       2'10 6'000110
  transition:       2'10 4'0--1 ->       2'00 6'000100
  transition:       2'10 4'1001 ->       2'00 6'000100
  transition:       2'10 4'1-11 ->       2'10 6'000110
  transition:       2'10 4'11-1 ->       2'01 6'000101
  transition:       2'01 4'---0 ->       2'01 6'010001
  transition:       2'01 4'0--1 ->       2'00 6'010000
  transition:       2'01 4'1001 ->       2'00 6'010000
  transition:       2'01 4'1-11 ->       2'10 6'010010
  transition:       2'01 4'11-1 ->       2'01 6'010001

36.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645' from module `\ibex_top'.

36.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 26 unused cells and 26 unused wires.
<suppressed ~29 debug messages>

36.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [1].

36.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

36.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645 (\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:291$1149_Y
    1: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4417_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4416_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4415_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4414_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651 (\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:398$1134_Y
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:368$1123_Y
    2: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4606_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4565_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4558_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4557_CMP
    4: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4526_CMP
    5: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4514_CMP
    6: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4506_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660 (\u_ibex_core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \u_ibex_core.load_store_unit_i.ctrl_update
    1: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5727_CMP
    2: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5233_CMP
    3: $auto$opt_reduce.cc:134:opt_pmux$9618

  Output signals:
    0: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664_CMP [0]
    1: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664_CMP [1]
    2: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8665_CMP
    3: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8666_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'1001   ->     0 4'1000
      2:     0 4'0--1   ->     0 4'1000
      3:     0 4'1-11   ->     1 4'1000
      4:     0 4'11-1   ->     2 4'1000
      5:     1 4'1001   ->     0 4'0001
      6:     1 4'0--1   ->     0 4'0001
      7:     1 4'---0   ->     1 4'0001
      8:     1 4'1-11   ->     1 4'0001
      9:     1 4'11-1   ->     2 4'0001
     10:     2 4'1001   ->     0 4'0100
     11:     2 4'0--1   ->     0 4'0100
     12:     2 4'1-11   ->     1 4'0100
     13:     2 4'---0   ->     2 4'0100
     14:     2 4'11-1   ->     2 4'0100

-------------------------------------

36.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$9645' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$9651' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$9660' from module `\ibex_top'.

36.10. Executing OPT pass (performing simple optimizations).

36.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~23 debug messages>

36.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

36.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~293 debug messages>

36.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9512 ($adff) from module ibex_top (D = \data_rdata_i [31:8], Q = \u_ibex_core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9511 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_we_i, Q = \u_ibex_core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9510 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_sign_ext_i, Q = \u_ibex_core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9508 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.alu_adder_result_ext [2:1], Q = \u_ibex_core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9507 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.addr_last_d, Q = \u_ibex_core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9506 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.ls_fsm_ns, Q = \u_ibex_core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9505 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_err_d, Q = \u_ibex_core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9504 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.pmp_err_d, Q = \u_ibex_core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9503 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.handle_misaligned_d, Q = \u_ibex_core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9432 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9431 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9430 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9429 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9428 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9427 ($dff) from module ibex_top (D = \instr_rdata_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9426 ($dff) from module ibex_top (D = \instr_err_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9483 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:2], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9483 ($dff) from module ibex_top (D = $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y [1:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$9873 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9482 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9495 ($dff) from module ibex_top (D = { \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \u_ibex_core.if_stage_i.pc_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9494 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.illegal_c_insn, Q = \u_ibex_core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9493 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$ff.cc:266:slice$9883 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9492 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err, Q = \u_ibex_core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9491 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_is_compressed, Q = \u_ibex_core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9490 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \u_ibex_core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9489 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9488 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9474 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9473 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.nmi_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.nmi_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9472 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9501 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.id_fsm_d, Q = \u_ibex_core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9500 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [67:34], Q = \u_ibex_core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9499 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [33:32], Q = \u_ibex_core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9499 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [31:0], Q = \u_ibex_core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9449 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.$0\mul_pos[1:0], Q = \u_ibex_core.ex_block_i.nnu.mul_pos).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9448 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.$0\mul_counter[1:0], Q = \u_ibex_core.ex_block_i.nnu.mul_counter).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9447 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.mode [2:0], Q = \u_ibex_core.ex_block_i.nnu.mode_reg).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9445 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.$0\start[0:0], Q = \u_ibex_core.ex_block_i.nnu.start).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9470 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.alu_i.is_equal, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9469 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9468 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$9467 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:381$1129_Y, Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtvec_csr.$procdff$9437 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtval_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$9513 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i [5:1], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [5:1]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$9513 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int [21], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_epc_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_csr.$procdff$9439 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_cause_csr.$procdff$9441 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mscratch_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mie_csr.$procdff$9436 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [3] \u_ibex_core.cs_registers_i.csr_wdata_int [7] \u_ibex_core.cs_registers_i.csr_wdata_int [11] \u_ibex_core.cs_registers_i.csr_wdata_int [30:16] }, Q = \u_ibex_core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mepc_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mcause_csr.$procdff$9441 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch1_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch0_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_depc_csr.$procdff$9440 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$9438 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$9438 ($adff) from module ibex_top (D = { 16'0100000000000000 \u_ibex_core.cs_registers_i.csr_wdata_int [15] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [13:12] 6'000000 \u_ibex_core.cs_registers_i.csr_wdata_int [2] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$9444 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [7:6], Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$9444 ($adff) from module ibex_top (D = 6'000000, Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [5:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$9443 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$9443 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$9442 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$9442 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$9435 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.priv_lvl_d, Q = \u_ibex_core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$9434 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [2] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [0] }, Q = \u_ibex_core.cs_registers_i.mcountinhibit_q).
Adding EN signal on $flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procdff$9514 ($adff) from module ibex_top (D = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_i, Q = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10014 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9980 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$9976 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9881 ($dffe) from module ibex_top.

36.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 53 unused cells and 98 unused wires.
<suppressed ~61 debug messages>

36.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~25 debug messages>

36.10.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

36.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3240: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3354: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3441: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2986_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3575: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3668: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3759: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3850: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $auto$opt_reduce.cc:134:opt_pmux$10020 $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3897: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4030: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
  Optimizing cells in module \ibex_top.
Performed a total of 9 changes.

36.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

36.10.13. Executing OPT_DFF pass (perform DFF optimizations).

36.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

36.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.10.16. Rerunning OPT passes. (Maybe there is more to do..)

36.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

36.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.10.20. Executing OPT_DFF pass (perform DFF optimizations).

36.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.10.23. Finished OPT passes. (There is nothing left to do.)

36.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:319:emit$1606 ($flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1604).
Removed top 27 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:319:emit$1610 ($flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1608).
Removed top 3 bits (of 4) from FF cell ibex_top.$procdff$9424 ($adff).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v:10$409 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v:10$409 ($not).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$fsm_map.cc:77:implement_pattern_cache$9796 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9827 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9894 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9907 ($ne).
Removed top 2 bits (of 3) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9909 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9916 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9918 ($ne).
Removed top 5 bits (of 7) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9924 ($ne).
Removed top 2 bits (of 5) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9926 ($ne).
Removed top 1 bits (of 5) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9928 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$9934 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10006 ($ne).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1339 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1340 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1341 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1342 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1343 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1344 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1345 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1346 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1347 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1348 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1349 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1350 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1351 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1352 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1353 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1354 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1355 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1356 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1357 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:428$1358 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398 ($neg).
Converting cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398 ($neg).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:591$1425 ($eq).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1276 ($add).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1271 ($add).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4188_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4188_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4185_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4189_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2584_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2604_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2956_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2986_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2996_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3007_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3019_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3074_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3090_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3107_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3125_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3144_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3178 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3181 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3199 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3243_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3421_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3422_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3423_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3424_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3425_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3426_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3427_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3428_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3429_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3430_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3431_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3432_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3433_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3434_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3435_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4147_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:165$602 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:254$620 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:280$626 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:283$627 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8326_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8358_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8426_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8461 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8684_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8749_CMP0 ($eq).
Removed top 2 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_ex_block.v:104$676 ($mux).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552 ($sub).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552 ($sub).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1554 ($add).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shiftx$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1561 ($shiftx).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1563 ($add).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1563 ($add).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564 ($sub).
Removed top 29 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564 ($sub).
Removed top 28 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1566 ($add).
Removed top 23 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shiftx$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1573 ($shiftx).
Removed top 16 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:23$1574 ($mux).
Removed top 2 bits (of 3) from FF cell ibex_top.$auto$ff.cc:266:slice$9943 ($adffe).
Removed top 96 bits (of 128) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1261 ($add).
Converting cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:0$1255 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:0$1255 ($neg).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251 ($sub).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251 ($sub).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:146$1250 ($add).
Removed top 30 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:146$1250 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249 ($add).
Removed top 30 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249 ($add).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4386_CMP3 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4386_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4385_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4385_CMP2 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4359_CMP1 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4359_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4358_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4358_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4358_CMP2 ($eq).
Removed top 6 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4358_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CMP4 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CMP3 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP7 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP6 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP5 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP2 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP1 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4355_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:208$1202 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:208$1201 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:207$1199 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:207$1198 ($eq).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:178$1191 ($sshr).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:166$1186 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178 ($sub).
Removed top 5 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178 ($sub).
Removed top 1 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163 ($add).
Removed top 1 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163 ($add).
Removed top 1 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163 ($add).
Removed top 1 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4511 ($mux).
Removed top 1 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146 ($add).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146 ($add).
Removed top 1 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146 ($add).
Removed top 18 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul).
Removed top 18 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:398$1134 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:353$1119 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:342$1108 ($shl).
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:341$1106 ($or).
Removed top 1 bits (of 33) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:341$1106 ($or).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:341$1106 ($or).
Removed top 27 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:355$700 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:503$714 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:503$715 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:503$717 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:503$719 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:507$724 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:507$725 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:507$727 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:507$729 ($eq).
Removed top 31 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:612$754 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:615$758 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:616$759 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:412$810 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7806_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7807_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$7808_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$8288_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5657_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5477_CMP3 ($eq).
Removed top 11 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5288_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5287_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5285_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5233_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5175_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5163_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5162_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5113 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5019 ($pmux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5005 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4991 ($mux).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4893 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4883_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4867_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4866_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4827_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4819 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4757_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4751_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4750_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4749_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4748_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4747_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4746_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4745_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4744_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4743_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4742_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4741_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4740_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4739_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4738_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4737_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4735 ($pmux).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4736_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4719 ($mux).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4679_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4677_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:658$1084 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7287_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7286_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7264_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7208_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6837_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6823 ($mux).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6611 ($mux).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6575 ($mux).
Removed top 1 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6321 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP0 ($eq).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:508$1035 ($mux).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031 ($add).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ne$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:197$946 ($ne).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7786_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7787_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7788_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$7792_CMP0 ($eq).
Removed top 3 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7691 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7648_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7623_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7616_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7615_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7614_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7593_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7593_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7576_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7527 ($mux).
Removed top 11 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7481 ($mux).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_compressed_decoder.v:42$927 ($eq).
Removed top 29 bits (of 31) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:87$1502 ($add).
Removed top 29 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$897 ($add).
Removed top 3 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_core.v:343$398 ($mux).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8879_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8878_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8877_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8876_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8875_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8874_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8873_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8872_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8871_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8870_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8869_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8868_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8867_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8866_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8865_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8846_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8845_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8844_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8843_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8842_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8841_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8840_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8839_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8838_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8837_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8836_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8835_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8834_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8833_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$8832_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$312 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$310 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$308 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$306 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$304 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$302 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$300 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$298 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$296 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$294 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$292 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$290 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$288 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$286 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_register_file_latch.v:70$284 ($eq).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v:9$408 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_30_08_2023_16_09_04/generated/prim_generic_buf.v:9$408 ($not).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2636 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2747 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2779 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2968 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2976 ($mux).
Removed top 16 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shiftx$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:0$1573 ($shiftx).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$shift$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1399 ($shift).
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1402_Y.
Removed top 27 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178_Y.
Removed top 1 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 11 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$4\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145_Y.
Removed top 1 bits (of 33) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:341$1106_Y.
Removed top 1 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:414$1140_Y.
Removed top 7 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:416$1141_Y.
Removed top 30 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249_Y.
Removed top 96 bits (of 128) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1261_Y.
Removed top 5 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251_Y.
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:412$810_Y.
Removed top 1 bits (of 4) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$6\exc_cause_o[6:0].
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$9\exc_cause_o[6:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6611_Y.
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:508$1035_Y.
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$11\alu_operator_o[6:0].
Removed top 2 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$13\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$14\alu_operator_o[6:0].
Removed top 2 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$4\alu_operator_o[6:0].
Removed top 2 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$5\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0].
Removed top 11 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$3\ls_fsm_ns[2:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:280$626_Y.
Removed top 3 bits (of 4) from wire ibex_top.core_busy_d.

36.12. Executing PEEPOPT pass (run peephole optimizers).

36.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

36.14. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_top:
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398 ($neg).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1276 ($add).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1271 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:353$1119 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:146$1250 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1261 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:0$1255 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1554 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1563 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1566 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564 ($sub).
  creating $macc model for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$897 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:87$1502 ($add).
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1563 into $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 into $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146.
  creating $alu model for $macc $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1566.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$897.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1554.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:0$1255.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1261.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:146$1250.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:353$1119.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:87$1502.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1271.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1276.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398.
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1564: $auto$alumacc.cc:365:replace_macc$10055
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1146: $auto$alumacc.cc:365:replace_macc$10056
  creating $alu model for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:275$1314 ($gt): new $alu
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:275$1314: $auto$alumacc.cc:485:replace_alu$10058
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:0$1398: $auto$alumacc.cc:485:replace_alu$10069
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1276: $auto$alumacc.cc:485:replace_alu$10072
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_counter.v:26$1271: $auto$alumacc.cc:485:replace_alu$10075
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:84$1163: $auto$alumacc.cc:485:replace_alu$10078
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:145$1178: $auto$alumacc.cc:485:replace_alu$10081
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:87$1502: $auto$alumacc.cc:485:replace_alu$10084
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:353$1119: $auto$alumacc.cc:485:replace_alu$10087
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:145$1249: $auto$alumacc.cc:485:replace_alu$10090
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:146$1250: $auto$alumacc.cc:485:replace_alu$10093
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1261: $auto$alumacc.cc:485:replace_alu$10096
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$neg$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:0$1255: $auto$alumacc.cc:485:replace_alu$10099
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_control_unit.v:147$1251: $auto$alumacc.cc:485:replace_alu$10102
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1554: $auto$alumacc.cc:485:replace_alu$10105
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$897: $auto$alumacc.cc:485:replace_alu$10108
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1566: $auto$alumacc.cc:485:replace_alu$10111
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_30_08_2023_16_09_04/generated/neur_out_unit.v:22$1552: $auto$alumacc.cc:485:replace_alu$10114
  creating $alu cell for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031: $auto$alumacc.cc:485:replace_alu$10117
  created 18 $alu and 2 $macc cells.

36.15. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module ibex_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:273:emit$1609 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.if_stage_i.illegal_c_insn_id_o $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:293$1065_Y $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4677_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4827_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5657_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:342$1108 ($shl):
    Found 2 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:366$1121_Y \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [6] \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1] $flatten\u_ibex_core.\ex_block_i.$or$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_ex_block.v:103$673_Y \u_ibex_core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_alu.v:178$1191 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\u_ibex_core.\id_stage_i.$procmux$8284_CMP $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4357_CTRL \u_ibex_core.ex_block_i.neur_sel \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:273:emit$1605 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.alu_i.operator_i [6] \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
Removing 1 cells in module ibex_top:
  Removing cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:262$1145 ($mul).

36.16. Executing OPT pass (performing simple optimizations).

36.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~1 debug messages>

36.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

36.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

36.16.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$9975 ($adffe) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_cause_q, Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).

36.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 4 unused cells and 8 unused wires.
<suppressed ~6 debug messages>

36.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.16.9. Rerunning OPT passes. (Maybe there is more to do..)

36.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

36.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.16.13. Executing OPT_DFF pass (perform DFF optimizations).

36.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.16.16. Finished OPT passes. (There is nothing left to do.)

36.17. Executing MEMORY pass.

36.17.1. Executing OPT_MEM pass (optimize memories).
ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1608: removing const-1 lane 0
Performed a total of 1 transformations.

36.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

36.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

36.17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

36.17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1604'[0] in module `\ibex_top': no output FF found.
Checking read port address `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1604'[0] in module `\ibex_top': no address FF found.

36.17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

36.17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

36.17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

36.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

36.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.19. Executing OPT pass (performing simple optimizations).

36.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~360 debug messages>

36.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

36.19.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$9940 ($adffe) from module ibex_top.
Removing always-active EN on $auto$ff.cc:266:slice$9937 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9937 ($adff) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9937 ($adff) from module ibex_top.

36.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 32 unused cells and 199 unused wires.
<suppressed ~38 debug messages>

36.19.5. Rerunning OPT passes. (Removed registers in this run.)

36.19.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~3 debug messages>

36.19.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.19.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9452 ($adff) from module ibex_top (D = { \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31] \u_ibex_core.ex_block_i.nnu.weights [31:23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23] \u_ibex_core.ex_block_i.nnu.weights [23:15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15] \u_ibex_core.ex_block_i.nnu.weights [15:7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7] \u_ibex_core.ex_block_i.nnu.weights [7:0] }, Q = \u_ibex_core.ex_block_i.nnu.out_reg).
Adding SRST signal on $auto$ff.cc:266:slice$9880 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_addr_n [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9940 ($adff) from module ibex_top.

36.19.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 4 unused cells and 1 unused wires.
<suppressed ~5 debug messages>

36.19.10. Rerunning OPT passes. (Removed registers in this run.)

36.19.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~4 debug messages>

36.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.19.13. Executing OPT_DFF pass (perform DFF optimizations).

36.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

36.19.15. Finished fast OPT passes.

36.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1604 in module \ibex_top:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

36.21. Executing OPT pass (performing simple optimizations).

36.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~46 debug messages>

36.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~177 debug messages>

36.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2443:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2961:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B={ \u_ibex_core.cs_registers_i.csr_wdata_int [7:6] 6'000000 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0]
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=\u_ibex_core.cs_registers_i.csr_wdata_int [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [5:0] = 6'000000
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3240: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3276: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3316: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3354: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3441: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3489: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3575: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3622: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3476_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3668: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3715: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3759: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3850: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $auto$opt_reduce.cc:134:opt_pmux$10020 $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3897: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4030: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3059_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [25:1] = { $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:332$1334_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_cs_registers.v:450$1371:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B={ \boot_addr_i [31:8] 8'00000001 }, Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:8], B=\boot_addr_i [31:8], Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4547:
      Old ports: A={ 2'00 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4562:
      Old ports: A={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:360$1120_Y 1'1 }, B={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:385$1130_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:400$1136_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:418$1142_Y 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:360$1120_Y, B={ $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:385$1130_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:400$1136_Y $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:418$1142_Y }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4572:
      Old ports: A=33'000000000000000000000000000000001, B={ \u_ibex_core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\u_ibex_core.id_stage_i.imd_val_q [65:34], Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_multdiv_fast.v:341$1107:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $auto$wreduce.cc:455:run$10030 [31:0] }, Y=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$auto$wreduce.cc:455:run$10030 [31:0], Y=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_id_stage.v:412$810:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$10036 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$10036 [2:1]
      New connections: $auto$wreduce.cc:455:run$10036 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6321:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:455:run$10037 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:455:run$10037 [1:0]
      New connections: $auto$wreduce.cc:455:run$10037 [2] = $auto$wreduce.cc:455:run$10037 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6372:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6384:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10037 [2:0] }, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0]
      New ports: A=$auto$wreduce.cc:455:run$10037 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6495:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6575:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$10039 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10039 [0]
      New connections: $auto$wreduce.cc:455:run$10039 [1] = $auto$wreduce.cc:455:run$10039 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6611:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:455:run$10040 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10040 [0]
      New connections: $auto$wreduce.cc:455:run$10040 [2:1] = { $auto$wreduce.cc:455:run$10040 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$10040 [2:0] }, B=7'0000111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y
      New ports: A=$auto$wreduce.cc:455:run$10040 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6823:
      Old ports: A=3'111, B=3'011, Y=$auto$wreduce.cc:455:run$10038 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10038 [2]
      New connections: $auto$wreduce.cc:455:run$10038 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6844:
      Old ports: A={ 4'0100 $auto$wreduce.cc:455:run$10038 [2:0] }, B=7'0101011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10038 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [6:4] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7238:
      Old ports: A=4'0101, B=4'0111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [0] } = 3'011
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7278: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7288_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7286_CMP $auto$opt_reduce.cc:134:opt_pmux$10342 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7208_CMP \u_ibex_core.id_stage_i.controller_run $auto$opt_reduce.cc:134:opt_pmux$9552 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6318_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7475:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [0] } = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989_Y [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020:
      Old ports: A=7'1000000, B=7'0111111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [6] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [5:1] = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:441$1020_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:490$1030:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:490$1030_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:490$1030_Y [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:490$1030_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:490$1030_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1032:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031_Y [31:1] 1'0 }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1032_Y
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1031_Y [31:1], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1032_Y [31:1]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:502$1032_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:508$1035:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:455:run$10041 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10041 [0]
      New connections: $auto$wreduce.cc:455:run$10041 [1] = $auto$wreduce.cc:455:run$10041 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4644:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4719:
      Old ports: A=6'101100, B=6'000000, Y=$auto$wreduce.cc:455:run$10045 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10045 [2]
      New connections: { $auto$wreduce.cc:455:run$10045 [5:3] $auto$wreduce.cc:455:run$10045 [1:0] } = { $auto$wreduce.cc:455:run$10045 [2] 1'0 $auto$wreduce.cc:455:run$10045 [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4727:
      Old ports: A=3'000, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4735:
      Old ports: A=6'101100, B=54'000001101011000010000011000100001010001001001000000000, Y=$auto$wreduce.cc:455:run$10044 [5:0]
      New ports: A=5'11100, B=45'000011101100010000110010001010010010100000000, Y={ $auto$wreduce.cc:455:run$10044 [5] $auto$wreduce.cc:455:run$10044 [3:0] }
      New connections: $auto$wreduce.cc:455:run$10044 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4810:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10044 [5:0] }, B=7'0101100, Y=$auto$wreduce.cc:455:run$10043
      New ports: A=$auto$wreduce.cc:455:run$10044 [5:0], B=6'101100, Y=$auto$wreduce.cc:455:run$10043 [5:0]
      New connections: $auto$wreduce.cc:455:run$10043 [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4819:
      Old ports: A=6'101100, B=6'001000, Y=$auto$wreduce.cc:455:run$10042 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10042 [2]
      New connections: { $auto$wreduce.cc:455:run$10042 [5:3] $auto$wreduce.cc:455:run$10042 [1:0] } = { $auto$wreduce.cc:455:run$10042 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4833:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10042 [5:0] }, B=7'0001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0]
      New ports: A=$auto$wreduce.cc:455:run$10042 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4977:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0] [1]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\alu_op_a_mux_sel_o[1:0] [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5019:
      Old ports: A=6'101100, B=36'011101011110011001011011011010011100, Y=$auto$wreduce.cc:455:run$10047 [5:0]
      New ports: A=5'10100, B=30'011010111001001010110101001100, Y={ $auto$wreduce.cc:455:run$10047 [5:4] $auto$wreduce.cc:455:run$10047 [2:0] }
      New connections: $auto$wreduce.cc:455:run$10047 [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5053:
      Old ports: A=3'101, B=3'000, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5683: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_decoder.v:656$1083_Y
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.$procmux$7789:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \u_ibex_core.if_stage_i.irq_vec 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\u_ibex_core.if_stage_i.exc_pc
      New ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \u_ibex_core.if_stage_i.irq_vec 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \u_ibex_core.if_stage_i.exc_pc [31:8] \u_ibex_core.if_stage_i.exc_pc [6:2] }
      New connections: { \u_ibex_core.if_stage_i.exc_pc [7] \u_ibex_core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7481:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:455:run$10050 [20:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:455:run$10050 [19:15] $auto$wreduce.cc:455:run$10050 [4] $auto$wreduce.cc:455:run$10050 [2] }
      New connections: { $auto$wreduce.cc:455:run$10050 [20] $auto$wreduce.cc:455:run$10050 [14:5] $auto$wreduce.cc:455:run$10050 [3] $auto$wreduce.cc:455:run$10050 [1:0] } = { $auto$wreduce.cc:455:run$10050 [4] 7'0000000 $auto$wreduce.cc:455:run$10050 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7497:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:455:run$10050 [20:0] }, B={ 7'0000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$10050 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7527:
      Old ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:455:run$10051 [24:0]
      New ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:455:run$10051 [24:15] $auto$wreduce.cc:455:run$10051 [11:7] $auto$wreduce.cc:455:run$10051 [4] $auto$wreduce.cc:455:run$10051 [2] }
      New connections: { $auto$wreduce.cc:455:run$10051 [14:12] $auto$wreduce.cc:455:run$10051 [6:5] $auto$wreduce.cc:455:run$10051 [3] $auto$wreduce.cc:455:run$10051 [1:0] } = { 3'000 $auto$wreduce.cc:455:run$10051 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7612:
      Old ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:10] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7691:
      Old ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$894:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$894_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:116$894_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:63$1472:
      Old ports: A={ \instr_rdata_i [15:0] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\instr_rdata_i [15:0], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8597: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:349$650_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$8426_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8358_CMP }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8609:
      Old ports: A=1'0, B=2'00, Y=\u_ibex_core.load_store_unit_i.pmp_err_d
      New connections: \u_ibex_core.load_store_unit_i.pmp_err_d = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8668:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [31:24] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:24] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8674:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [23:16] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8681:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [15:8] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8689:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [7:0] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8699:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8705:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [31:16] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8712:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [23:8] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8720:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [15:0] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8777:
      Old ports: A=4'0000, B=12'000100110111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0]
      New ports: A=3'000, B=9'001011111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8790:
      Old ports: A=4'1111, B=12'111011001000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0]
      New ports: A=3'111, B=9'110100000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:280$626:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$10053 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10053 [1]
      New connections: $auto$wreduce.cc:455:run$10053 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:283$627:
      Old ports: A=2'11, B=2'01, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:283$627_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:283$627_Y [1]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:283$627_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [1] = $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [0]
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2212:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2311:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3175:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0], Y={ $flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6] \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] }
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6]
      New connections: \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4406:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_i 1'1 }, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_i, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$4511:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_remainder }, B=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:455:run$10027 [32:0]
      New ports: A=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_remainder, B=\u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:455:run$10027 [31:0]
      New connections: $auto$wreduce.cc:455:run$10027 [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6384:
      Old ports: A=$auto$wreduce.cc:455:run$10037 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$auto$wreduce.cc:455:run$10037 [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6435:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6453:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613:
      Old ports: A=$auto$wreduce.cc:455:run$10040 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10040 [0] }, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y, B={ 5'00000 $auto$wreduce.cc:455:run$10039 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613_Y [2:0], B={ 1'0 $auto$wreduce.cc:455:run$10039 [0] $auto$wreduce.cc:455:run$10039 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632:
      Old ports: A=4'0101, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632_Y
      New ports: A=2'01, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6844:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10038 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10038 [2] }, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6862:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0], B={ 3'011 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0] }, B={ 1'1 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [4:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [6:5] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7216:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0], B=4'1000, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1] 1'1 }, B=3'100, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7472:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0], B=4'1101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989_Y, B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990_Y
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$989_Y [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990_Y [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_controller.v:313$990_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4658:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4810:
      Old ports: A=$auto$wreduce.cc:455:run$10044 [5:0], B=6'101100, Y=$auto$wreduce.cc:455:run$10043 [5:0]
      New ports: A={ $auto$wreduce.cc:455:run$10044 [5] $auto$wreduce.cc:455:run$10044 [3:0] }, B=5'11100, Y={ $auto$wreduce.cc:455:run$10043 [5] $auto$wreduce.cc:455:run$10043 [3:0] }
      New connections: $auto$wreduce.cc:455:run$10043 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4833:
      Old ports: A=$auto$wreduce.cc:455:run$10042 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New ports: A={ $auto$wreduce.cc:455:run$10042 [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }
      New connections: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:3] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [1] } = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 3'010 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4860:
      Old ports: A=7'0000000, B={ 42'010101101011000000010000001100001000001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] }, Y=$auto$wreduce.cc:455:run$10049
      New ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$auto$wreduce.cc:455:run$10049 [5:0]
      New connections: $auto$wreduce.cc:455:run$10049 [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7497:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$10050 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$10050 [4] $auto$wreduce.cc:455:run$10050 [19:15] 4'0000 $auto$wreduce.cc:455:run$10050 [2] 1'1 $auto$wreduce.cc:455:run$10050 [4] $auto$wreduce.cc:455:run$10050 [2] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7562:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:455:run$10051 [24:0] }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:455:run$10051 [24:15] 3'000 $auto$wreduce.cc:455:run$10051 [11:7] $auto$wreduce.cc:455:run$10051 [2] 1'1 $auto$wreduce.cc:455:run$10051 [4] 1'0 $auto$wreduce.cc:455:run$10051 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7667:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8390:
      Old ports: A=3'100, B={ 1'0 $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [1:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:302$632_Y [0] }, Y={ $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8693:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_b_ext [31:9] = { \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8724:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_h_ext [31:17] = { \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2407:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2474:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6453:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615_Y, B={ 5'00010 $auto$wreduce.cc:455:run$10041 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617_Y
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6615_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:455:run$10041 [0] $auto$wreduce.cc:455:run$10041 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6632_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7469:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0], B=4'1100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0], B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4860:
      Old ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$auto$wreduce.cc:455:run$10049 [5:0]
      New ports: A=5'00000, B={ 30'110111110000010000110010001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'1 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'0 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }, Y={ $auto$wreduce.cc:455:run$10049 [5] $auto$wreduce.cc:455:run$10049 [3:0] }
      New connections: $auto$wreduce.cc:455:run$10049 [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5170:
      Old ports: A=7'0101100, B={ 1'0 $auto$wreduce.cc:455:run$10048 [5:0] 7'0000000 $auto$wreduce.cc:455:run$10049 $auto$wreduce.cc:455:run$10043 1'0 $auto$wreduce.cc:455:run$10045 [5:0] }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i
      New ports: A=6'101100, B={ $auto$wreduce.cc:455:run$10048 [5:0] 6'000000 $auto$wreduce.cc:455:run$10049 [5:0] $auto$wreduce.cc:455:run$10043 [5] 1'0 $auto$wreduce.cc:455:run$10043 [3:0] $auto$wreduce.cc:455:run$10045 [2] 1'0 $auto$wreduce.cc:455:run$10045 [2] $auto$wreduce.cc:455:run$10045 [2] 2'00 }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i [5:0]
      New connections: \u_ibex_core.ex_block_i.alu_i.operator_i [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7562:
      Old ports: A={ $auto$wreduce.cc:455:run$10051 [24:15] 3'000 $auto$wreduce.cc:455:run$10051 [11:7] $auto$wreduce.cc:455:run$10051 [2] 1'1 $auto$wreduce.cc:455:run$10051 [4] 1'0 $auto$wreduce.cc:455:run$10051 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:455:run$10051 [24:15] $auto$wreduce.cc:455:run$10051 [11:7] $auto$wreduce.cc:455:run$10051 [2] $auto$wreduce.cc:455:run$10051 [4] $auto$wreduce.cc:455:run$10051 [2] }, B={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617_Y, B=7'0000010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6617_Y [3:0], B=4'0010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6634_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636_Y [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6621:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619_Y, B=7'0000001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6619_Y [3:0], B=4'0001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6638:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6636_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6750:
      Old ports: A=7'0000000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0]
      New ports: A=4'0000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [6:4] = 3'000
  Optimizing cells in module \ibex_top.
Performed a total of 114 changes.

36.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

36.21.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:65$1488 in front of them:
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:65$1484
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_fetch_fifo.v:65$1487

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8655 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8298
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8398

36.21.7. Executing OPT_DFF pass (perform DFF optimizations).

36.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 2 unused cells and 121 unused wires.
<suppressed ~3 debug messages>

36.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~32 debug messages>

36.21.10. Rerunning OPT passes. (Maybe there is more to do..)

36.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~175 debug messages>

36.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8655: $auto$opt_reduce.cc:134:opt_pmux$10350
  Optimizing cells in module \ibex_top.
Performed a total of 1 changes.

36.21.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

36.21.14. Executing OPT_SHARE pass.

36.21.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10150 ($dffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9841 ($adffe) from module ibex_top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$9959 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9974 ($adffe) from module ibex_top.

36.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 1 unused cells and 20 unused wires.
<suppressed ~2 debug messages>

36.21.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~7 debug messages>

36.21.18. Rerunning OPT passes. (Maybe there is more to do..)

36.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

36.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3276: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3316: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3351_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3354: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3273_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3305_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$2977_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$2969_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y
      New ports: A=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y [31:1]
      New connections: $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8604: $auto$opt_reduce.cc:134:opt_pmux$10355
  Optimizing cells in module \ibex_top.
Performed a total of 5 changes.

36.21.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

36.21.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8627 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8304
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8382

36.21.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$9878 ($sdffce) from module ibex_top.

36.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

36.21.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~2 debug messages>

36.21.26. Rerunning OPT passes. (Maybe there is more to do..)

36.21.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

36.21.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$899:
      Old ports: A={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr
      New ports: A=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_prefetch_buffer.v:131$898_Y [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:1]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8627: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_30_08_2023_16_09_04/generated/ibex_load_store_unit.v:349$650_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$8426_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8326_CMP $auto$opt_reduce.cc:134:opt_pmux$10360 }
  Optimizing cells in module \ibex_top.
Performed a total of 2 changes.

36.21.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

36.21.30. Executing OPT_SHARE pass.

36.21.31. Executing OPT_DFF pass (perform DFF optimizations).

36.21.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

36.21.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.21.34. Rerunning OPT passes. (Maybe there is more to do..)

36.21.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~173 debug messages>

36.21.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

36.21.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

36.21.38. Executing OPT_SHARE pass.

36.21.39. Executing OPT_DFF pass (perform DFF optimizations).

36.21.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

36.21.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

36.21.42. Finished OPT passes. (There is nothing left to do.)

36.22. Executing TECHMAP pass (map to technology primitives).

36.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper maccmap for cells of type $macc.
  sub \u_ibex_core.ex_block_i.nnu.neur_output.position (2 bits, unsigned)
  add 4'0010 (4 bits, unsigned)
Using template $paramod$4eac0916efc6934b7d342922aa55c83fed7decb2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$556548cb7038fa09465db9fdc5b10cb4e4ea85e6\_90_pmux for cells of type $pmux.
Using template $paramod$d162af9a2f82170f8be27a74495b44a72135239f\_90_pmux for cells of type $pmux.
Using template $paramod$f1a1302b8e09c99a2717f99de3f6cd758facf154\_90_pmux for cells of type $pmux.
Using template $paramod$226dd52ea1a1be1c10c140df1fdc4b546546c582\_90_pmux for cells of type $pmux.
Using template $paramod$0f5121dce9d4cadad2e468861febb083ffbb78f6\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$b62ed81e1a823c39bbeeff746e139a460036e6cc\_90_pmux for cells of type $pmux.
Using template $paramod$34cf6041382d1f557b153e76b0a9efd18bdaf4f4\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$24d84da3a13a7952fabd852af4b40b86275330c3\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$constmap:834a2ed9d7be4f56298ee451dcdbe78b14c67575$paramod$34f4e96b9abb8414bcad8bbbaed21090d1a13d89\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:8d725965b4345b93a463cf613bda6b40f5fc4212$paramod$9a5e85de2634293e098361b0804876bff8c5a36f\_90_shift_shiftx for cells of type $shiftx.
  add { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_a \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_b \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using template $paramod$constmap:280da0d8702bea4512030be3c00f0bdeea2d7468$paramod$97a59dfa2da6ebf51b312ab3835a47cf35b4bdea\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:d59cf6b7ae95481f7270557899c9e48316028b07$paramod$561eae1c566185f339119bc6c4e54df64d3b4069\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$485347036a0659aa9372d9259fdffee185c48f49\_90_pmux for cells of type $pmux.
Using template $paramod$f82acee89384ec32d02677f87ba8e014268c54c7\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$730057d8259da96d4776b15a47b747852ed4c479\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$55bd5cc908054e29e294c324f30f5e858243e54a\_90_pmux for cells of type $pmux.
Using template $paramod$a75cda08a00cd2ec286ea508f3ad43ec36b77618\_90_pmux for cells of type $pmux.
Using template $paramod$3aec434ea322cab681ad20f744a80c5503010ba7\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100010 for cells of type $fa.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~9121 debug messages>

36.23. Executing OPT pass (performing simple optimizations).

36.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~11552 debug messages>

36.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~21543 debug messages>
Removed a total of 7181 cells.

36.23.3. Executing OPT_DFF pass (perform DFF optimizations).

36.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 803 unused cells and 8373 unused wires.
<suppressed ~804 debug messages>

36.23.5. Finished fast OPT passes.

36.24. Executing ABC pass (technology mapping using ABC).

36.24.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 17416 gates and 19570 wires to a netlist network with 2151 inputs and 942 outputs.

36.24.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.24.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:      866
ABC RESULTS:               MUX cells:     2515
ABC RESULTS:               NOT cells:      596
ABC RESULTS:             ORNOT cells:      583
ABC RESULTS:              XNOR cells:      372
ABC RESULTS:              NAND cells:      316
ABC RESULTS:                OR cells:     4488
ABC RESULTS:            ANDNOT cells:     6080
ABC RESULTS:               AND cells:      429
ABC RESULTS:               XOR cells:      803
ABC RESULTS:        internal signals:    16477
ABC RESULTS:           input signals:     2151
ABC RESULTS:          output signals:      942
Removing temp directory.

36.25. Executing OPT pass (performing simple optimizations).

36.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~539 debug messages>

36.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

36.25.3. Executing OPT_DFF pass (perform DFF optimizations).

36.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 6 unused cells and 6994 unused wires.
<suppressed ~493 debug messages>

36.25.5. Finished fast OPT passes.

36.26. Executing HIERARCHY pass (managing design hierarchy).

36.26.1. Analyzing design hierarchy..
Top module:  \ibex_top

36.26.2. Analyzing design hierarchy..
Top module:  \ibex_top
Removed 0 unused modules.

36.27. Printing statistics.

=== ibex_top ===

   Number of wires:              17548
   Number of wire bits:          36884
   Number of public wires:        1378
   Number of public wire bits:   20714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19051
     $_ANDNOT_                    6074
     $_AND_                        424
     $_DFFE_PN0P_                  698
     $_DFFE_PN1P_                    6
     $_DFFE_PN_                     82
     $_DFFE_PP_                    190
     $_DFF_PN0_                     33
     $_DFF_PN1_                      2
     $_DLATCH_N_                    33
     $_DLATCH_P_                   992
     $_MUX_                       2514
     $_NAND_                       316
     $_NOR_                        863
     $_NOT_                        590
     $_ORNOT_                      578
     $_OR_                        4480
     $_SDFFCE_PN0N_                  1
     $_XNOR_                       372
     $_XOR_                        803

36.28. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18738 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$ff.cc:266:slice$18735 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$18733 ($_DFF_PN1_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$11321 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$11320 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \u_ibex_core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 5 unused cells and 1083 unused wires.
<suppressed ~1084 debug messages>

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.16. Finished OPT passes. (There is nothing left to do.)

38. Executing Verilog backend.

38.1. Executing BMUXMAP pass.

38.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

39. Executing TECHMAP pass (map to technology primitives).

39.1. Executing Verilog-2005 frontend: rtl/latch_map.v
Parsing Verilog input from `rtl/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

39.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~995 debug messages>

40. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

40.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ibex_top':
  mapped 731 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 8 $_DFF_PN1_ cells to \DFFS_X1 cells.
  mapped 273 $_DFF_P_ cells to \DFF_X1 cells.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

41.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

41.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.6. Executing OPT_DFF pass (perform DFF optimizations).

41.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 216 unused cells and 3408 unused wires.
<suppressed ~217 debug messages>

41.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.9. Rerunning OPT passes. (Maybe there is more to do..)

41.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

41.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

41.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

41.13. Executing OPT_DFF pass (perform DFF optimizations).

41.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

41.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

41.16. Finished OPT passes. (There is nothing left to do.)

42. Executing ABC pass (technology mapping using ABC).

42.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 17776 gates and 20180 wires to a netlist network with 2402 inputs and 1179 outputs.

42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.35 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.51 sec
ABC: Memory =   11.38 MB. Time =     0.51 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/alex/Desktop/ibex_tools/ibex/syn/ibex_top_abc.nangate.sdc 
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Setting driving cell to be "BUF_X2".
ABC: Setting output load to be 10.000000.
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 2000.0 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 2000.0 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 2000.0 
ABC: + dnsize -D 2000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  11786 ( 12.5 %)   Cap =  4.3 ff (  2.4 %)   Area =    13971.12 ( 91.0 %)   Delay =  2216.83 ps  ( 14.1 %)               
ABC: Path  0 --      63 : 0    3 pi        A =   0.00  Df =  12.3   -3.9 ps  S =  13.8 ps  Cin =  0.0 ff  Cout =   9.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3592 : 4    7 NOR4_X4   A =   4.79  Df = 112.9  -69.2 ps  S =  63.4 ps  Cin =  5.8 ff  Cout =  15.2 ff  Cmax =  41.5 ff  G =  252  
ABC: Path  2 --    3648 : 3    2 NAND3_X2  A =   1.86  Df = 139.8  -75.2 ps  S =  14.9 ps  Cin =  3.2 ff  Cout =   3.2 ff  Cmax = 116.3 ff  G =   99  
ABC: Path  3 --    3699 : 6    4 OAI33_X1  A =   1.86  Df = 231.5 -119.6 ps  S =  89.6 ps  Cin =  1.5 ff  Cout =   5.9 ff  Cmax =  11.5 ff  G =  367  
ABC: Path  4 --    3700 : 3    3 NOR3_X1   A =   1.06  Df = 261.2  -50.8 ps  S =  60.3 ps  Cin =  1.6 ff  Cout =   6.5 ff  Cmax =  16.0 ff  G =  381  
ABC: Path  5 --    3703 : 4    1 AOI211_X2 A =   2.39  Df = 305.2  -72.9 ps  S =  36.2 ps  Cin =  3.1 ff  Cout =   3.2 ff  Cmax =  29.0 ff  G =  103  
ABC: Path  6 --    3704 : 4    9 OAI211_X2 A =   2.39  Df = 354.2  -45.6 ps  S =  50.5 ps  Cin =  3.1 ff  Cout =  16.1 ff  Cmax =  50.8 ff  G =  490  
ABC: Path  7 --    3730 : 6    3 OAI33_X1  A =   1.86  Df = 494.2  -69.5 ps  S = 107.4 ps  Cin =  1.5 ff  Cout =   8.2 ff  Cmax =  11.5 ff  G =  496  
ABC: Path  8 --    5022 : 5    3 AOI221_X2 A =   2.93  Df = 523.5  -33.0 ps  S =  53.4 ps  Cin =  3.1 ff  Cout =   6.7 ff  Cmax =  27.6 ff  G =  202  
ABC: Path  9 --    5023 : 3    1 OAI21_X1  A =   1.06  Df = 571.8  -51.8 ps  S =  26.0 ps  Cin =  1.6 ff  Cout =   3.1 ff  Cmax =  26.1 ff  G =  193  
ABC: Path 10 --    5024 : 3    3 AOI21_X2  A =   1.86  Df = 589.6  -19.7 ps  S =  26.5 ps  Cin =  3.1 ff  Cout =   5.0 ff  Cmax =  50.7 ff  G =  154  
ABC: Path 11 --    5031 : 3    1 NOR3_X1   A =   1.06  Df = 648.1  -61.8 ps  S =  36.8 ps  Cin =  1.6 ff  Cout =   3.1 ff  Cmax =  16.0 ff  G =  192  
ABC: Path 12 --    5034 : 3    2 AOI21_X2  A =   1.86  Df = 669.2  -36.5 ps  S =  27.3 ps  Cin =  3.1 ff  Cout =   5.9 ff  Cmax =  50.7 ff  G =  189  
ABC: Path 13 --    5035 : 3    2 OAI21_X2  A =   1.86  Df = 716.4  -56.9 ps  S =  30.5 ps  Cin =  3.1 ff  Cout =   8.6 ff  Cmax =  52.1 ff  G =  265  
ABC: Path 14 --    5037 : 3    2 AOI21_X4  A =   3.46  Df = 736.5  -44.5 ps  S =  24.3 ps  Cin =  6.0 ff  Cout =   9.1 ff  Cmax = 101.0 ff  G =  148  
ABC: Path 15 --    5038 : 3    2 OAI21_X4  A =   3.46  Df = 772.0  -58.6 ps  S =  20.9 ps  Cin =  6.1 ff  Cout =   8.6 ff  Cmax = 104.1 ff  G =  133  
ABC: Path 16 --    5040 : 3    2 AOI21_X4  A =   3.46  Df = 790.4  -46.5 ps  S =  24.4 ps  Cin =  6.0 ff  Cout =   9.1 ff  Cmax = 101.0 ff  G =  148  
ABC: Path 17 --    5041 : 3    2 OAI21_X4  A =   3.46  Df = 826.9  -61.6 ps  S =  21.4 ps  Cin =  6.1 ff  Cout =   9.1 ff  Cmax = 104.1 ff  G =  140  
ABC: Path 18 --    5042 : 3    2 AOI21_X4  A =   3.46  Df = 843.2  -47.2 ps  S =  19.9 ps  Cin =  6.0 ff  Cout =   5.3 ff  Cmax = 101.0 ff  G =   84  
ABC: Path 19 --    5044 : 3    2 OAI21_X2  A =   1.86  Df = 887.6  -69.1 ps  S =  32.0 ps  Cin =  3.1 ff  Cout =   9.3 ff  Cmax =  52.1 ff  G =  280  
ABC: Path 20 --    5045 : 3    2 AOI21_X4  A =   3.46  Df = 906.0  -55.1 ps  S =  20.6 ps  Cin =  6.0 ff  Cout =   5.9 ff  Cmax = 101.0 ff  G =   95  
ABC: Path 21 --    5046 : 3    2 OAI21_X2  A =   1.86  Df = 952.9  -76.9 ps  S =  32.1 ps  Cin =  3.1 ff  Cout =   9.3 ff  Cmax =  52.1 ff  G =  280  
ABC: Path 22 --    5047 : 3    2 AOI21_X4  A =   3.46  Df = 971.3  -62.3 ps  S =  20.6 ps  Cin =  6.0 ff  Cout =   5.9 ff  Cmax = 101.0 ff  G =   95  
ABC: Path 23 --    5048 : 3    2 OAI21_X2  A =   1.86  Df =1018.1  -84.1 ps  S =  32.1 ps  Cin =  3.1 ff  Cout =   9.3 ff  Cmax =  52.1 ff  G =  280  
ABC: Path 24 --    5049 : 3    2 AOI21_X4  A =   3.46  Df =1036.6  -69.5 ps  S =  20.6 ps  Cin =  6.0 ff  Cout =   5.9 ff  Cmax = 101.0 ff  G =   95  
ABC: Path 25 --    5050 : 3    2 OAI21_X2  A =   1.86  Df =1082.5  -90.6 ps  S =  31.2 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 26 --    5109 : 3    2 AOI21_X4  A =   3.46  Df =1102.9  -74.1 ps  S =  23.9 ps  Cin =  6.0 ff  Cout =   8.7 ff  Cmax = 101.0 ff  G =  143  
ABC: Path 27 --    5308 : 3    2 OAI21_X4  A =   3.46  Df =1144.1  -92.7 ps  S =  24.0 ps  Cin =  6.1 ff  Cout =  11.6 ff  Cmax = 104.1 ff  G =  176  
ABC: Path 28 --    5309 : 3    2 AOI21_X4  A =   3.46  Df =1161.3  -78.0 ps  S =  20.3 ps  Cin =  6.0 ff  Cout =   5.7 ff  Cmax = 101.0 ff  G =   94  
ABC: Path 29 --    5310 : 3    2 OAI21_X2  A =   1.86  Df =1207.1  -99.0 ps  S =  31.3 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 30 --    5382 : 3    2 AOI21_X4  A =   3.46  Df =1225.2  -84.6 ps  S =  20.2 ps  Cin =  6.0 ff  Cout =   5.6 ff  Cmax = 101.0 ff  G =   90  
ABC: Path 31 --    5461 : 3    2 OAI21_X2  A =   1.86  Df =1273.9 -108.6 ps  S =  31.2 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 32 --    5530 : 3    2 AOI21_X4  A =   3.46  Df =1294.3  -93.4 ps  S =  23.9 ps  Cin =  6.0 ff  Cout =   8.7 ff  Cmax = 101.0 ff  G =  143  
ABC: Path 33 --    5604 : 3    2 OAI21_X4  A =   3.46  Df =1332.1 -110.0 ps  S =  21.0 ps  Cin =  6.1 ff  Cout =   8.9 ff  Cmax = 104.1 ff  G =  136  
ABC: Path 34 --    5677 : 3    2 AOI21_X4  A =   3.46  Df =1349.8  -94.0 ps  S =  22.3 ps  Cin =  6.0 ff  Cout =   7.3 ff  Cmax = 101.0 ff  G =  119  
ABC: Path 35 --    5747 : 3    2 OAI21_X2  A =   1.86  Df =1398.8 -117.7 ps  S =  31.2 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 36 --    5816 : 3    2 AOI21_X4  A =   3.46  Df =1418.1 -103.0 ps  S =  22.3 ps  Cin =  6.0 ff  Cout =   7.3 ff  Cmax = 101.0 ff  G =  119  
ABC: Path 37 --    5879 : 3    2 OAI21_X2  A =   1.86  Df =1467.1 -126.7 ps  S =  31.2 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 38 --    5936 : 3    2 AOI21_X4  A =   3.46  Df =1487.5 -111.3 ps  S =  23.9 ps  Cin =  6.0 ff  Cout =   8.7 ff  Cmax = 101.0 ff  G =  143  
ABC: Path 39 --    5998 : 3    2 OAI21_X4  A =   3.46  Df =1521.1 -125.6 ps  S =  17.2 ps  Cin =  6.1 ff  Cout =   5.7 ff  Cmax = 104.1 ff  G =   88  
ABC: Path 40 --    6055 : 3    2 AOI21_X2  A =   1.86  Df =1540.3 -106.7 ps  S =  26.5 ps  Cin =  3.1 ff  Cout =   5.6 ff  Cmax =  50.7 ff  G =  178  
ABC: Path 41 --    6113 : 3    2 OAI21_X1  A =   1.06  Df =1585.7 -126.5 ps  S =  28.6 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  26.1 ff  G =  236  
ABC: Path 42 --    6173 : 3    1 AOI21_X1  A =   1.06  Df =1610.9 -105.0 ps  S =  33.8 ps  Cin =  1.6 ff  Cout =   4.3 ff  Cmax =  25.3 ff  G =  275  
ABC: Path 43 --    6229 : 2    4 XOR2_X2   A =   2.39  Df =1669.3  -92.4 ps  S =  38.9 ps  Cin =  4.4 ff  Cout =  10.6 ff  Cmax =  50.5 ff  G =  228  
ABC: Path 44 --    6230 : 1    3 INV_X4    A =   1.33  Df =1687.9  -98.3 ps  S =  10.9 ps  Cin =  6.0 ff  Cout =  11.1 ff  Cmax = 242.9 ff  G =  176  
ABC: Path 45 --    6231 : 1   10 BUF_X4    A =   1.86  Df =1719.9  -97.9 ps  S =  16.6 ps  Cin =  3.2 ff  Cout =  23.9 ff  Cmax = 242.3 ff  G =  731  
ABC: Path 46 --    7160 : 4    1 OAI211_X1 A =   1.33  Df =1743.6  -87.7 ps  S =  20.3 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  25.6 ff  G =  101  
ABC: Path 47 --    7163 : 4    1 OAI211_X1 A =   1.33  Df =1768.9  -45.1 ps  S =  20.1 ps  Cin =  1.6 ff  Cout =   1.6 ff  Cmax =  25.6 ff  G =  101  
ABC: Path 48 --    7164 : 5    2 OAI221_X1 A =   1.60  Df =1807.0  -22.1 ps  S =  43.2 ps  Cin =  1.6 ff  Cout =   3.3 ff  Cmax =  22.2 ff  G =  202  
ABC: Path 49 --    7169 : 4    1 OAI22_X1  A =   1.33  Df =1863.1  -41.5 ps  S =  52.6 ps  Cin =  1.6 ff  Cout =   6.4 ff  Cmax =  23.2 ff  G =  383  
ABC: Path 50 --    7170 : 3    4 AOI21_X4  A =   3.46  Df =1886.1  -29.1 ps  S =  25.3 ps  Cin =  6.0 ff  Cout =   9.9 ff  Cmax = 101.0 ff  G =  159  
ABC: Path 51 --    7212 : 2    1 AND2_X1   A =   1.06  Df =1923.2  -26.3 ps  S =  11.7 ps  Cin =  0.9 ff  Cout =   3.2 ff  Cmax =  60.6 ff  G =  317  
ABC: Path 52 --    7216 : 4    2 AOI211_X2 A =   2.39  Df =1999.1  -52.5 ps  S =  71.6 ps  Cin =  3.1 ff  Cout =  13.1 ff  Cmax =  29.0 ff  G =  376  
ABC: Path 53 --    7248 : 4    5 NOR4_X4   A =   4.79  Df =2015.2   -8.9 ps  S =  52.8 ps  Cin =  5.8 ff  Cout =  10.8 ff  Cmax =  41.5 ff  G =  179  
ABC: Path 54 --   14701 : 3    6 MUX2_X2   A =   2.39  Df =2113.2   -2.5 ps  S =  33.0 ps  Cin =  1.9 ff  Cout =  25.5 ff  Cmax = 120.8 ff  G = 1260  
ABC: Path 55 --   14702 : 1   10 BUF_X8    A =   3.46  Df =2142.8   -0.6 ps  S =   9.3 ps  Cin =  6.2 ff  Cout =  19.2 ff  Cmax = 484.0 ff  G =  300  
ABC: Path 56 --   14703 : 3    1 MUX2_X1   A =   1.86  Df =2216.8   -3.8 ps  S =  26.6 ps  Cin =  1.2 ff  Cout =  10.0 ff  Cmax =  60.5 ff  G =  808  
ABC: Start-point = pi62 (\u_ibex_core.id_stage_i.controller_i.instr_i [29]).  End-point = po1023 ($auto$rtlil.cc:2607:MuxGate$77474).
ABC: + write_blif <abc-temp-dir>/output.blif 

42.1.2. Re-integrating ABC results.
ABC RESULTS:            INV_X8 cells:        1
ABC RESULTS:          NAND4_X2 cells:        1
ABC RESULTS:         OAI221_X2 cells:        1
ABC RESULTS:          NAND3_X2 cells:        2
ABC RESULTS:            OR4_X2 cells:        3
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:           AND2_X4 cells:        1
ABC RESULTS:            INV_X2 cells:        4
ABC RESULTS:          NAND2_X2 cells:        3
ABC RESULTS:           NOR4_X2 cells:        6
ABC RESULTS:            OR2_X4 cells:        4
ABC RESULTS:         AOI221_X2 cells:        1
ABC RESULTS:         AOI222_X4 cells:        1
ABC RESULTS:          OAI21_X4 cells:        6
ABC RESULTS:            OR3_X2 cells:        6
ABC RESULTS:            INV_X4 cells:        2
ABC RESULTS:            OR4_X4 cells:        1
ABC RESULTS:           AND4_X4 cells:        1
ABC RESULTS:         AOI211_X2 cells:        3
ABC RESULTS:         OAI211_X4 cells:        1
ABC RESULTS:           NOR3_X4 cells:        2
ABC RESULTS:         CLKBUF_X2 cells:        1
ABC RESULTS:            OR2_X2 cells:        7
ABC RESULTS:           XOR2_X2 cells:        3
ABC RESULTS:          XNOR2_X2 cells:        8
ABC RESULTS:           AND4_X2 cells:        1
ABC RESULTS:           NOR2_X2 cells:        9
ABC RESULTS:           AND2_X2 cells:        6
ABC RESULTS:          OAI21_X2 cells:       16
ABC RESULTS:         AOI222_X1 cells:      152
ABC RESULTS:          NAND2_X4 cells:        4
ABC RESULTS:           AND4_X1 cells:       87
ABC RESULTS:           NOR4_X4 cells:        4
ABC RESULTS:           NOR3_X2 cells:        5
ABC RESULTS:          AOI21_X4 cells:       16
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:         AOI221_X4 cells:        4
ABC RESULTS:            OR3_X1 cells:       99
ABC RESULTS:           XOR2_X1 cells:      351
ABC RESULTS:          XNOR2_X1 cells:      524
ABC RESULTS:            OR4_X1 cells:        9
ABC RESULTS:           MUX2_X2 cells:        7
ABC RESULTS:            BUF_X8 cells:        7
ABC RESULTS:          NAND4_X1 cells:      244
ABC RESULTS:           AND3_X1 cells:      104
ABC RESULTS:           NOR4_X1 cells:      142
ABC RESULTS:            BUF_X4 cells:       63
ABC RESULTS:            BUF_X1 cells:      557
ABC RESULTS:            BUF_X2 cells:      118
ABC RESULTS:         OAI222_X1 cells:       35
ABC RESULTS:         CLKBUF_X1 cells:      142
ABC RESULTS:          OAI33_X1 cells:        9
ABC RESULTS:          AOI21_X2 cells:       24
ABC RESULTS:         OAI221_X1 cells:       60
ABC RESULTS:         AOI221_X1 cells:      155
ABC RESULTS:          NAND3_X1 cells:      391
ABC RESULTS:          AOI22_X1 cells:     1084
ABC RESULTS:          NAND2_X1 cells:     1255
ABC RESULTS:           NOR2_X1 cells:     1038
ABC RESULTS:         OAI211_X1 cells:      192
ABC RESULTS:            INV_X1 cells:      574
ABC RESULTS:            OR2_X1 cells:      302
ABC RESULTS:           NOR3_X1 cells:      229
ABC RESULTS:          OAI21_X1 cells:     1011
ABC RESULTS:           AND2_X1 cells:      400
ABC RESULTS:          AOI21_X1 cells:      969
ABC RESULTS:         AOI211_X1 cells:      155
ABC RESULTS:          OAI22_X1 cells:       72
ABC RESULTS:           MUX2_X1 cells:     1089
ABC RESULTS:        internal signals:    16599
ABC RESULTS:           input signals:     2402
ABC RESULTS:          output signals:     1179
Removing temp directory.
Removed 0 unused cells and 19542 unused wires.

43. Executing Verilog backend.

43.1. Executing BMUXMAP pass.

43.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

44. Executing SETUNDEF pass (replace undef values with defined constants).

45. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 259 unused wires.

46. Executing Verilog backend.
Dumping module `\ibex_top'.

47. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.
======== Yosys Stat Report ========

48. Printing statistics.

=== ibex_top ===

   Number of wires:              15041
   Number of wire bits:          15654
   Number of public wires:        2399
   Number of public wire bits:    3012
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13823
     $_DLATCH_N_                    33
     AND2_X1                       400
     AND2_X2                         6
     AND2_X4                         1
     AND3_X1                       104
     AND4_X1                        87
     AND4_X2                         1
     AND4_X4                         1
     AOI211_X1                     155
     AOI211_X2                       3
     AOI21_X1                      969
     AOI21_X2                       24
     AOI21_X4                       16
     AOI221_X1                     155
     AOI221_X2                       1
     AOI221_X4                       4
     AOI222_X1                     152
     AOI222_X4                       1
     AOI22_X1                     1084
     BUF_X1                        557
     BUF_X2                        118
     BUF_X4                         63
     BUF_X8                          7
     CLKBUF_X1                     142
     CLKBUF_X2                       1
     DFFR_X1                       731
     DFFS_X1                         8
     DFF_X1                        273
     DLH_X1                        992
     INV_X1                        574
     INV_X2                          4
     INV_X4                          2
     INV_X8                          1
     MUX2_X1                      1089
     MUX2_X2                         7
     NAND2_X1                     1255
     NAND2_X2                        3
     NAND2_X4                        4
     NAND3_X1                      391
     NAND3_X2                        2
     NAND4_X1                      244
     NAND4_X2                        1
     NOR2_X1                      1038
     NOR2_X2                         9
     NOR2_X4                         1
     NOR3_X1                       229
     NOR3_X2                         5
     NOR3_X4                         2
     NOR4_X1                       142
     NOR4_X2                         6
     NOR4_X4                         4
     OAI211_X1                     192
     OAI211_X2                       1
     OAI211_X4                       1
     OAI21_X1                     1011
     OAI21_X2                       16
     OAI21_X4                        6
     OAI221_X1                      60
     OAI221_X2                       1
     OAI222_X1                      35
     OAI22_X1                       72
     OAI33_X1                        9
     OR2_X1                        302
     OR2_X2                          7
     OR2_X4                          4
     OR3_X1                         99
     OR3_X2                          6
     OR4_X1                          9
     OR4_X2                          3
     OR4_X4                          1
     XNOR2_X1                      524
     XNOR2_X2                        8
     XOR2_X1                       351
     XOR2_X2                         3

   Area for cell type $_DLATCH_N_ is unknown!

   Chip area for module '\ibex_top': 21775.824000

====== End Yosys Stat Report ======

Warnings: 12 unique messages, 78 total
End of script. Logfile hash: 9ff2597571, CPU: user 103.19s system 0.68s, MEM: 208.96 MB peak
Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 21% 2x abc (28 sec), 17% 64x opt_expr (23 sec), ...
