/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [5:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[136]) & celloutsig_1_0z[7]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_5z) & celloutsig_1_8z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | in_data[92]) & celloutsig_0_0z[2]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_3z[4:2], _00_ };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_0z[4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = { _01_[4:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z } * { _01_[2:0], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_10z, celloutsig_0_16z } * { celloutsig_0_14z[12:7], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[136:127], celloutsig_1_1z, celloutsig_1_1z } !== celloutsig_1_0z[12:1];
  assign celloutsig_0_6z = { celloutsig_0_3z[7:2], celloutsig_0_1z, _01_, celloutsig_0_4z } !== { celloutsig_0_0z, celloutsig_0_0z, _00_, celloutsig_0_1z };
  assign celloutsig_0_9z = in_data[86:84] !== _01_[4:2];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_0z[8:5] };
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = & { celloutsig_0_3z[8:3], _00_ };
  assign celloutsig_1_19z = & { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z[8:5], in_data[125:124] };
  assign celloutsig_0_7z = & { _01_[5:4], celloutsig_0_1z };
  assign celloutsig_0_24z = & { celloutsig_0_18z, celloutsig_0_0z[4:1] };
  assign celloutsig_0_13z = | { celloutsig_0_8z, _00_ };
  assign celloutsig_0_18z = | { in_data[45:43], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_14z[4:3], celloutsig_0_18z, celloutsig_0_13z } >> celloutsig_0_3z[4:1];
  assign celloutsig_1_7z = { in_data[179:169], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } >> in_data[161:142];
  assign celloutsig_0_3z = { _00_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[26:23], _00_, _00_ };
  assign celloutsig_0_8z = { _00_[1:0], celloutsig_0_1z } >>> celloutsig_0_0z[2:0];
  assign celloutsig_0_0z = in_data[71:67] - in_data[55:51];
  assign celloutsig_1_0z = in_data[156:144] - in_data[148:136];
  assign celloutsig_0_11z = { _01_[4:0], celloutsig_0_10z } - { celloutsig_0_8z[2:1], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_3z[8:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z } - { celloutsig_0_3z[8:2], _00_, _01_, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((in_data[175] & celloutsig_1_0z[8]) | celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_7z[9]) | celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_9z) | celloutsig_1_4z);
  assign celloutsig_0_31z = ~((celloutsig_0_29z[5] & celloutsig_0_24z) | celloutsig_0_11z[6]);
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
