#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 21:48:55 2026
# Process ID: 830834
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :107949 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.055 ; gain = 45.836 ; free physical = 87627 ; free virtual = 102507
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 830896
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.645 ; gain = 426.586 ; free physical = 86479 ; free virtual = 101387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject.vhd:2441]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject.vhd:2482]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject.vhd:2557]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:174]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U40' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13386]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U41' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13401]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U42' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13416]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U43' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U44' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13446]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U45' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13461]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U46' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13476]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U47' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U48' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13506]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U49' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13521]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U50' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13536]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U51' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13551]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U52' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13566]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U53' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13581]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U54' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13596]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U55' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13611]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U56' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13626]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U57' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13641]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U58' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13656]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U59' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13671]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U60' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13686]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U61' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13701]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U62' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13716]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U63' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13731]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U64' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13746]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U65' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U66' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13776]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U67' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13791]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U68' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13806]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U69' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13821]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U70' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13836]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U71' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13851]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U72' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13866]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U73' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13881]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U74' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13896]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U75' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13911]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U76' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13926]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U77' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13941]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U78' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13956]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U79' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U80' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13986]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U81' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14001]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U82' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14016]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U83' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14031]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U84' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14046]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U85' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14061]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U86' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14076]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U87' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14091]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U88' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14106]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U89' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U90' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14136]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U91' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14151]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U92' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14166]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U93' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U94' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14196]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U96' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14226]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U97' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14241]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U98' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14256]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U99' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14271]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U100' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U101' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14301]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U102' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14316]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U103' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14331]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U104' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U105' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14361]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U106' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14376]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U107' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U108' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14406]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U109' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U110' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U111' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U112' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14466]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U113' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14481]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U114' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14496]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U115' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U116' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14526]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U117' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14541]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U118' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14556]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U119' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14571]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U120' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14586]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U121' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U122' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U123' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U124' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14646]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U125' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14661]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U126' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U127' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14691]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U128' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14706]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U129' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14721]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U130' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14736]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U131' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14751]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U132' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14766]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U133' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14781]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U134' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14796]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U135' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14811]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U136' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14826]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:174]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:263]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:278]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:185]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:185]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:69]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:69]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port data_0_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_9_val[1] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_9_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2837.004 ; gain = 1156.945 ; free physical = 90501 ; free virtual = 105465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2837.004 ; gain = 1156.945 ; free physical = 90474 ; free virtual = 105427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2845.008 ; gain = 1164.949 ; free physical = 90474 ; free virtual = 105426
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3068.578 ; gain = 1388.520 ; free physical = 93873 ; free virtual = 108383
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 498   
	   2 Input   21 Bit       Adders := 195   
	   3 Input   20 Bit       Adders := 650   
	   2 Input   20 Bit       Adders := 133   
	   3 Input   19 Bit       Adders := 306   
	   2 Input   16 Bit       Adders := 1602  
	   3 Input   16 Bit       Adders := 2422  
	   2 Input   15 Bit       Adders := 666   
	   3 Input   15 Bit       Adders := 24    
	   2 Input   14 Bit       Adders := 467   
	   3 Input   14 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 444   
	   3 Input   13 Bit       Adders := 58    
	   2 Input   12 Bit       Adders := 329   
	   3 Input   12 Bit       Adders := 84    
	   4 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 74    
	   2 Input   11 Bit       Adders := 86    
	   4 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 27    
	   2 Input   10 Bit       Adders := 51    
	   2 Input    9 Bit       Adders := 55    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 199   
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 363   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 163   
	               20 Bit    Registers := 19    
	               19 Bit    Registers := 44    
	               18 Bit    Registers := 50    
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 6449  
	               15 Bit    Registers := 1618  
	               14 Bit    Registers := 746   
	               13 Bit    Registers := 396   
	               12 Bit    Registers := 289   
	               11 Bit    Registers := 106   
	               10 Bit    Registers := 134   
	                9 Bit    Registers := 125   
	                8 Bit    Registers := 454   
	                7 Bit    Registers := 31    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 602   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 173   
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 720   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 192   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U43/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U130/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U184/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U184/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U184/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U184/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U184/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U601/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U601/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U264/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U264/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U271/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U271/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U271/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U271/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U271/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U257/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U257/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U257/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U257/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U257/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U70/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U195/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U156/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U133/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U188/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U72/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U226/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U226/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U226/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U85/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U127/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U273/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U273/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U250/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U252/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U252/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U252/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U155/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U42/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U42/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U42/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U145/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U46/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U232/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U232/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U232/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U232/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U232/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U192/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U65/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U275/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U275/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U165/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U165/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U165/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U165/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U165/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U172/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U172/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U172/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U160/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U87/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U283/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U283/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U283/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U196/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U193/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U280/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U280/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U280/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U139/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U268/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U268/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U268/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U119/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[20]' (FDE) to 'mult_1017_reg_3990531_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[19]' (FDE) to 'mult_1017_reg_3990531_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[18]' (FDE) to 'mult_1017_reg_3990531_reg[13]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[17]' (FDE) to 'mult_1017_reg_3990531_reg[12]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[5]' (FDE) to 'mult_1017_reg_3990531_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[6]' (FDE) to 'mult_1017_reg_3990531_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[7]' (FDE) to 'mult_1017_reg_3990531_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[8]' (FDE) to 'mult_1017_reg_3990531_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[9]' (FDE) to 'mult_1017_reg_3990531_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[10]' (FDE) to 'mult_1017_reg_3990531_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[11]' (FDE) to 'mult_1017_reg_3990531_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[12]' (FDE) to 'mult_1017_reg_3990531_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[13]' (FDE) to 'mult_1017_reg_3990531_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[14]' (FDE) to 'mult_1017_reg_3990531_reg[9]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[15]' (FDE) to 'mult_1017_reg_3990531_reg[10]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_773_reg_3990526_reg[16]' (FDE) to 'mult_1017_reg_3990531_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_473_reg_3995397_reg[15]' (FDE) to 'sext_ln42_473_reg_3995397_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1018_reg_3994535_reg[15]' (FDE) to 'mult_1018_reg_3994535_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1018_reg_3994535_pp0_iter2_reg_reg[15]' (FDE) to 'mult_1018_reg_3994535_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_409_reg_3994559_reg[15]' (FDE) to 'sext_ln42_409_reg_3994559_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1085_reg_3994798_reg[15]' (FDE) to 'mult_1085_reg_3994798_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_1085_reg_3994798_pp0_iter2_reg_reg[15]' (FDE) to 'mult_1085_reg_3994798_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_409_reg_3994559_reg[14]' (FDE) to 'sext_ln42_409_reg_3994559_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_420_reg_3994701_reg[15]' (FDE) to 'sext_ln42_420_reg_3994701_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_420_reg_3994701_pp0_iter2_reg_reg[15]' (FDE) to 'sext_ln42_420_reg_3994701_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_375_reg_4000118_reg[15]' (FDE) to 'sext_ln42_375_reg_4000118_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_970_reg_3994381_reg[15]' (FDE) to 'mult_970_reg_3994381_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_970_reg_3994381_pp0_iter2_reg_reg[15]' (FDE) to 'mult_970_reg_3994381_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_986_reg_3994440_reg[13]' (FDE) to 'mult_986_reg_3994440_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_394_reg_4000234_reg[15]' (FDE) to 'sext_ln42_394_reg_4000234_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_474_reg_3995402_reg[11]' (FDE) to 'sext_ln42_474_reg_3995402_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_474_reg_3995402_reg[12]' (FDE) to 'sext_ln42_474_reg_3995402_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_474_reg_3995402_reg[13]' (FDE) to 'sext_ln42_474_reg_3995402_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_474_reg_3995402_reg[14]' (FDE) to 'sext_ln42_474_reg_3995402_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_1136_reg_3995043_reg[13]' (FDE) to 'mult_1136_reg_3995043_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_946_reg_3994279_reg[14]' (FDE) to 'mult_946_reg_3994279_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_946_reg_3994279_pp0_iter2_reg_reg[14]' (FDE) to 'mult_946_reg_3994279_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_369_reg_3990516_reg[20]' (FDE) to 'sext_ln73_369_reg_3990516_reg[19]'
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U265/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U265/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U265/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U265/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U265/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U199/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U199/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U199/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U199/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U199/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U161/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U285/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U285/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U285/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U285/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U285/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U278/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U278/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U278/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U278/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U278/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U110/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U110/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U110/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U110/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U110/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U149/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U66/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U258/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U258/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U258/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U150/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U123/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U224/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U224/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U224/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U224/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U224/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U262/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U262/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U262/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U262/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U262/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U151/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U176/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U286/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U286/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U286/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U286/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U286/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U183/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U183/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U183/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U183/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U183/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U154/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U154/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U154/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U174/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U174/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U174/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U174/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U174/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U48/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U48/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U213/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U190/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U74/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U201/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U108/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_22_val_read_reg_3989038_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U230/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_21_val_read_reg_3989049_reg is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U80/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U191/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U82/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U88/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_25_val_read_reg_3989003_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U202/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U81/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U255/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U157/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U157/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U157/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U180/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U91/buff0_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_15_val_read_reg_3989111_reg is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U260/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_14_val_read_reg_3989123_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U260/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U260/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U115/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_14_val_read_reg_3989123_reg is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U251/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U284/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U284/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U284/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U284/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U284/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U244/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U244/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U244/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U244/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U244/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U220/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U220/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U220/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U220/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U220/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U75/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U47/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U61/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U234/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U272/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U144/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U144/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U144/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U270/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U270/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U270/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U248/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U209/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U137/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U54/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U54/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U54/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U240/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U240/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U240/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U240/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U240/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U256/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U256/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mult_635_reg_3992934_reg[13]' (FDE) to 'mult_635_reg_3992934_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_635_reg_3992934_pp0_iter2_reg_reg[13]' (FDE) to 'mult_635_reg_3992934_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_675_reg_3993034_reg[13]' (FDE) to 'mult_675_reg_3993034_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_675_reg_3993034_pp0_iter2_reg_reg[13]' (FDE) to 'mult_675_reg_3993034_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[18]' (FDE) to 'sext_ln73_250_reg_3992569_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_pp0_iter2_reg_reg[18]' (FDE) to 'sext_ln73_250_reg_3992569_pp0_iter2_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[2]' (FDE) to 'sext_ln73_246_reg_3992506_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[3]' (FDE) to 'sext_ln73_246_reg_3992506_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[4]' (FDE) to 'sext_ln73_246_reg_3992506_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[5]' (FDE) to 'sext_ln73_246_reg_3992506_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[6]' (FDE) to 'sext_ln73_246_reg_3992506_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[7]' (FDE) to 'sext_ln73_246_reg_3992506_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[8]' (FDE) to 'sext_ln73_246_reg_3992506_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[9]' (FDE) to 'sext_ln73_246_reg_3992506_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[10]' (FDE) to 'sext_ln73_246_reg_3992506_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[11]' (FDE) to 'sext_ln73_246_reg_3992506_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[12]' (FDE) to 'sext_ln73_246_reg_3992506_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[13]' (FDE) to 'sext_ln73_246_reg_3992506_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[14]' (FDE) to 'sext_ln73_246_reg_3992506_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[15]' (FDE) to 'sext_ln73_246_reg_3992506_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[16]' (FDE) to 'sext_ln73_246_reg_3992506_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_250_reg_3992569_reg[17]' (FDE) to 'sext_ln73_246_reg_3992506_reg[19]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U282/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U282/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U282/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U185/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U142/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U235/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U169/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U228/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U126/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U277/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U93/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U198/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U98/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U56/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U56/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U56/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U269/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U269/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U269/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U269/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U269/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U158/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U106/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U253/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U253/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U253/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U253/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U253/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U129/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U129/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U129/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U129/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U129/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U216/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U216/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U216/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U216/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U216/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U218/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U218/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U218/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U218/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U218/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U229/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U245/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U245/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U245/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U227/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U214/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U122/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U122/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U122/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U122/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U122/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U279/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U279/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U279/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U247/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U247/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U112/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U281/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U164/buff0_reg, operation Mode is: (A''*(B:0x13))'.
DSP Report: register data_1_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: register data_1_val_read_reg_3989277_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U200/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U200/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U200/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U200/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U200/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U259/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U94/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U71/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U254/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U254/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U254/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U254/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U254/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U105/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U138/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U132/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U261/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U261/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U261/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U236/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U205/buff0_reg, operation Mode is: (A''*(B:0x1b))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: register data_6_val_read_reg_3989216_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U205/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U205/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_5_val_read_reg_3989227_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U177/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_3_val_read_reg_3989253_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U57/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U121/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U210/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_4_val_read_reg_3989240_reg is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is: (A''*(B:0x15))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: register data_6_val_read_reg_3989216_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U197/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_5_val_read_reg_3989227_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U206/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U206/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U206/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U611/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U611/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U611/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U611/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U597/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U597/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U597/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U597/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U597/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U648/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U657/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U657/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U657/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U667/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_123_val_read_reg_1505024_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U596/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U596/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U596/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U670/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_121_val_read_reg_1505046_reg is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U670/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U670/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U646/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U631/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U631/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U631/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U643/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U643/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U643/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U650/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_122_val_read_reg_1505035_reg is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U650/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U650/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_123_val_read_reg_1505024_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U665/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U665/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U665/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U665/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U665/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U598/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U598/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U598/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U598/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U598/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U615/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U615/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U615/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U607/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U588/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U588/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U588/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
INFO: [Synth 8-3886] merging instance 'sext_ln42_1462_reg_1511717_reg[15]' (FDE) to 'sext_ln42_1462_reg_1511717_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2776_reg_1511431_reg[15]' (FDE) to 'mult_2776_reg_1511431_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1452_reg_1511670_reg[15]' (FDE) to 'sext_ln42_1452_reg_1511670_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2777_reg_1511436_reg[15]' (FDE) to 'mult_2777_reg_1511436_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2757_reg_1511368_reg[15]' (FDE) to 'mult_2757_reg_1511368_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1452_reg_1511670_reg[14]' (FDE) to 'sext_ln42_1452_reg_1511670_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1452_reg_1511670_reg[13]' (FDE) to 'sext_ln42_1452_reg_1511670_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1452_reg_1511670_reg[11]' (FDE) to 'sext_ln42_1452_reg_1511670_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1490_reg_1511831_reg[15]' (FDE) to 'sext_ln42_1490_reg_1511831_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1369_reg_1511208_reg[15]' (FDE) to 'sext_ln42_1369_reg_1511208_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2736_reg_1511302_reg[15]' (FDE) to 'mult_2736_reg_1511302_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1490_reg_1511831_reg[14]' (FDE) to 'sext_ln42_1490_reg_1511831_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_2808_reg_1511559_reg[15]' (FDE) to 'mult_2808_reg_1511559_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1354_reg_1511135_reg[15]' (FDE) to 'sext_ln42_1354_reg_1511135_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2838_reg_1511660_reg[14]' (FDE) to 'mult_2838_reg_1511660_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_2819_reg_1506739_reg[14]' (FDE) to 'mult_2819_reg_1506739_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1441_reg_1511590_reg[14]' (FDE) to 'sext_ln42_1441_reg_1511590_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[0]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[1]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[2]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[3]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[4]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[5]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[6]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[7]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[8]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[9]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[10]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[11]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_2852_reg_1511701_reg[12]' (FDE) to 'sext_ln42_1460_reg_1511706_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_2751_reg_1511358_reg[14]' (FDE) to 'mult_2751_reg_1511358_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1474_reg_1511761_reg[15]' (FDE) to 'sext_ln42_1474_reg_1511761_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_1474_reg_1511761_reg[14]' (FDE) to 'sext_ln42_1474_reg_1511761_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_2676_reg_1511083_reg[15]' (FDE) to 'mult_2676_reg_1511083_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_2676_reg_1511083_pp0_iter2_reg_reg[15]' (FDE) to 'mult_2676_reg_1511083_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_1275_reg_1511297_reg[14]' (FDE) to 'sext_ln17_1275_reg_1511297_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_1275_reg_1511297_reg[13]' (FDE) to 'mult_2735_reg_1511292_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_1275_reg_1511297_reg[0]' (FDE) to 'mult_2735_reg_1511292_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_1275_reg_1511297_reg[1]' (FDE) to 'mult_2735_reg_1511292_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_1275_reg_1511297_reg[2]' (FDE) to 'mult_2735_reg_1511292_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U603/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U603/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U603/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U594/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U594/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U594/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U594/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U594/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U642/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U616/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U616/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U616/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U656/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U656/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U656/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U632/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U620/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U620/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U620/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U604/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U604/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U604/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U604/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U604/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U623/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_126_val_read_reg_1505001_reg is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U639/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U639/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U639/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U639/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U639/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U593/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U593/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U593/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U593/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U593/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U626/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U626/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U626/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U661/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U651/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U651/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U651/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U651/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U602/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U602/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U602/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U602/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U602/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U618/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U618/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U618/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U618/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U618/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U614/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U614/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U614/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U614/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U614/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U624/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U619/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U619/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U619/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U619/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U619/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U622/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U617/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U617/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U617/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U617/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U617/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U613/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U613/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U613/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U659/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U659/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U659/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U659/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U659/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U668/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U606/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_22_val_read_reg_1506087_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: register data_22_val_read_reg_1506087_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U610/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U610/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U610/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U641/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U641/buff0_reg.
INFO: [Synth 8-4471] merging register 'data_42_val_int_reg_reg[15:0]' into 'data_42_val_int_reg_reg[15:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:22762]
INFO: [Synth 8-4471] merging register 'data_42_val_int_reg_reg[15:0]' into 'data_42_val_int_reg_reg[15:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_009/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:22762]
DSP Report: Generating DSP mul_16s_6s_21_2_0_U658/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_42_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U658/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U658/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U653/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_40_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U633/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_42_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U633/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U633/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_648/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 3232.902 ; gain = 1552.844 ; free physical = 85640 ; free virtual = 100736
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 233, Available = 220. Use report_utilization command for details.
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6ns_21_2_0_U205/buff0_reg_3 : 0 0 : 338 338 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6ns_21_2_0_U90/buff0_reg_d : 0 0 : 338 338 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U623/buff0_reg_5 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U115/buff0_reg_11 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U91/buff0_reg_e : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U260/buff0_reg_10 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_6ns_21_2_0_U622/buff0_reg_3 : 0 0 : 306 306 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U164/buff0_reg_0 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U167/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U191/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U202/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U44/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U603/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U632/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U642/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U656/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6s_21_2_0_U616/buff0_reg_7 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U82/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6ns_21_2_0_U197/buff0_reg_e : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U57/buff0_reg_8 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_6s_21_2_0_U633/buff0_reg_4 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_6s_21_2_0_U658/buff0_reg_0 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U631/buff0_reg_b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U647/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U650/buff0_reg_d : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U664/buff0_reg_e : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U108/buff0_reg_9 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U230/buff0_reg_7 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U629/buff0_reg_2 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U667/buff0_reg_7 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U670/buff0_reg_9 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U88/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U117/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U174/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_6ns_21_2_0_U602/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U48/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_6s_21_2_0_U618/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U105/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U107/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U110/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U120/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U123/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U127/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U129/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U135/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U137/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U138/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U139/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U157/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U161/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U176/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U180/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U183/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U184/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U188/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U195/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U198/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U199/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U200/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U209/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U216/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U220/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U228/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6ns_21_2_0_U235/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6ns_21_2_0_U236/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U244/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U248/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U254/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U270/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U273/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U280/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U52/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U53/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U56/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U598/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U62/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U620/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U637/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6ns_21_2_0_U639/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U643/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U648/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U665/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U75/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U77/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U85/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6ns_21_2_0_U93/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U106/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U111/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U119/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U126/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U130/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U132/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6s_21_2_0_U133/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U134/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U146/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U150/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U153/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U156/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U162/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U165/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U172/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U185/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U193/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U206/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U207/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U225/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U240/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6s_21_2_0_U253/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U257/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U258/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U261/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U264/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U267/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U269/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U271/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U277/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U278/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U282/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U284/buff0_reg_13 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U40/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U47/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U591/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U596/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U597/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U60/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_6s_21_2_0_U604/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6s_21_2_0_U607/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_6s_21_2_0_U613/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U646/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U657/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U66/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_6s_21_2_0_U668/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U70/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U71/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U73/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U76/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U84/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6s_21_2_0_U89/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U94/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U214/buff0_reg_4 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U250/buff0_reg_0 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U281/buff0_reg_b : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U46/buff0_reg_7 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U65/buff0_reg_a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U112/buff0_reg_a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U145/buff0_reg_6 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U192/buff0_reg_9 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U232/buff0_reg_8 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U247/buff0_reg_9 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U279/buff0_reg_7 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U42/buff0_reg_5 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U45/buff0_reg_8 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_5ns_21_2_0_U606/buff0_reg_0 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 mul_16s_5ns_21_2_0_U653/buff0_reg_2 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U124/buff0_reg_5 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U177/buff0_reg_7 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U210/buff0_reg_c : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U121/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U122/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U131/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U142/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U144/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U154/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U155/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U159/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U160/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U166/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U168/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U169/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U190/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U196/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U201/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U213/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U226/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U227/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U229/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U234/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_5ns_21_2_0_U239/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U245/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U251/buff0_reg_12 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U252/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U255/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U256/buff0_reg_11 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U259/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U268/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U272/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U275/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U283/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U41/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U43/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U49/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U50/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U54/buff0_reg_f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U58/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_5ns_21_2_0_U588/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U594/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB11 mul_16s_5ns_21_2_0_U601/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U61/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_5ns_21_2_0_U610/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U614/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U615/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U619/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U624/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_5ns_21_2_0_U641/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U67/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U72/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U74/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U80/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U81/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U86/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U87/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U95/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U96/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U99/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U116/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U149/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U151/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U158/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U175/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_5ns_21_2_0_U218/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U224/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U262/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U265/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U285/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U286/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB22 mul_16s_5ns_21_2_0_U593/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U611/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U617/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB22 mul_16s_5ns_21_2_0_U626/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_5ns_21_2_0_U651/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB28 mul_16s_5ns_21_2_0_U659/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB22 mul_16s_5ns_21_2_0_U661/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U98/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 DSP resource Status: mul_16s_6s_21_2_0_U264/buff0_reg_0 0 266 266: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U271/buff0_reg_2 0 266 266: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U116/buff0_reg_3 0 157 157: Used 1 time : Accepted (215 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U264/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U264/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U271/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U271/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U271/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U271/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U271/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U49/buff0_reg_0 0 172 172: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U257/buff0_reg_2 0 266 266: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U70/buff0_reg_4 0 266 266: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U195/buff0_reg_5 0 266 266: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U156/buff0_reg_7 0 266 266: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U225/buff0_reg_6 0 266 266: Used 1 time : Accepted (106 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U49/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U257/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U257/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U257/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U257/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U257/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U70/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U195/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U156/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U133/buff0_reg_0 0 266 266: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U41/buff0_reg_2 0 172 172: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U188/buff0_reg_4 0 266 266: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U72/buff0_reg_5 0 172 172: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U168/buff0_reg_6 0 172 172: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U226/buff0_reg_7 0 172 172: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U52/buff0_reg_8 0 266 266: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U85/buff0_reg_9 0 266 266: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U166/buff0_reg_a 0 172 172: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U127/buff0_reg_b 0 266 266: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U50/buff0_reg_d 0 172 172: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U273/buff0_reg_c 0 266 266: Used 1 time : Accepted (70 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U133/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U188/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U72/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U168/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U226/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U226/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U226/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U226/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U52/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U85/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U166/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U127/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U273/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U273/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U250/buff0_reg_0 0 251 251: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U252/buff0_reg_2 0 172 172: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U155/buff0_reg_4 0 172 172: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U42/buff0_reg_5 0 251 251: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U145/buff0_reg_6 0 251 251: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U46/buff0_reg_7 0 251 251: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U232/buff0_reg_8 0 251 251: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U192/buff0_reg_9 0 251 251: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U65/buff0_reg_a 0 251 251: Used 1 time : Accepted (144 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U250/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U252/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U252/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U252/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U252/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U155/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U42/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U42/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U42/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U42/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U145/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U46/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U232/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U232/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U232/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U232/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U232/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U192/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U65/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U275/buff0_reg_0 0 172 172: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U165/buff0_reg_2 0 266 266: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U172/buff0_reg_4 0 266 266: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U160/buff0_reg_5 0 172 172: Used 1 time : Accepted (166 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U275/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U275/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U165/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U165/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U165/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U165/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U165/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U172/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U172/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U172/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U172/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U160/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U160/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U87/buff0_reg_0 0 172 172: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U283/buff0_reg_2 0 172 172: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U196/buff0_reg_3 0 172 172: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U193/buff0_reg_4 0 266 266: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U280/buff0_reg_6 0 266 266: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U139/buff0_reg_7 0 266 266: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U120/buff0_reg_8 0 266 266: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U146/buff0_reg_9 0 266 266: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U134/buff0_reg_a 0 266 266: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U268/buff0_reg_b 0 172 172: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U153/buff0_reg_c 0 266 266: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U119/buff0_reg_d 0 266 266: Used 1 time : Accepted (89 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U87/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U283/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U283/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U283/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U196/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U193/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U280/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U280/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U280/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U280/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U139/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U146/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U134/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U268/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U268/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U268/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U119/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U265/buff0_reg_0 0 157 157: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U199/buff0_reg_2 0 266 266: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U161/buff0_reg_4 0 266 266: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U285/buff0_reg_5 0 157 157: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U278/buff0_reg_6 0 266 266: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U110/buff0_reg_7 0 266 266: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U149/buff0_reg_8 0 157 157: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U66/buff0_reg_9 0 266 266: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U258/buff0_reg_a 0 266 266: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U150/buff0_reg_b 0 266 266: Used 1 time : Accepted (96 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U123/buff0_reg_c 0 266 266: Used 1 time : Accepted (42 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U199/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U199/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U199/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U199/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U199/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U161/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U278/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U278/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U278/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U278/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U278/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U110/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U110/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U110/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U110/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U110/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U149/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U66/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U258/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U258/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U258/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U258/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U150/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U123/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U123/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U224/buff0_reg_0 0 157 157: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U262/buff0_reg_2 0 157 157: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U151/buff0_reg_3 0 157 157: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U176/buff0_reg_4 0 266 266: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U286/buff0_reg_6 0 157 157: Used 1 time : Rejected (225 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U183/buff0_reg_7 0 266 266: Used 1 time : Accepted (53 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U151/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U176/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U183/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U183/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U183/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U183/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U183/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U117/buff0_reg_0 0 269 269: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U154/buff0_reg_2 0 172 172: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U174/buff0_reg_4 0 269 269: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U48/buff0_reg_5 0 269 269: Used 1 time : Accepted (36 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U154/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U154/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U154/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U154/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U174/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U174/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U174/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U174/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U174/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U48/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U48/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U213/buff0_reg_0 0 172 172: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U44/buff0_reg_2 0 292 292: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U190/buff0_reg_4 0 172 172: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U74/buff0_reg_5 0 172 172: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U201/buff0_reg_6 0 172 172: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U108/buff0_reg_9 0 282 282: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U230/buff0_reg_7 0 282 282: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U80/buff0_reg_a 0 172 172: Used 1 time : Accepted (208 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U191/buff0_reg_b 0 292 292: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U82/buff0_reg_c 0 292 292: Used 1 time : Accepted (18 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U213/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U190/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U190/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U190/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U190/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U190/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U74/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U201/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U108/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffea))'.
DSP Report: register data_22_val_read_reg_3989038_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U230/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_21_val_read_reg_3989049_reg is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U80/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U191/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U82/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U88/buff0_reg_0 0 282 282: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U58/buff0_reg_2 0 172 172: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U167/buff0_reg_4 0 292 292: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U202/buff0_reg_6 0 292 292: Used 1 time : Accepted (11 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U88/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe5))'.
DSP Report: register data_25_val_read_reg_3989003_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U58/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U202/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U202/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U202/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U202/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U81/buff0_reg_0 0 172 172: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U95/buff0_reg_2 0 172 172: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U207/buff0_reg_5 0 266 266: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U162/buff0_reg_3 0 266 266: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U73/buff0_reg_7 0 266 266: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U96/buff0_reg_6 0 172 172: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U67/buff0_reg_8 0 172 172: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U255/buff0_reg_9 0 172 172: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U157/buff0_reg_a 0 266 266: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U180/buff0_reg_b 0 266 266: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U267/buff0_reg_c 0 266 266: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U91/buff0_reg_e 0 308 308: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U77/buff0_reg_d 0 266 266: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U260/buff0_reg_10 0 308 308: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U115/buff0_reg_11 0 308 308: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U251/buff0_reg_12 0 172 172: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U284/buff0_reg_13 0 266 266: Used 1 time : Accepted (119 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U81/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U162/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U73/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U96/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U67/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U255/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U157/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U157/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U157/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U180/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U91/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1d))'.
DSP Report: register data_15_val_read_reg_3989111_reg is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U77/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U260/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe5))'.
DSP Report: register data_14_val_read_reg_3989123_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U260/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U260/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U115/buff0_reg, operation Mode is (post resource management): (A2*(B:0x15))'.
DSP Report: register data_14_val_read_reg_3989123_reg is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U251/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U284/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U284/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U284/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U284/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U284/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U43/buff0_reg_0 0 172 172: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U130/buff0_reg_2 0 266 266: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U184/buff0_reg_4 0 266 266: Used 1 time : Accepted (54 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U43/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U130/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U184/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U184/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U184/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U184/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U184/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U244/buff0_reg_0 0 266 266: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U220/buff0_reg_2 0 266 266: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U75/buff0_reg_3 0 266 266: Used 1 time : Accepted (83 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U244/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U244/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U244/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U244/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U244/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U220/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U220/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U220/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U220/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U220/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U75/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U47/buff0_reg_0 0 266 266: Used 1 time : Accepted (121 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U47/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U47/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U159/buff0_reg_0 0 172 172: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U61/buff0_reg_4 0 172 172: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U234/buff0_reg_3 0 172 172: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U272/buff0_reg_2 0 172 172: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U60/buff0_reg_5 0 266 266: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U131/buff0_reg_7 0 172 172: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U144/buff0_reg_8 0 172 172: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U270/buff0_reg_9 0 266 266: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U86/buff0_reg_a 0 172 172: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U248/buff0_reg_b 0 266 266: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U209/buff0_reg_c 0 266 266: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U40/buff0_reg_d 0 266 266: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U137/buff0_reg_e 0 266 266: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U54/buff0_reg_f 0 172 172: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U240/buff0_reg_10 0 266 266: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U256/buff0_reg_11 0 172 172: Used 1 time : Accepted (183 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U61/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U234/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U272/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U144/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U144/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U144/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U270/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U270/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U270/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U86/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U248/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U248/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U209/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U137/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U54/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U54/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U54/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U240/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U240/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U240/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U240/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U240/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U256/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U256/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U282/buff0_reg_2 0 266 266: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U185/buff0_reg_0 0 266 266: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U76/buff0_reg_3 0 266 266: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U142/buff0_reg_4 0 172 172: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U235/buff0_reg_6 0 266 266: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U239/buff0_reg_7 0 172 172: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U169/buff0_reg_8 0 172 172: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U111/buff0_reg_9 0 266 266: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U228/buff0_reg_a 0 266 266: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U126/buff0_reg_b 0 266 266: Used 1 time : Accepted (90 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U282/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U282/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U282/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U185/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U76/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U142/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U235/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U169/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U111/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U228/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U126/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U126/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U277/buff0_reg_0 0 266 266: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U93/buff0_reg_2 0 266 266: Used 1 time : Accepted (86 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U277/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U93/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U84/buff0_reg_0 0 266 266: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U198/buff0_reg_2 0 266 266: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U98/buff0_reg_3 0 157 157: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U56/buff0_reg_5 0 266 266: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U269/buff0_reg_6 0 266 266: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U175/buff0_reg_7 0 157 157: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U158/buff0_reg_8 0 157 157: Used 1 time : Accepted (218 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U106/buff0_reg_9 0 266 266: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U135/buff0_reg_a 0 266 266: Used 1 time : Accepted (45 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U84/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U198/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U56/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U56/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U56/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U269/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U269/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U269/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U269/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U269/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U175/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U158/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U106/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U135/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U89/buff0_reg_0 0 266 266: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U253/buff0_reg_2 0 266 266: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U129/buff0_reg_3 0 266 266: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U216/buff0_reg_4 0 266 266: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U218/buff0_reg_5 0 157 157: Used 1 time : Accepted (220 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U89/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U253/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U253/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U253/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U253/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U253/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U129/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U129/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U129/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U129/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U129/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U216/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U216/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U216/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U216/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U216/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U218/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U218/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U218/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U218/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U218/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U229/buff0_reg_0 0 172 172: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U245/buff0_reg_2 0 172 172: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U227/buff0_reg_3 0 172 172: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U214/buff0_reg_4 0 251 251: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U122/buff0_reg_6 0 172 172: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U279/buff0_reg_7 0 251 251: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U45/buff0_reg_8 0 251 251: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U247/buff0_reg_9 0 251 251: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U112/buff0_reg_a 0 251 251: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U281/buff0_reg_b 0 251 251: Used 1 time : Accepted (142 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U229/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U245/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U245/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U245/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U245/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U227/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U227/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U227/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U227/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U214/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U122/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U122/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U122/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U122/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U122/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U279/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U279/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U279/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U247/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U247/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U112/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U281/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U164/buff0_reg_0 0 298 298: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U200/buff0_reg_2 0 266 266: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U259/buff0_reg_4 0 172 172: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U99/buff0_reg_6 0 172 172: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U94/buff0_reg_7 0 266 266: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U71/buff0_reg_8 0 266 266: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U53/buff0_reg_9 0 266 266: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U254/buff0_reg_b 0 266 266: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U105/buff0_reg_a 0 266 266: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U138/buff0_reg_c 0 266 266: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U62/buff0_reg_d 0 266 266: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U107/buff0_reg_e 0 266 266: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U132/buff0_reg_f 0 266 266: Used 1 time : Accepted (92 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U164/buff0_reg, operation Mode is (post resource management): (A''*(B:0x13))'.
DSP Report: register data_1_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: register data_1_val_read_reg_3989277_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U200/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U200/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U200/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U200/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U200/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U259/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U94/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U71/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U254/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U254/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U254/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U254/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U254/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U105/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U105/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U105/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U105/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U138/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U107/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U132/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U261/buff0_reg_0 0 266 266: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U236/buff0_reg_2 0 266 266: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U205/buff0_reg_3 0 338 338: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U124/buff0_reg_5 0 173 173: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U177/buff0_reg_7 0 173 173: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U57/buff0_reg_8 0 285 285: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U121/buff0_reg_a 0 172 172: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U210/buff0_reg_c 0 173 173: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U90/buff0_reg_d 0 338 338: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U197/buff0_reg_e 0 285 285: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U206/buff0_reg_f 0 266 266: Used 1 time : Accepted (104 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U261/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U261/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U261/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U261/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U236/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U205/buff0_reg, operation Mode is (post resource management): (A''*(B:0x1b))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: register data_6_val_read_reg_3989216_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U205/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U205/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U205/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_5_val_read_reg_3989227_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U177/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_3_val_read_reg_3989253_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U57/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe6))'.
DSP Report: register data_7_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U121/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U210/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_4_val_read_reg_3989240_reg is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is (post resource management): (A''*(B:0x15))'.
DSP Report: register data_6_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: register data_6_val_read_reg_3989216_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U197/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1a))'.
DSP Report: register data_5_val_read_reg_3989227_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U206/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U206/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U206/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U206/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U611/buff0_reg_0 0 157 157: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U629/buff0_reg_2 0 282 282: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U597/buff0_reg_0 0 266 266: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U648/buff0_reg_4 0 266 266: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U657/buff0_reg_5 0 266 266: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U667/buff0_reg_7 0 282 282: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U647/buff0_reg_6 0 282 282: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U596/buff0_reg_8 0 266 266: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U670/buff0_reg_9 0 282 282: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U646/buff0_reg_c 0 266 266: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U631/buff0_reg_b 0 282 282: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U643/buff0_reg_a 0 266 266: Used 1 time : Accepted (80 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U650/buff0_reg_d 0 282 282: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U664/buff0_reg_e 0 282 282: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U665/buff0_reg_10 0 266 266: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U598/buff0_reg_f 0 266 266: Used 1 time : Accepted (75 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U597/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U597/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U597/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U597/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U597/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U648/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U657/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U657/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U657/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U657/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U667/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is (post resource management): (A2*(B:0x15))'.
DSP Report: register data_123_val_read_reg_1505024_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U596/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U596/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U596/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U596/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U670/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffea))'.
DSP Report: register data_121_val_read_reg_1505046_reg is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U670/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U670/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U670/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U646/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U631/buff0_reg, operation Mode is (post resource management): (A2*(B:0x15))'.
DSP Report: register data_120_val_read_reg_1505058_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U631/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U631/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U631/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U643/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U643/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U643/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U650/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_122_val_read_reg_1505035_reg is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U650/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U650/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U650/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U664/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_123_val_read_reg_1505024_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U664/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U664/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U664/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U665/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U665/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U665/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U665/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U665/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U598/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U598/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U598/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U598/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U598/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U615/buff0_reg_0 0 172 172: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U591/buff0_reg_2 0 266 266: Used 1 time : Accepted (122 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U615/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U615/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U615/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U615/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U591/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U591/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U591/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U591/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U607/buff0_reg_0 0 266 266: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U588/buff0_reg_2 0 172 172: Used 1 time : Accepted (195 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U607/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U607/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U607/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U607/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U588/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U588/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U588/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U588/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U601/buff0_reg_5 0 172 172: Used 1 time : Accepted (197 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U601/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U601/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U601/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U601/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U601/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U603/buff0_reg_0 0 292 292: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U594/buff0_reg_2 0 172 172: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U642/buff0_reg_4 0 292 292: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U616/buff0_reg_7 0 292 292: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U656/buff0_reg_6 0 292 292: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U632/buff0_reg_5 0 292 292: Used 1 time : Accepted (14 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U603/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U603/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U603/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U603/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U594/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U594/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U594/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U594/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U594/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U642/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U616/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U616/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U616/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U616/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U656/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U656/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U656/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U656/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U632/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U637/buff0_reg_0 0 266 266: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U620/buff0_reg_2 0 266 266: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U604/buff0_reg_3 0 266 266: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U623/buff0_reg_5 0 322 322: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U639/buff0_reg_4 0 266 266: Used 1 time : Accepted (79 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U620/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U620/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U620/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U620/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U604/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U604/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U604/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U604/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U604/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U623/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_126_val_read_reg_1505001_reg is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U623/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U639/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U639/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U639/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U639/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U639/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U593/buff0_reg_2 0 157 157: Used 1 time : Rejected (226 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U626/buff0_reg_0 0 157 157: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U661/buff0_reg_3 0 157 157: Used 1 time : Rejected (232 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U651/buff0_reg_0 0 157 157: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U602/buff0_reg_0 0 269 269: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U618/buff0_reg_2 0 269 269: Used 1 time : Accepted (37 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U602/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U602/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U602/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U602/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U602/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U618/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U618/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U618/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U618/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U618/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U614/buff0_reg_2 0 172 172: Used 1 time : Accepted (200 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U624/buff0_reg_0 0 172 172: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U619/buff0_reg_5 0 172 172: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U622/buff0_reg_3 0 306 306: Used 1 time : Accepted (7 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U614/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U614/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U614/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U614/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U614/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U624/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U624/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U624/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U624/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U624/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U619/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U619/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U619/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U619/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U619/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U622/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U622/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U617/buff0_reg_0 0 157 157: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U613/buff0_reg_2 0 266 266: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U659/buff0_reg_4 0 157 157: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U668/buff0_reg_5 0 266 266: Used 1 time : Accepted (132 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U613/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U613/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U613/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U613/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U668/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U668/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U668/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U668/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U606/buff0_reg_0 0 189 189: Used 1 time : Accepted (153 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U606/buff0_reg, operation Mode is (post resource management): (A''*(B:0xd))'.
DSP Report: register data_22_val_read_reg_1506087_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: register data_22_val_read_reg_1506087_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U606/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U606/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U606/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U610/buff0_reg_0 0 172 172: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U641/buff0_reg_2 0 172 172: Used 1 time : Accepted (204 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U610/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U610/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U610/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U610/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U641/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U641/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U658/buff0_reg_0 0 285 285: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U653/buff0_reg_2 0 188 188: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U633/buff0_reg_4 0 285 285: Used 1 time : Accepted (21 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U658/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe6))'.
DSP Report: register data_42_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U658/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U658/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U658/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U653/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_40_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U633/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffea))'.
DSP Report: register data_42_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U633/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U633/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U633/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10  | (A2*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10  | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11  | (A2*(B:0x3ffe5))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12  | (A2*(B:0x1d))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12  | (A2*(B:0x3ffe5))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12  | (A2*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23  | (A''*(B:0x13))'   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A''*(B:0x1b))'   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0x3ffe6))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A''*(B:0x15))'   | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0x1a))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x1b))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0x1b))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 | (A2*(B:0x1b))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 | (A''*(B:0xd))'    | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A2*(B:0x3ffe6))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB33 | (A2*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 3232.902 ; gain = 1552.844 ; free physical = 83744 ; free virtual = 99028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:46 . Memory (MB): peak = 3281.391 ; gain = 1601.332 ; free physical = 83769 ; free virtual = 99071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:50 ; elapsed = 00:03:16 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 79205 ; free virtual = 94652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:17 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 79045 ; free virtual = 94492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:45 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 77574 ; free virtual = 93304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:19 ; elapsed = 00:03:45 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 77552 ; free virtual = 93320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:03:48 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 77293 ; free virtual = 93064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:22 ; elapsed = 00:03:49 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 77238 ; free virtual = 93011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_6606_reg_1514256_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_6622_reg_1514261_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_8741_reg_1522094_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_7104_reg_1514466_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_7088_reg_1514461_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_4949_reg_1518419_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_6968_reg_1514421_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/add_ln58_6984_reg_1514426_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514/sext_ln42_931_reg_1509590_pp0_iter3_reg_reg[14] | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|myproject   | nModule_read_reg_3611_pp0_iter4_reg_reg[15]                                                                                 | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_3616_pp0_iter4_reg_reg[15]                                                                                 | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  38649|
|3     |DSP48E1 |    220|
|4     |LUT1    |  14496|
|5     |LUT2    |  71112|
|6     |LUT3    |  43472|
|7     |LUT4    |  42747|
|8     |LUT5    |   2279|
|9     |LUT6    |   3078|
|10    |SRL16E  |    174|
|11    |FDRE    | 146372|
|12    |IBUF    |    600|
|13    |OBUF    |     12|
+------+--------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 363212|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    571|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_514 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 168182|
|4     |    mul_16s_5ns_21_2_0_U615                                                   |myproject_mul_16s_5ns_21_2_0_287                                           |     35|
|5     |    mul_16s_5ns_21_2_0_U588                                                   |myproject_mul_16s_5ns_21_2_0_279                                           |     69|
|6     |    mul_16s_5ns_21_2_0_U593                                                   |myproject_mul_16s_5ns_21_2_0_280                                           |     33|
|7     |    mul_16s_5ns_21_2_0_U594                                                   |myproject_mul_16s_5ns_21_2_0_281                                           |     35|
|8     |    mul_16s_5ns_21_2_0_U601                                                   |myproject_mul_16s_5ns_21_2_0_282                                           |     56|
|9     |    mul_16s_5ns_21_2_0_U606                                                   |myproject_mul_16s_5ns_21_2_0_283                                           |     35|
|10    |    mul_16s_5ns_21_2_0_U610                                                   |myproject_mul_16s_5ns_21_2_0_284                                           |     21|
|11    |    mul_16s_5ns_21_2_0_U611                                                   |myproject_mul_16s_5ns_21_2_0_285                                           |     33|
|12    |    mul_16s_5ns_21_2_0_U614                                                   |myproject_mul_16s_5ns_21_2_0_286                                           |     21|
|13    |    mul_16s_5ns_21_2_0_U617                                                   |myproject_mul_16s_5ns_21_2_0_288                                           |     33|
|14    |    mul_16s_5ns_21_2_0_U619                                                   |myproject_mul_16s_5ns_21_2_0_289                                           |      1|
|15    |    mul_16s_5ns_21_2_0_U624                                                   |myproject_mul_16s_5ns_21_2_0_290                                           |     35|
|16    |    mul_16s_5ns_21_2_0_U626                                                   |myproject_mul_16s_5ns_21_2_0_291                                           |     33|
|17    |    mul_16s_5ns_21_2_0_U641                                                   |myproject_mul_16s_5ns_21_2_0_292                                           |     21|
|18    |    mul_16s_5ns_21_2_0_U651                                                   |myproject_mul_16s_5ns_21_2_0_293                                           |     33|
|19    |    mul_16s_5ns_21_2_0_U653                                                   |myproject_mul_16s_5ns_21_2_0_294                                           |     22|
|20    |    mul_16s_5ns_21_2_0_U659                                                   |myproject_mul_16s_5ns_21_2_0_295                                           |     37|
|21    |    mul_16s_5ns_21_2_0_U661                                                   |myproject_mul_16s_5ns_21_2_0_296                                           |     33|
|22    |    mul_16s_5s_21_2_0_U589                                                    |myproject_mul_16s_5s_21_2_0_297                                            |     56|
|23    |    mul_16s_5s_21_2_0_U590                                                    |myproject_mul_16s_5s_21_2_0_298                                            |     34|
|24    |    mul_16s_5s_21_2_0_U592                                                    |myproject_mul_16s_5s_21_2_0_299                                            |     52|
|25    |    mul_16s_5s_21_2_0_U595                                                    |myproject_mul_16s_5s_21_2_0_300                                            |     52|
|26    |    mul_16s_5s_21_2_0_U599                                                    |myproject_mul_16s_5s_21_2_0_301                                            |     56|
|27    |    mul_16s_5s_21_2_0_U600                                                    |myproject_mul_16s_5s_21_2_0_302                                            |     52|
|28    |    mul_16s_5s_21_2_0_U605                                                    |myproject_mul_16s_5s_21_2_0_303                                            |     52|
|29    |    mul_16s_5s_21_2_0_U608                                                    |myproject_mul_16s_5s_21_2_0_304                                            |     52|
|30    |    mul_16s_5s_21_2_0_U609                                                    |myproject_mul_16s_5s_21_2_0_305                                            |     34|
|31    |    mul_16s_5s_21_2_0_U612                                                    |myproject_mul_16s_5s_21_2_0_306                                            |     52|
|32    |    mul_16s_5s_21_2_0_U621                                                    |myproject_mul_16s_5s_21_2_0_307                                            |     30|
|33    |    mul_16s_5s_21_2_0_U625                                                    |myproject_mul_16s_5s_21_2_0_308                                            |     56|
|34    |    mul_16s_5s_21_2_0_U627                                                    |myproject_mul_16s_5s_21_2_0_309                                            |     30|
|35    |    mul_16s_5s_21_2_0_U628                                                    |myproject_mul_16s_5s_21_2_0_310                                            |     30|
|36    |    mul_16s_5s_21_2_0_U630                                                    |myproject_mul_16s_5s_21_2_0_311                                            |     30|
|37    |    mul_16s_5s_21_2_0_U634                                                    |myproject_mul_16s_5s_21_2_0_312                                            |     52|
|38    |    mul_16s_5s_21_2_0_U635                                                    |myproject_mul_16s_5s_21_2_0_313                                            |     52|
|39    |    mul_16s_5s_21_2_0_U636                                                    |myproject_mul_16s_5s_21_2_0_314                                            |     34|
|40    |    mul_16s_5s_21_2_0_U638                                                    |myproject_mul_16s_5s_21_2_0_315                                            |     34|
|41    |    mul_16s_5s_21_2_0_U640                                                    |myproject_mul_16s_5s_21_2_0_316                                            |     34|
|42    |    mul_16s_5s_21_2_0_U644                                                    |myproject_mul_16s_5s_21_2_0_317                                            |     52|
|43    |    mul_16s_5s_21_2_0_U645                                                    |myproject_mul_16s_5s_21_2_0_318                                            |     36|
|44    |    mul_16s_5s_21_2_0_U649                                                    |myproject_mul_16s_5s_21_2_0_319                                            |     52|
|45    |    mul_16s_5s_21_2_0_U652                                                    |myproject_mul_16s_5s_21_2_0_320                                            |     34|
|46    |    mul_16s_5s_21_2_0_U654                                                    |myproject_mul_16s_5s_21_2_0_321                                            |     56|
|47    |    mul_16s_5s_21_2_0_U655                                                    |myproject_mul_16s_5s_21_2_0_322                                            |     52|
|48    |    mul_16s_5s_21_2_0_U660                                                    |myproject_mul_16s_5s_21_2_0_323                                            |     52|
|49    |    mul_16s_5s_21_2_0_U662                                                    |myproject_mul_16s_5s_21_2_0_324                                            |     30|
|50    |    mul_16s_5s_21_2_0_U663                                                    |myproject_mul_16s_5s_21_2_0_325                                            |     52|
|51    |    mul_16s_5s_21_2_0_U666                                                    |myproject_mul_16s_5s_21_2_0_326                                            |     52|
|52    |    mul_16s_5s_21_2_0_U669                                                    |myproject_mul_16s_5s_21_2_0_327                                            |     34|
|53    |    mul_16s_6ns_21_2_0_U598                                                   |myproject_mul_16s_6ns_21_2_0_328                                           |     21|
|54    |    mul_16s_6ns_21_2_0_U602                                                   |myproject_mul_16s_6ns_21_2_0_329                                           |     21|
|55    |    mul_16s_6ns_21_2_0_U603                                                   |myproject_mul_16s_6ns_21_2_0_330                                           |     35|
|56    |    mul_16s_6ns_21_2_0_U620                                                   |myproject_mul_16s_6ns_21_2_0_331                                           |     14|
|57    |    mul_16s_6ns_21_2_0_U622                                                   |myproject_mul_16s_6ns_21_2_0_332                                           |     21|
|58    |    mul_16s_6ns_21_2_0_U623                                                   |myproject_mul_16s_6ns_21_2_0_333                                           |     35|
|59    |    mul_16s_6ns_21_2_0_U631                                                   |myproject_mul_16s_6ns_21_2_0_334                                           |     35|
|60    |    mul_16s_6ns_21_2_0_U632                                                   |myproject_mul_16s_6ns_21_2_0_335                                           |     22|
|61    |    mul_16s_6ns_21_2_0_U637                                                   |myproject_mul_16s_6ns_21_2_0_336                                           |     22|
|62    |    mul_16s_6ns_21_2_0_U639                                                   |myproject_mul_16s_6ns_21_2_0_337                                           |     21|
|63    |    mul_16s_6ns_21_2_0_U642                                                   |myproject_mul_16s_6ns_21_2_0_338                                           |     21|
|64    |    mul_16s_6ns_21_2_0_U643                                                   |myproject_mul_16s_6ns_21_2_0_339                                           |     21|
|65    |    mul_16s_6ns_21_2_0_U647                                                   |myproject_mul_16s_6ns_21_2_0_340                                           |     35|
|66    |    mul_16s_6ns_21_2_0_U648                                                   |myproject_mul_16s_6ns_21_2_0_341                                           |     21|
|67    |    mul_16s_6ns_21_2_0_U650                                                   |myproject_mul_16s_6ns_21_2_0_342                                           |     21|
|68    |    mul_16s_6ns_21_2_0_U656                                                   |myproject_mul_16s_6ns_21_2_0_343                                           |     21|
|69    |    mul_16s_6ns_21_2_0_U664                                                   |myproject_mul_16s_6ns_21_2_0_344                                           |     21|
|70    |    mul_16s_6ns_21_2_0_U665                                                   |myproject_mul_16s_6ns_21_2_0_345                                           |      1|
|71    |    mul_16s_6s_21_2_0_U591                                                    |myproject_mul_16s_6s_21_2_0_346                                            |     22|
|72    |    mul_16s_6s_21_2_0_U596                                                    |myproject_mul_16s_6s_21_2_0_347                                            |     35|
|73    |    mul_16s_6s_21_2_0_U597                                                    |myproject_mul_16s_6s_21_2_0_348                                            |     21|
|74    |    mul_16s_6s_21_2_0_U604                                                    |myproject_mul_16s_6s_21_2_0_349                                            |     35|
|75    |    mul_16s_6s_21_2_0_U607                                                    |myproject_mul_16s_6s_21_2_0_350                                            |     35|
|76    |    mul_16s_6s_21_2_0_U613                                                    |myproject_mul_16s_6s_21_2_0_351                                            |     22|
|77    |    mul_16s_6s_21_2_0_U616                                                    |myproject_mul_16s_6s_21_2_0_352                                            |     35|
|78    |    mul_16s_6s_21_2_0_U618                                                    |myproject_mul_16s_6s_21_2_0_353                                            |     35|
|79    |    mul_16s_6s_21_2_0_U629                                                    |myproject_mul_16s_6s_21_2_0_354                                            |     35|
|80    |    mul_16s_6s_21_2_0_U633                                                    |myproject_mul_16s_6s_21_2_0_355                                            |     35|
|81    |    mul_16s_6s_21_2_0_U646                                                    |myproject_mul_16s_6s_21_2_0_356                                            |     43|
|82    |    mul_16s_6s_21_2_0_U657                                                    |myproject_mul_16s_6s_21_2_0_357                                            |     21|
|83    |    mul_16s_6s_21_2_0_U658                                                    |myproject_mul_16s_6s_21_2_0_358                                            |     35|
|84    |    mul_16s_6s_21_2_0_U667                                                    |myproject_mul_16s_6s_21_2_0_359                                            |     21|
|85    |    mul_16s_6s_21_2_0_U668                                                    |myproject_mul_16s_6s_21_2_0_360                                            |     35|
|86    |    mul_16s_6s_21_2_0_U670                                                    |myproject_mul_16s_6s_21_2_0_361                                            |     35|
|87    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 161971|
|88    |    mul_16s_5ns_21_2_0_U116                                                   |myproject_mul_16s_5ns_21_2_0                                               |     21|
|89    |    mul_16s_5ns_21_2_0_U121                                                   |myproject_mul_16s_5ns_21_2_0_36                                            |      6|
|90    |    mul_16s_5ns_21_2_0_U122                                                   |myproject_mul_16s_5ns_21_2_0_37                                            |     22|
|91    |    mul_16s_5ns_21_2_0_U124                                                   |myproject_mul_16s_5ns_21_2_0_38                                            |     70|
|92    |    mul_16s_5ns_21_2_0_U131                                                   |myproject_mul_16s_5ns_21_2_0_39                                            |     89|
|93    |    mul_16s_5ns_21_2_0_U142                                                   |myproject_mul_16s_5ns_21_2_0_40                                            |     91|
|94    |    mul_16s_5ns_21_2_0_U144                                                   |myproject_mul_16s_5ns_21_2_0_41                                            |     23|
|95    |    mul_16s_5ns_21_2_0_U149                                                   |myproject_mul_16s_5ns_21_2_0_42                                            |    105|
|96    |    mul_16s_5ns_21_2_0_U151                                                   |myproject_mul_16s_5ns_21_2_0_43                                            |     58|
|97    |    mul_16s_5ns_21_2_0_U154                                                   |myproject_mul_16s_5ns_21_2_0_44                                            |     85|
|98    |    mul_16s_5ns_21_2_0_U155                                                   |myproject_mul_16s_5ns_21_2_0_45                                            |     23|
|99    |    mul_16s_5ns_21_2_0_U158                                                   |myproject_mul_16s_5ns_21_2_0_46                                            |     76|
|100   |    mul_16s_5ns_21_2_0_U159                                                   |myproject_mul_16s_5ns_21_2_0_47                                            |     37|
|101   |    mul_16s_5ns_21_2_0_U160                                                   |myproject_mul_16s_5ns_21_2_0_48                                            |     42|
|102   |    mul_16s_5ns_21_2_0_U166                                                   |myproject_mul_16s_5ns_21_2_0_49                                            |     69|
|103   |    mul_16s_5ns_21_2_0_U168                                                   |myproject_mul_16s_5ns_21_2_0_50                                            |      2|
|104   |    mul_16s_5ns_21_2_0_U169                                                   |myproject_mul_16s_5ns_21_2_0_51                                            |     72|
|105   |    mul_16s_5ns_21_2_0_U175                                                   |myproject_mul_16s_5ns_21_2_0_52                                            |     69|
|106   |    mul_16s_5ns_21_2_0_U177                                                   |myproject_mul_16s_5ns_21_2_0_53                                            |     57|
|107   |    mul_16s_5ns_21_2_0_U190                                                   |myproject_mul_16s_5ns_21_2_0_54                                            |     70|
|108   |    mul_16s_5ns_21_2_0_U196                                                   |myproject_mul_16s_5ns_21_2_0_55                                            |     24|
|109   |    mul_16s_5ns_21_2_0_U201                                                   |myproject_mul_16s_5ns_21_2_0_56                                            |     85|
|110   |    mul_16s_5ns_21_2_0_U210                                                   |myproject_mul_16s_5ns_21_2_0_57                                            |     18|
|111   |    mul_16s_5ns_21_2_0_U213                                                   |myproject_mul_16s_5ns_21_2_0_58                                            |     56|
|112   |    mul_16s_5ns_21_2_0_U218                                                   |myproject_mul_16s_5ns_21_2_0_59                                            |     23|
|113   |    mul_16s_5ns_21_2_0_U224                                                   |myproject_mul_16s_5ns_21_2_0_60                                            |     49|
|114   |    mul_16s_5ns_21_2_0_U226                                                   |myproject_mul_16s_5ns_21_2_0_61                                            |     24|
|115   |    mul_16s_5ns_21_2_0_U227                                                   |myproject_mul_16s_5ns_21_2_0_62                                            |     21|
|116   |    mul_16s_5ns_21_2_0_U229                                                   |myproject_mul_16s_5ns_21_2_0_63                                            |     57|
|117   |    mul_16s_5ns_21_2_0_U234                                                   |myproject_mul_16s_5ns_21_2_0_64                                            |     56|
|118   |    mul_16s_5ns_21_2_0_U239                                                   |myproject_mul_16s_5ns_21_2_0_65                                            |    119|
|119   |    mul_16s_5ns_21_2_0_U245                                                   |myproject_mul_16s_5ns_21_2_0_66                                            |     63|
|120   |    mul_16s_5ns_21_2_0_U251                                                   |myproject_mul_16s_5ns_21_2_0_67                                            |     23|
|121   |    mul_16s_5ns_21_2_0_U252                                                   |myproject_mul_16s_5ns_21_2_0_68                                            |     43|
|122   |    mul_16s_5ns_21_2_0_U255                                                   |myproject_mul_16s_5ns_21_2_0_69                                            |     35|
|123   |    mul_16s_5ns_21_2_0_U256                                                   |myproject_mul_16s_5ns_21_2_0_70                                            |     71|
|124   |    mul_16s_5ns_21_2_0_U259                                                   |myproject_mul_16s_5ns_21_2_0_71                                            |     98|
|125   |    mul_16s_5ns_21_2_0_U262                                                   |myproject_mul_16s_5ns_21_2_0_72                                            |     47|
|126   |    mul_16s_5ns_21_2_0_U265                                                   |myproject_mul_16s_5ns_21_2_0_73                                            |     50|
|127   |    mul_16s_5ns_21_2_0_U268                                                   |myproject_mul_16s_5ns_21_2_0_74                                            |     84|
|128   |    mul_16s_5ns_21_2_0_U272                                                   |myproject_mul_16s_5ns_21_2_0_75                                            |     44|
|129   |    mul_16s_5ns_21_2_0_U275                                                   |myproject_mul_16s_5ns_21_2_0_76                                            |     21|
|130   |    mul_16s_5ns_21_2_0_U283                                                   |myproject_mul_16s_5ns_21_2_0_77                                            |     36|
|131   |    mul_16s_5ns_21_2_0_U285                                                   |myproject_mul_16s_5ns_21_2_0_78                                            |     49|
|132   |    mul_16s_5ns_21_2_0_U286                                                   |myproject_mul_16s_5ns_21_2_0_79                                            |     47|
|133   |    mul_16s_5ns_21_2_0_U41                                                    |myproject_mul_16s_5ns_21_2_0_80                                            |     82|
|134   |    mul_16s_5ns_21_2_0_U43                                                    |myproject_mul_16s_5ns_21_2_0_81                                            |    105|
|135   |    mul_16s_5ns_21_2_0_U49                                                    |myproject_mul_16s_5ns_21_2_0_82                                            |    111|
|136   |    mul_16s_5ns_21_2_0_U50                                                    |myproject_mul_16s_5ns_21_2_0_83                                            |      3|
|137   |    mul_16s_5ns_21_2_0_U54                                                    |myproject_mul_16s_5ns_21_2_0_84                                            |     23|
|138   |    mul_16s_5ns_21_2_0_U58                                                    |myproject_mul_16s_5ns_21_2_0_85                                            |     51|
|139   |    mul_16s_5ns_21_2_0_U61                                                    |myproject_mul_16s_5ns_21_2_0_86                                            |     43|
|140   |    mul_16s_5ns_21_2_0_U67                                                    |myproject_mul_16s_5ns_21_2_0_87                                            |     63|
|141   |    mul_16s_5ns_21_2_0_U72                                                    |myproject_mul_16s_5ns_21_2_0_88                                            |     95|
|142   |    mul_16s_5ns_21_2_0_U74                                                    |myproject_mul_16s_5ns_21_2_0_89                                            |     21|
|143   |    mul_16s_5ns_21_2_0_U80                                                    |myproject_mul_16s_5ns_21_2_0_90                                            |     35|
|144   |    mul_16s_5ns_21_2_0_U81                                                    |myproject_mul_16s_5ns_21_2_0_91                                            |     83|
|145   |    mul_16s_5ns_21_2_0_U86                                                    |myproject_mul_16s_5ns_21_2_0_92                                            |    153|
|146   |    mul_16s_5ns_21_2_0_U87                                                    |myproject_mul_16s_5ns_21_2_0_93                                            |     56|
|147   |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_94                                            |     56|
|148   |    mul_16s_5ns_21_2_0_U96                                                    |myproject_mul_16s_5ns_21_2_0_95                                            |     82|
|149   |    mul_16s_5ns_21_2_0_U98                                                    |myproject_mul_16s_5ns_21_2_0_96                                            |     48|
|150   |    mul_16s_5ns_21_2_0_U99                                                    |myproject_mul_16s_5ns_21_2_0_97                                            |    111|
|151   |    mul_16s_5s_21_2_0_U100                                                    |myproject_mul_16s_5s_21_2_0                                                |     73|
|152   |    mul_16s_5s_21_2_0_U101                                                    |myproject_mul_16s_5s_21_2_0_98                                             |     72|
|153   |    mul_16s_5s_21_2_0_U102                                                    |myproject_mul_16s_5s_21_2_0_99                                             |     73|
|154   |    mul_16s_5s_21_2_0_U103                                                    |myproject_mul_16s_5s_21_2_0_100                                            |     72|
|155   |    mul_16s_5s_21_2_0_U104                                                    |myproject_mul_16s_5s_21_2_0_101                                            |     73|
|156   |    mul_16s_5s_21_2_0_U109                                                    |myproject_mul_16s_5s_21_2_0_102                                            |     52|
|157   |    mul_16s_5s_21_2_0_U113                                                    |myproject_mul_16s_5s_21_2_0_103                                            |     52|
|158   |    mul_16s_5s_21_2_0_U114                                                    |myproject_mul_16s_5s_21_2_0_104                                            |     50|
|159   |    mul_16s_5s_21_2_0_U118                                                    |myproject_mul_16s_5s_21_2_0_105                                            |     72|
|160   |    mul_16s_5s_21_2_0_U125                                                    |myproject_mul_16s_5s_21_2_0_106                                            |     49|
|161   |    mul_16s_5s_21_2_0_U128                                                    |myproject_mul_16s_5s_21_2_0_107                                            |     49|
|162   |    mul_16s_5s_21_2_0_U136                                                    |myproject_mul_16s_5s_21_2_0_108                                            |     73|
|163   |    mul_16s_5s_21_2_0_U140                                                    |myproject_mul_16s_5s_21_2_0_109                                            |     56|
|164   |    mul_16s_5s_21_2_0_U141                                                    |myproject_mul_16s_5s_21_2_0_110                                            |     50|
|165   |    mul_16s_5s_21_2_0_U143                                                    |myproject_mul_16s_5s_21_2_0_111                                            |     63|
|166   |    mul_16s_5s_21_2_0_U147                                                    |myproject_mul_16s_5s_21_2_0_112                                            |     72|
|167   |    mul_16s_5s_21_2_0_U148                                                    |myproject_mul_16s_5s_21_2_0_113                                            |     73|
|168   |    mul_16s_5s_21_2_0_U152                                                    |myproject_mul_16s_5s_21_2_0_114                                            |     50|
|169   |    mul_16s_5s_21_2_0_U163                                                    |myproject_mul_16s_5s_21_2_0_115                                            |     49|
|170   |    mul_16s_5s_21_2_0_U170                                                    |myproject_mul_16s_5s_21_2_0_116                                            |     54|
|171   |    mul_16s_5s_21_2_0_U171                                                    |myproject_mul_16s_5s_21_2_0_117                                            |     72|
|172   |    mul_16s_5s_21_2_0_U173                                                    |myproject_mul_16s_5s_21_2_0_118                                            |     73|
|173   |    mul_16s_5s_21_2_0_U178                                                    |myproject_mul_16s_5s_21_2_0_119                                            |     72|
|174   |    mul_16s_5s_21_2_0_U179                                                    |myproject_mul_16s_5s_21_2_0_120                                            |     73|
|175   |    mul_16s_5s_21_2_0_U181                                                    |myproject_mul_16s_5s_21_2_0_121                                            |     48|
|176   |    mul_16s_5s_21_2_0_U182                                                    |myproject_mul_16s_5s_21_2_0_122                                            |     73|
|177   |    mul_16s_5s_21_2_0_U186                                                    |myproject_mul_16s_5s_21_2_0_123                                            |     73|
|178   |    mul_16s_5s_21_2_0_U187                                                    |myproject_mul_16s_5s_21_2_0_124                                            |     49|
|179   |    mul_16s_5s_21_2_0_U189                                                    |myproject_mul_16s_5s_21_2_0_125                                            |     70|
|180   |    mul_16s_5s_21_2_0_U194                                                    |myproject_mul_16s_5s_21_2_0_126                                            |     56|
|181   |    mul_16s_5s_21_2_0_U203                                                    |myproject_mul_16s_5s_21_2_0_127                                            |     73|
|182   |    mul_16s_5s_21_2_0_U204                                                    |myproject_mul_16s_5s_21_2_0_128                                            |     73|
|183   |    mul_16s_5s_21_2_0_U208                                                    |myproject_mul_16s_5s_21_2_0_129                                            |     54|
|184   |    mul_16s_5s_21_2_0_U211                                                    |myproject_mul_16s_5s_21_2_0_130                                            |     73|
|185   |    mul_16s_5s_21_2_0_U212                                                    |myproject_mul_16s_5s_21_2_0_131                                            |     53|
|186   |    mul_16s_5s_21_2_0_U215                                                    |myproject_mul_16s_5s_21_2_0_132                                            |     72|
|187   |    mul_16s_5s_21_2_0_U217                                                    |myproject_mul_16s_5s_21_2_0_133                                            |     50|
|188   |    mul_16s_5s_21_2_0_U219                                                    |myproject_mul_16s_5s_21_2_0_134                                            |     72|
|189   |    mul_16s_5s_21_2_0_U221                                                    |myproject_mul_16s_5s_21_2_0_135                                            |     53|
|190   |    mul_16s_5s_21_2_0_U222                                                    |myproject_mul_16s_5s_21_2_0_136                                            |     72|
|191   |    mul_16s_5s_21_2_0_U223                                                    |myproject_mul_16s_5s_21_2_0_137                                            |     49|
|192   |    mul_16s_5s_21_2_0_U231                                                    |myproject_mul_16s_5s_21_2_0_138                                            |     73|
|193   |    mul_16s_5s_21_2_0_U233                                                    |myproject_mul_16s_5s_21_2_0_139                                            |     73|
|194   |    mul_16s_5s_21_2_0_U237                                                    |myproject_mul_16s_5s_21_2_0_140                                            |     71|
|195   |    mul_16s_5s_21_2_0_U238                                                    |myproject_mul_16s_5s_21_2_0_141                                            |     47|
|196   |    mul_16s_5s_21_2_0_U241                                                    |myproject_mul_16s_5s_21_2_0_142                                            |     47|
|197   |    mul_16s_5s_21_2_0_U242                                                    |myproject_mul_16s_5s_21_2_0_143                                            |     52|
|198   |    mul_16s_5s_21_2_0_U243                                                    |myproject_mul_16s_5s_21_2_0_144                                            |     73|
|199   |    mul_16s_5s_21_2_0_U246                                                    |myproject_mul_16s_5s_21_2_0_145                                            |     72|
|200   |    mul_16s_5s_21_2_0_U249                                                    |myproject_mul_16s_5s_21_2_0_146                                            |     58|
|201   |    mul_16s_5s_21_2_0_U263                                                    |myproject_mul_16s_5s_21_2_0_147                                            |     73|
|202   |    mul_16s_5s_21_2_0_U266                                                    |myproject_mul_16s_5s_21_2_0_148                                            |     52|
|203   |    mul_16s_5s_21_2_0_U274                                                    |myproject_mul_16s_5s_21_2_0_149                                            |     55|
|204   |    mul_16s_5s_21_2_0_U276                                                    |myproject_mul_16s_5s_21_2_0_150                                            |     72|
|205   |    mul_16s_5s_21_2_0_U51                                                     |myproject_mul_16s_5s_21_2_0_151                                            |     58|
|206   |    mul_16s_5s_21_2_0_U55                                                     |myproject_mul_16s_5s_21_2_0_152                                            |     53|
|207   |    mul_16s_5s_21_2_0_U59                                                     |myproject_mul_16s_5s_21_2_0_153                                            |     72|
|208   |    mul_16s_5s_21_2_0_U63                                                     |myproject_mul_16s_5s_21_2_0_154                                            |     73|
|209   |    mul_16s_5s_21_2_0_U64                                                     |myproject_mul_16s_5s_21_2_0_155                                            |     72|
|210   |    mul_16s_5s_21_2_0_U68                                                     |myproject_mul_16s_5s_21_2_0_156                                            |     48|
|211   |    mul_16s_5s_21_2_0_U69                                                     |myproject_mul_16s_5s_21_2_0_157                                            |     59|
|212   |    mul_16s_5s_21_2_0_U78                                                     |myproject_mul_16s_5s_21_2_0_158                                            |     49|
|213   |    mul_16s_5s_21_2_0_U79                                                     |myproject_mul_16s_5s_21_2_0_159                                            |     48|
|214   |    mul_16s_5s_21_2_0_U83                                                     |myproject_mul_16s_5s_21_2_0_160                                            |     72|
|215   |    mul_16s_5s_21_2_0_U92                                                     |myproject_mul_16s_5s_21_2_0_161                                            |     73|
|216   |    mul_16s_5s_21_2_0_U97                                                     |myproject_mul_16s_5s_21_2_0_162                                            |     72|
|217   |    mul_16s_6ns_21_2_0_U105                                                   |myproject_mul_16s_6ns_21_2_0                                               |     23|
|218   |    mul_16s_6ns_21_2_0_U107                                                   |myproject_mul_16s_6ns_21_2_0_163                                           |     35|
|219   |    mul_16s_6ns_21_2_0_U110                                                   |myproject_mul_16s_6ns_21_2_0_164                                           |     21|
|220   |    mul_16s_6ns_21_2_0_U115                                                   |myproject_mul_16s_6ns_21_2_0_165                                           |     36|
|221   |    mul_16s_6ns_21_2_0_U117                                                   |myproject_mul_16s_6ns_21_2_0_166                                           |     23|
|222   |    mul_16s_6ns_21_2_0_U120                                                   |myproject_mul_16s_6ns_21_2_0_167                                           |     36|
|223   |    mul_16s_6ns_21_2_0_U123                                                   |myproject_mul_16s_6ns_21_2_0_168                                           |     37|
|224   |    mul_16s_6ns_21_2_0_U127                                                   |myproject_mul_16s_6ns_21_2_0_169                                           |     37|
|225   |    mul_16s_6ns_21_2_0_U129                                                   |myproject_mul_16s_6ns_21_2_0_170                                           |     22|
|226   |    mul_16s_6ns_21_2_0_U135                                                   |myproject_mul_16s_6ns_21_2_0_171                                           |     21|
|227   |    mul_16s_6ns_21_2_0_U137                                                   |myproject_mul_16s_6ns_21_2_0_172                                           |     23|
|228   |    mul_16s_6ns_21_2_0_U138                                                   |myproject_mul_16s_6ns_21_2_0_173                                           |     36|
|229   |    mul_16s_6ns_21_2_0_U139                                                   |myproject_mul_16s_6ns_21_2_0_174                                           |     24|
|230   |    mul_16s_6ns_21_2_0_U157                                                   |myproject_mul_16s_6ns_21_2_0_175                                           |      3|
|231   |    mul_16s_6ns_21_2_0_U161                                                   |myproject_mul_16s_6ns_21_2_0_176                                           |     35|
|232   |    mul_16s_6ns_21_2_0_U164                                                   |myproject_mul_16s_6ns_21_2_0_177                                           |     28|
|233   |    mul_16s_6ns_21_2_0_U167                                                   |myproject_mul_16s_6ns_21_2_0_178                                           |     37|
|234   |    mul_16s_6ns_21_2_0_U174                                                   |myproject_mul_16s_6ns_21_2_0_179                                           |     36|
|235   |    mul_16s_6ns_21_2_0_U176                                                   |myproject_mul_16s_6ns_21_2_0_180                                           |     35|
|236   |    mul_16s_6ns_21_2_0_U180                                                   |myproject_mul_16s_6ns_21_2_0_181                                           |     22|
|237   |    mul_16s_6ns_21_2_0_U183                                                   |myproject_mul_16s_6ns_21_2_0_182                                           |     36|
|238   |    mul_16s_6ns_21_2_0_U184                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     23|
|239   |    mul_16s_6ns_21_2_0_U188                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     54|
|240   |    mul_16s_6ns_21_2_0_U191                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     52|
|241   |    mul_16s_6ns_21_2_0_U195                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     37|
|242   |    mul_16s_6ns_21_2_0_U197                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |     18|
|243   |    mul_16s_6ns_21_2_0_U198                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     35|
|244   |    mul_16s_6ns_21_2_0_U199                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     24|
|245   |    mul_16s_6ns_21_2_0_U200                                                   |myproject_mul_16s_6ns_21_2_0_190                                           |     23|
|246   |    mul_16s_6ns_21_2_0_U202                                                   |myproject_mul_16s_6ns_21_2_0_191                                           |     23|
|247   |    mul_16s_6ns_21_2_0_U205                                                   |myproject_mul_16s_6ns_21_2_0_192                                           |     37|
|248   |    mul_16s_6ns_21_2_0_U209                                                   |myproject_mul_16s_6ns_21_2_0_193                                           |     37|
|249   |    mul_16s_6ns_21_2_0_U214                                                   |myproject_mul_16s_6ns_21_2_0_194                                           |     24|
|250   |    mul_16s_6ns_21_2_0_U216                                                   |myproject_mul_16s_6ns_21_2_0_195                                           |     36|
|251   |    mul_16s_6ns_21_2_0_U220                                                   |myproject_mul_16s_6ns_21_2_0_196                                           |     71|
|252   |    mul_16s_6ns_21_2_0_U228                                                   |myproject_mul_16s_6ns_21_2_0_197                                           |     38|
|253   |    mul_16s_6ns_21_2_0_U235                                                   |myproject_mul_16s_6ns_21_2_0_198                                           |     77|
|254   |    mul_16s_6ns_21_2_0_U236                                                   |myproject_mul_16s_6ns_21_2_0_199                                           |     36|
|255   |    mul_16s_6ns_21_2_0_U244                                                   |myproject_mul_16s_6ns_21_2_0_200                                           |     51|
|256   |    mul_16s_6ns_21_2_0_U248                                                   |myproject_mul_16s_6ns_21_2_0_201                                           |     37|
|257   |    mul_16s_6ns_21_2_0_U250                                                   |myproject_mul_16s_6ns_21_2_0_202                                           |     37|
|258   |    mul_16s_6ns_21_2_0_U254                                                   |myproject_mul_16s_6ns_21_2_0_203                                           |      2|
|259   |    mul_16s_6ns_21_2_0_U270                                                   |myproject_mul_16s_6ns_21_2_0_204                                           |     23|
|260   |    mul_16s_6ns_21_2_0_U273                                                   |myproject_mul_16s_6ns_21_2_0_205                                           |     22|
|261   |    mul_16s_6ns_21_2_0_U280                                                   |myproject_mul_16s_6ns_21_2_0_206                                           |     36|
|262   |    mul_16s_6ns_21_2_0_U281                                                   |myproject_mul_16s_6ns_21_2_0_207                                           |     38|
|263   |    mul_16s_6ns_21_2_0_U44                                                    |myproject_mul_16s_6ns_21_2_0_208                                           |     36|
|264   |    mul_16s_6ns_21_2_0_U46                                                    |myproject_mul_16s_6ns_21_2_0_209                                           |     36|
|265   |    mul_16s_6ns_21_2_0_U52                                                    |myproject_mul_16s_6ns_21_2_0_210                                           |     51|
|266   |    mul_16s_6ns_21_2_0_U53                                                    |myproject_mul_16s_6ns_21_2_0_211                                           |     51|
|267   |    mul_16s_6ns_21_2_0_U56                                                    |myproject_mul_16s_6ns_21_2_0_212                                           |     69|
|268   |    mul_16s_6ns_21_2_0_U62                                                    |myproject_mul_16s_6ns_21_2_0_213                                           |     24|
|269   |    mul_16s_6ns_21_2_0_U65                                                    |myproject_mul_16s_6ns_21_2_0_214                                           |     37|
|270   |    mul_16s_6ns_21_2_0_U75                                                    |myproject_mul_16s_6ns_21_2_0_215                                           |     23|
|271   |    mul_16s_6ns_21_2_0_U77                                                    |myproject_mul_16s_6ns_21_2_0_216                                           |     36|
|272   |    mul_16s_6ns_21_2_0_U85                                                    |myproject_mul_16s_6ns_21_2_0_217                                           |     58|
|273   |    mul_16s_6ns_21_2_0_U90                                                    |myproject_mul_16s_6ns_21_2_0_218                                           |     68|
|274   |    mul_16s_6ns_21_2_0_U91                                                    |myproject_mul_16s_6ns_21_2_0_219                                           |     42|
|275   |    mul_16s_6ns_21_2_0_U93                                                    |myproject_mul_16s_6ns_21_2_0_220                                           |     71|
|276   |    mul_16s_6s_21_2_0_U106                                                    |myproject_mul_16s_6s_21_2_0                                                |     37|
|277   |    mul_16s_6s_21_2_0_U108                                                    |myproject_mul_16s_6s_21_2_0_221                                            |     50|
|278   |    mul_16s_6s_21_2_0_U111                                                    |myproject_mul_16s_6s_21_2_0_222                                            |     24|
|279   |    mul_16s_6s_21_2_0_U112                                                    |myproject_mul_16s_6s_21_2_0_223                                            |     23|
|280   |    mul_16s_6s_21_2_0_U119                                                    |myproject_mul_16s_6s_21_2_0_224                                            |     37|
|281   |    mul_16s_6s_21_2_0_U126                                                    |myproject_mul_16s_6s_21_2_0_225                                            |     36|
|282   |    mul_16s_6s_21_2_0_U130                                                    |myproject_mul_16s_6s_21_2_0_226                                            |     22|
|283   |    mul_16s_6s_21_2_0_U132                                                    |myproject_mul_16s_6s_21_2_0_227                                            |     37|
|284   |    mul_16s_6s_21_2_0_U133                                                    |myproject_mul_16s_6s_21_2_0_228                                            |     37|
|285   |    mul_16s_6s_21_2_0_U134                                                    |myproject_mul_16s_6s_21_2_0_229                                            |     51|
|286   |    mul_16s_6s_21_2_0_U145                                                    |myproject_mul_16s_6s_21_2_0_230                                            |     21|
|287   |    mul_16s_6s_21_2_0_U146                                                    |myproject_mul_16s_6s_21_2_0_231                                            |     37|
|288   |    mul_16s_6s_21_2_0_U150                                                    |myproject_mul_16s_6s_21_2_0_232                                            |     57|
|289   |    mul_16s_6s_21_2_0_U153                                                    |myproject_mul_16s_6s_21_2_0_233                                            |     22|
|290   |    mul_16s_6s_21_2_0_U156                                                    |myproject_mul_16s_6s_21_2_0_234                                            |     21|
|291   |    mul_16s_6s_21_2_0_U162                                                    |myproject_mul_16s_6s_21_2_0_235                                            |      6|
|292   |    mul_16s_6s_21_2_0_U165                                                    |myproject_mul_16s_6s_21_2_0_236                                            |     51|
|293   |    mul_16s_6s_21_2_0_U172                                                    |myproject_mul_16s_6s_21_2_0_237                                            |     51|
|294   |    mul_16s_6s_21_2_0_U185                                                    |myproject_mul_16s_6s_21_2_0_238                                            |      3|
|295   |    mul_16s_6s_21_2_0_U192                                                    |myproject_mul_16s_6s_21_2_0_239                                            |     23|
|296   |    mul_16s_6s_21_2_0_U193                                                    |myproject_mul_16s_6s_21_2_0_240                                            |     35|
|297   |    mul_16s_6s_21_2_0_U206                                                    |myproject_mul_16s_6s_21_2_0_241                                            |     35|
|298   |    mul_16s_6s_21_2_0_U207                                                    |myproject_mul_16s_6s_21_2_0_242                                            |     34|
|299   |    mul_16s_6s_21_2_0_U225                                                    |myproject_mul_16s_6s_21_2_0_243                                            |     22|
|300   |    mul_16s_6s_21_2_0_U230                                                    |myproject_mul_16s_6s_21_2_0_244                                            |      2|
|301   |    mul_16s_6s_21_2_0_U232                                                    |myproject_mul_16s_6s_21_2_0_245                                            |     36|
|302   |    mul_16s_6s_21_2_0_U240                                                    |myproject_mul_16s_6s_21_2_0_246                                            |     42|
|303   |    mul_16s_6s_21_2_0_U247                                                    |myproject_mul_16s_6s_21_2_0_247                                            |     23|
|304   |    mul_16s_6s_21_2_0_U253                                                    |myproject_mul_16s_6s_21_2_0_248                                            |     51|
|305   |    mul_16s_6s_21_2_0_U257                                                    |myproject_mul_16s_6s_21_2_0_249                                            |     58|
|306   |    mul_16s_6s_21_2_0_U258                                                    |myproject_mul_16s_6s_21_2_0_250                                            |     36|
|307   |    mul_16s_6s_21_2_0_U260                                                    |myproject_mul_16s_6s_21_2_0_251                                            |     37|
|308   |    mul_16s_6s_21_2_0_U261                                                    |myproject_mul_16s_6s_21_2_0_252                                            |     23|
|309   |    mul_16s_6s_21_2_0_U264                                                    |myproject_mul_16s_6s_21_2_0_253                                            |     63|
|310   |    mul_16s_6s_21_2_0_U267                                                    |myproject_mul_16s_6s_21_2_0_254                                            |     37|
|311   |    mul_16s_6s_21_2_0_U269                                                    |myproject_mul_16s_6s_21_2_0_255                                            |     21|
|312   |    mul_16s_6s_21_2_0_U271                                                    |myproject_mul_16s_6s_21_2_0_256                                            |     23|
|313   |    mul_16s_6s_21_2_0_U277                                                    |myproject_mul_16s_6s_21_2_0_257                                            |     37|
|314   |    mul_16s_6s_21_2_0_U278                                                    |myproject_mul_16s_6s_21_2_0_258                                            |     38|
|315   |    mul_16s_6s_21_2_0_U279                                                    |myproject_mul_16s_6s_21_2_0_259                                            |     21|
|316   |    mul_16s_6s_21_2_0_U282                                                    |myproject_mul_16s_6s_21_2_0_260                                            |     36|
|317   |    mul_16s_6s_21_2_0_U284                                                    |myproject_mul_16s_6s_21_2_0_261                                            |      5|
|318   |    mul_16s_6s_21_2_0_U40                                                     |myproject_mul_16s_6s_21_2_0_262                                            |     23|
|319   |    mul_16s_6s_21_2_0_U42                                                     |myproject_mul_16s_6s_21_2_0_263                                            |     23|
|320   |    mul_16s_6s_21_2_0_U45                                                     |myproject_mul_16s_6s_21_2_0_264                                            |     31|
|321   |    mul_16s_6s_21_2_0_U47                                                     |myproject_mul_16s_6s_21_2_0_265                                            |     36|
|322   |    mul_16s_6s_21_2_0_U48                                                     |myproject_mul_16s_6s_21_2_0_266                                            |      4|
|323   |    mul_16s_6s_21_2_0_U57                                                     |myproject_mul_16s_6s_21_2_0_267                                            |     21|
|324   |    mul_16s_6s_21_2_0_U60                                                     |myproject_mul_16s_6s_21_2_0_268                                            |     56|
|325   |    mul_16s_6s_21_2_0_U66                                                     |myproject_mul_16s_6s_21_2_0_269                                            |     51|
|326   |    mul_16s_6s_21_2_0_U70                                                     |myproject_mul_16s_6s_21_2_0_270                                            |     22|
|327   |    mul_16s_6s_21_2_0_U71                                                     |myproject_mul_16s_6s_21_2_0_271                                            |     22|
|328   |    mul_16s_6s_21_2_0_U73                                                     |myproject_mul_16s_6s_21_2_0_272                                            |     36|
|329   |    mul_16s_6s_21_2_0_U76                                                     |myproject_mul_16s_6s_21_2_0_273                                            |     23|
|330   |    mul_16s_6s_21_2_0_U82                                                     |myproject_mul_16s_6s_21_2_0_274                                            |     71|
|331   |    mul_16s_6s_21_2_0_U84                                                     |myproject_mul_16s_6s_21_2_0_275                                            |     21|
|332   |    mul_16s_6s_21_2_0_U88                                                     |myproject_mul_16s_6s_21_2_0_276                                            |     51|
|333   |    mul_16s_6s_21_2_0_U89                                                     |myproject_mul_16s_6s_21_2_0_277                                            |     23|
|334   |    mul_16s_6s_21_2_0_U94                                                     |myproject_mul_16s_6s_21_2_0_278                                            |     37|
|335   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_688 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  16594|
|336   |    mul_8ns_5ns_12_1_0_U843                                                   |myproject_mul_8ns_5ns_12_1_0_0                                             |     18|
|337   |    mul_8ns_5ns_12_1_0_U844                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     18|
|338   |    mul_8ns_5ns_12_1_0_U851                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     18|
|339   |    mul_8ns_5ns_12_1_0_U858                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     15|
|340   |    mul_8ns_5ns_12_1_0_U859                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     15|
|341   |    mul_8ns_5ns_12_1_0_U864                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     15|
|342   |    mul_8ns_5ns_12_1_0_U868                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     18|
|343   |    mul_8ns_5ns_12_1_0_U871                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     15|
|344   |    mul_8ns_5ns_12_1_0_U874                                                   |myproject_mul_8ns_5ns_12_1_0_8                                             |     18|
|345   |    mul_8ns_5s_13_1_0_U837                                                    |myproject_mul_8ns_5s_13_1_0_9                                              |     30|
|346   |    mul_8ns_5s_13_1_0_U838                                                    |myproject_mul_8ns_5s_13_1_0_10                                             |     30|
|347   |    mul_8ns_5s_13_1_0_U839                                                    |myproject_mul_8ns_5s_13_1_0_11                                             |     30|
|348   |    mul_8ns_5s_13_1_0_U840                                                    |myproject_mul_8ns_5s_13_1_0_12                                             |     30|
|349   |    mul_8ns_5s_13_1_0_U841                                                    |myproject_mul_8ns_5s_13_1_0_13                                             |     30|
|350   |    mul_8ns_5s_13_1_0_U845                                                    |myproject_mul_8ns_5s_13_1_0_14                                             |     30|
|351   |    mul_8ns_5s_13_1_0_U847                                                    |myproject_mul_8ns_5s_13_1_0_15                                             |     30|
|352   |    mul_8ns_5s_13_1_0_U849                                                    |myproject_mul_8ns_5s_13_1_0_16                                             |     30|
|353   |    mul_8ns_5s_13_1_0_U850                                                    |myproject_mul_8ns_5s_13_1_0_17                                             |     30|
|354   |    mul_8ns_5s_13_1_0_U852                                                    |myproject_mul_8ns_5s_13_1_0_18                                             |     30|
|355   |    mul_8ns_5s_13_1_0_U853                                                    |myproject_mul_8ns_5s_13_1_0_19                                             |     30|
|356   |    mul_8ns_5s_13_1_0_U854                                                    |myproject_mul_8ns_5s_13_1_0_20                                             |     30|
|357   |    mul_8ns_5s_13_1_0_U857                                                    |myproject_mul_8ns_5s_13_1_0_21                                             |     30|
|358   |    mul_8ns_5s_13_1_0_U860                                                    |myproject_mul_8ns_5s_13_1_0_22                                             |     30|
|359   |    mul_8ns_5s_13_1_0_U862                                                    |myproject_mul_8ns_5s_13_1_0_23                                             |     30|
|360   |    mul_8ns_5s_13_1_0_U865                                                    |myproject_mul_8ns_5s_13_1_0_24                                             |     30|
|361   |    mul_8ns_5s_13_1_0_U866                                                    |myproject_mul_8ns_5s_13_1_0_25                                             |     30|
|362   |    mul_8ns_5s_13_1_0_U867                                                    |myproject_mul_8ns_5s_13_1_0_26                                             |     30|
|363   |    mul_8ns_5s_13_1_0_U869                                                    |myproject_mul_8ns_5s_13_1_0_27                                             |     30|
|364   |    mul_8ns_5s_13_1_0_U870                                                    |myproject_mul_8ns_5s_13_1_0_28                                             |     30|
|365   |    mul_8ns_5s_13_1_0_U872                                                    |myproject_mul_8ns_5s_13_1_0_29                                             |     30|
|366   |    mul_8ns_5s_13_1_0_U873                                                    |myproject_mul_8ns_5s_13_1_0_30                                             |     30|
|367   |    mul_8ns_6ns_13_1_0_U848                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     23|
|368   |    mul_8ns_6s_14_1_0_U842                                                    |myproject_mul_8ns_6s_14_1_0                                                |     38|
|369   |    mul_8ns_6s_14_1_0_U846                                                    |myproject_mul_8ns_6s_14_1_0_31                                             |     38|
|370   |    mul_8ns_6s_14_1_0_U855                                                    |myproject_mul_8ns_6s_14_1_0_32                                             |     38|
|371   |    mul_8ns_6s_14_1_0_U856                                                    |myproject_mul_8ns_6s_14_1_0_33                                             |     28|
|372   |    mul_8ns_6s_14_1_0_U861                                                    |myproject_mul_8ns_6s_14_1_0_34                                             |     28|
|373   |    mul_8ns_6s_14_1_0_U863                                                    |myproject_mul_8ns_6s_14_1_0_35                                             |     38|
|374   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_746 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    402|
|375   |    mul_8ns_5ns_12_1_0_U929                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     20|
|376   |    mul_8ns_5s_13_1_0_U930                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|377   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   5763|
|378   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_366     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    461|
|379   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_648     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   1728|
|380   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_728     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    662|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:03:49 . Memory (MB): peak = 3473.086 ; gain = 1793.027 ; free physical = 77220 ; free virtual = 93021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:25 ; elapsed = 00:03:51 . Memory (MB): peak = 3476.996 ; gain = 1796.938 ; free physical = 83417 ; free virtual = 99266
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:03:51 . Memory (MB): peak = 3476.996 ; gain = 1796.938 ; free physical = 83457 ; free virtual = 99266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3476.996 ; gain = 0.000 ; free physical = 83030 ; free virtual = 98906
INFO: [Netlist 29-17] Analyzing 38869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3615.391 ; gain = 0.000 ; free physical = 87124 ; free virtual = 103009
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3c67c8df
INFO: [Common 17-83] Releasing license: Synthesis
269 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:16 ; elapsed = 00:04:40 . Memory (MB): peak = 3615.391 ; gain = 1941.336 ; free physical = 90361 ; free virtual = 105939
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8439.755; main = 2566.488; forked = 6225.316
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17199.977; main = 3615.395; forked = 13726.887
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 21:53:44 2026...
