    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM_A
PWM_A__0__DM__MASK EQU 0x38
PWM_A__0__DM__SHIFT EQU 3
PWM_A__0__DR EQU CYREG_PRT0_DR
PWM_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_A__0__HSIOM_MASK EQU 0x000000F0
PWM_A__0__HSIOM_SHIFT EQU 4
PWM_A__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_A__0__MASK EQU 0x02
PWM_A__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_A__0__OUT_SEL_SHIFT EQU 2
PWM_A__0__OUT_SEL_VAL EQU 2
PWM_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_A__0__PC EQU CYREG_PRT0_PC
PWM_A__0__PC2 EQU CYREG_PRT0_PC2
PWM_A__0__PORT EQU 0
PWM_A__0__PS EQU CYREG_PRT0_PS
PWM_A__0__SHIFT EQU 1
PWM_A__DR EQU CYREG_PRT0_DR
PWM_A__INTCFG EQU CYREG_PRT0_INTCFG
PWM_A__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_A__MASK EQU 0x02
PWM_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_A__PC EQU CYREG_PRT0_PC
PWM_A__PC2 EQU CYREG_PRT0_PC2
PWM_A__PORT EQU 0
PWM_A__PS EQU CYREG_PRT0_PS
PWM_A__SHIFT EQU 1

; PWM_B
PWM_B__0__DM__MASK EQU 0x07
PWM_B__0__DM__SHIFT EQU 0
PWM_B__0__DR EQU CYREG_PRT0_DR
PWM_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_B__0__HSIOM_MASK EQU 0x0000000F
PWM_B__0__HSIOM_SHIFT EQU 0
PWM_B__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_B__0__MASK EQU 0x01
PWM_B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_B__0__OUT_SEL_SHIFT EQU 0
PWM_B__0__OUT_SEL_VAL EQU 3
PWM_B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_B__0__PC EQU CYREG_PRT0_PC
PWM_B__0__PC2 EQU CYREG_PRT0_PC2
PWM_B__0__PORT EQU 0
PWM_B__0__PS EQU CYREG_PRT0_PS
PWM_B__0__SHIFT EQU 0
PWM_B__DR EQU CYREG_PRT0_DR
PWM_B__INTCFG EQU CYREG_PRT0_INTCFG
PWM_B__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_B__MASK EQU 0x01
PWM_B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_B__PC EQU CYREG_PRT0_PC
PWM_B__PC2 EQU CYREG_PRT0_PC2
PWM_B__PORT EQU 0
PWM_B__PS EQU CYREG_PRT0_PS
PWM_B__SHIFT EQU 0

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_PWMUDB_genblk7_dbctrlreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk7_dbctrlreg__0__POS EQU 0
PWM_PWMUDB_genblk7_dbctrlreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk7_dbctrlreg__1__POS EQU 1
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_PWMUDB_genblk7_dbctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_PWMUDB_genblk7_dbctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_PWMUDB_genblk7_dbctrlreg__MASK EQU 0x03
PWM_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_PWMUDB_genblk7_dbctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; Tx_1
Tx_1__0__DM__MASK EQU 0x7000
Tx_1__0__DM__SHIFT EQU 12
Tx_1__0__DR EQU CYREG_PRT1_DR
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Tx_1__0__HSIOM_MASK EQU 0x000F0000
Tx_1__0__HSIOM_SHIFT EQU 16
Tx_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Tx_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Tx_1__0__MASK EQU 0x10
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 8
Tx_1__0__OUT_SEL_VAL EQU 2
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__0__PC EQU CYREG_PRT1_PC
Tx_1__0__PC2 EQU CYREG_PRT1_PC2
Tx_1__0__PORT EQU 1
Tx_1__0__PS EQU CYREG_PRT1_PS
Tx_1__0__SHIFT EQU 4
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INTCFG EQU CYREG_PRT1_INTCFG
Tx_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Tx_1__MASK EQU 0x10
Tx_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__PC EQU CYREG_PRT1_PC
Tx_1__PC2 EQU CYREG_PRT1_PC2
Tx_1__PORT EQU 1
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 4

; t_clk
t_clk__DIVIDER_MASK EQU 0x0000FFFF
t_clk__ENABLE EQU CYREG_CLK_DIVIDER_B01
t_clk__ENABLE_MASK EQU 0x80000000
t_clk__MASK EQU 0x80000000
t_clk__REGISTER EQU CYREG_CLK_DIVIDER_B01

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; ESSwitch
ESSwitch__0__DM__MASK EQU 0x38000
ESSwitch__0__DM__SHIFT EQU 15
ESSwitch__0__DR EQU CYREG_PRT1_DR
ESSwitch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ESSwitch__0__HSIOM_MASK EQU 0x00F00000
ESSwitch__0__HSIOM_SHIFT EQU 20
ESSwitch__0__INTCFG EQU CYREG_PRT1_INTCFG
ESSwitch__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ESSwitch__0__MASK EQU 0x20
ESSwitch__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ESSwitch__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ESSwitch__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ESSwitch__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ESSwitch__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ESSwitch__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ESSwitch__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ESSwitch__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ESSwitch__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ESSwitch__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ESSwitch__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ESSwitch__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ESSwitch__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ESSwitch__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ESSwitch__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ESSwitch__0__PC EQU CYREG_PRT1_PC
ESSwitch__0__PC2 EQU CYREG_PRT1_PC2
ESSwitch__0__PORT EQU 1
ESSwitch__0__PS EQU CYREG_PRT1_PS
ESSwitch__0__SHIFT EQU 5
ESSwitch__DR EQU CYREG_PRT1_DR
ESSwitch__INTCFG EQU CYREG_PRT1_INTCFG
ESSwitch__INTSTAT EQU CYREG_PRT1_INTSTAT
ESSwitch__MASK EQU 0x20
ESSwitch__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ESSwitch__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ESSwitch__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ESSwitch__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ESSwitch__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ESSwitch__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ESSwitch__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ESSwitch__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ESSwitch__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ESSwitch__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ESSwitch__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ESSwitch__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ESSwitch__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ESSwitch__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ESSwitch__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ESSwitch__PC EQU CYREG_PRT1_PC
ESSwitch__PC2 EQU CYREG_PRT1_PC2
ESSwitch__PORT EQU 1
ESSwitch__PS EQU CYREG_PRT1_PS
ESSwitch__SHIFT EQU 5

; debugOut_BUART
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
debugOut_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
debugOut_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
debugOut_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
debugOut_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
debugOut_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
debugOut_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
debugOut_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
debugOut_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
debugOut_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
debugOut_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
debugOut_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
debugOut_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
debugOut_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
debugOut_BUART_sTX_TxSts__0__MASK EQU 0x01
debugOut_BUART_sTX_TxSts__0__POS EQU 0
debugOut_BUART_sTX_TxSts__1__MASK EQU 0x02
debugOut_BUART_sTX_TxSts__1__POS EQU 1
debugOut_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
debugOut_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
debugOut_BUART_sTX_TxSts__2__MASK EQU 0x04
debugOut_BUART_sTX_TxSts__2__POS EQU 2
debugOut_BUART_sTX_TxSts__3__MASK EQU 0x08
debugOut_BUART_sTX_TxSts__3__POS EQU 3
debugOut_BUART_sTX_TxSts__MASK EQU 0x0F
debugOut_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
debugOut_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
debugOut_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02

; debugOut_IntClock
debugOut_IntClock__DIVIDER_MASK EQU 0x0000FFFF
debugOut_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
debugOut_IntClock__ENABLE_MASK EQU 0x80000000
debugOut_IntClock__MASK EQU 0x80000000
debugOut_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; loop_isr
loop_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
loop_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
loop_isr__INTC_MASK EQU 0x04
loop_isr__INTC_NUMBER EQU 2
loop_isr__INTC_PRIOR_MASK EQU 0xC00000
loop_isr__INTC_PRIOR_NUM EQU 3
loop_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
loop_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
loop_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; loopTimer_TimerUDB
loopTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
loopTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
loopTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
loopTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
loopTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
loopTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
loopTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
loopTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
loopTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
loopTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
loopTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
loopTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
loopTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
loopTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
loopTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
loopTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
loopTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
loopTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
loopTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
loopTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
loopTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
loopTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
loopTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
loopTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
loopTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
loopTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
loopTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; sensorI2C_SCB
sensorI2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
sensorI2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
sensorI2C_SCB__CTRL EQU CYREG_SCB1_CTRL
sensorI2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
sensorI2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
sensorI2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
sensorI2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
sensorI2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
sensorI2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
sensorI2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
sensorI2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
sensorI2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
sensorI2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
sensorI2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
sensorI2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
sensorI2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
sensorI2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
sensorI2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
sensorI2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
sensorI2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
sensorI2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
sensorI2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
sensorI2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
sensorI2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
sensorI2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
sensorI2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
sensorI2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
sensorI2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
sensorI2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
sensorI2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
sensorI2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
sensorI2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
sensorI2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
sensorI2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
sensorI2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
sensorI2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
sensorI2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
sensorI2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
sensorI2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
sensorI2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
sensorI2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
sensorI2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
sensorI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
sensorI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
sensorI2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
sensorI2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
sensorI2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
sensorI2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
sensorI2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
sensorI2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
sensorI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
sensorI2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
sensorI2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
sensorI2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
sensorI2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
sensorI2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
sensorI2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
sensorI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
sensorI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
sensorI2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
sensorI2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
sensorI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
sensorI2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
sensorI2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
sensorI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
sensorI2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
sensorI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
sensorI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
sensorI2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
sensorI2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
sensorI2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
sensorI2C_SCB__SS0_POSISTION EQU 0
sensorI2C_SCB__SS1_POSISTION EQU 1
sensorI2C_SCB__SS2_POSISTION EQU 2
sensorI2C_SCB__SS3_POSISTION EQU 3
sensorI2C_SCB__STATUS EQU CYREG_SCB1_STATUS
sensorI2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
sensorI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
sensorI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
sensorI2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
sensorI2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
sensorI2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
sensorI2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
sensorI2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; sensorI2C_SCB_IRQ
sensorI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
sensorI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
sensorI2C_SCB_IRQ__INTC_MASK EQU 0x800
sensorI2C_SCB_IRQ__INTC_NUMBER EQU 11
sensorI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
sensorI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
sensorI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
sensorI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
sensorI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; sensorI2C_SCBCLK
sensorI2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
sensorI2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
sensorI2C_SCBCLK__ENABLE_MASK EQU 0x80000000
sensorI2C_SCBCLK__MASK EQU 0x80000000
sensorI2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; sensorI2C_scl
sensorI2C_scl__0__DM__MASK EQU 0x7000
sensorI2C_scl__0__DM__SHIFT EQU 12
sensorI2C_scl__0__DR EQU CYREG_PRT0_DR
sensorI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
sensorI2C_scl__0__HSIOM_MASK EQU 0x000F0000
sensorI2C_scl__0__HSIOM_SHIFT EQU 16
sensorI2C_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
sensorI2C_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
sensorI2C_scl__0__MASK EQU 0x10
sensorI2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sensorI2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sensorI2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sensorI2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sensorI2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sensorI2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sensorI2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sensorI2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sensorI2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sensorI2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sensorI2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sensorI2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sensorI2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sensorI2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sensorI2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sensorI2C_scl__0__PC EQU CYREG_PRT0_PC
sensorI2C_scl__0__PC2 EQU CYREG_PRT0_PC2
sensorI2C_scl__0__PORT EQU 0
sensorI2C_scl__0__PS EQU CYREG_PRT0_PS
sensorI2C_scl__0__SHIFT EQU 4
sensorI2C_scl__DR EQU CYREG_PRT0_DR
sensorI2C_scl__INTCFG EQU CYREG_PRT0_INTCFG
sensorI2C_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
sensorI2C_scl__MASK EQU 0x10
sensorI2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sensorI2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sensorI2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sensorI2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sensorI2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sensorI2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sensorI2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sensorI2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sensorI2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sensorI2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sensorI2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sensorI2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sensorI2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sensorI2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sensorI2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sensorI2C_scl__PC EQU CYREG_PRT0_PC
sensorI2C_scl__PC2 EQU CYREG_PRT0_PC2
sensorI2C_scl__PORT EQU 0
sensorI2C_scl__PS EQU CYREG_PRT0_PS
sensorI2C_scl__SHIFT EQU 4

; sensorI2C_sda
sensorI2C_sda__0__DM__MASK EQU 0x38000
sensorI2C_sda__0__DM__SHIFT EQU 15
sensorI2C_sda__0__DR EQU CYREG_PRT0_DR
sensorI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
sensorI2C_sda__0__HSIOM_MASK EQU 0x00F00000
sensorI2C_sda__0__HSIOM_SHIFT EQU 20
sensorI2C_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
sensorI2C_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
sensorI2C_sda__0__MASK EQU 0x20
sensorI2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sensorI2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sensorI2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sensorI2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sensorI2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sensorI2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sensorI2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sensorI2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sensorI2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sensorI2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sensorI2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sensorI2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sensorI2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sensorI2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sensorI2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sensorI2C_sda__0__PC EQU CYREG_PRT0_PC
sensorI2C_sda__0__PC2 EQU CYREG_PRT0_PC2
sensorI2C_sda__0__PORT EQU 0
sensorI2C_sda__0__PS EQU CYREG_PRT0_PS
sensorI2C_sda__0__SHIFT EQU 5
sensorI2C_sda__DR EQU CYREG_PRT0_DR
sensorI2C_sda__INTCFG EQU CYREG_PRT0_INTCFG
sensorI2C_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
sensorI2C_sda__MASK EQU 0x20
sensorI2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
sensorI2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
sensorI2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
sensorI2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
sensorI2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
sensorI2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
sensorI2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
sensorI2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
sensorI2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
sensorI2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
sensorI2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
sensorI2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
sensorI2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
sensorI2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
sensorI2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
sensorI2C_sda__PC EQU CYREG_PRT0_PC
sensorI2C_sda__PC2 EQU CYREG_PRT0_PC2
sensorI2C_sda__PORT EQU 0
sensorI2C_sda__PS EQU CYREG_PRT0_PS
sensorI2C_sda__SHIFT EQU 5

; Endstop_isr
Endstop_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Endstop_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Endstop_isr__INTC_MASK EQU 0x01
Endstop_isr__INTC_NUMBER EQU 0
Endstop_isr__INTC_PRIOR_MASK EQU 0xC0
Endstop_isr__INTC_PRIOR_NUM EQU 3
Endstop_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Endstop_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Endstop_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ShutdownSwich
ShutdownSwich__0__DM__MASK EQU 0x1C0
ShutdownSwich__0__DM__SHIFT EQU 6
ShutdownSwich__0__DR EQU CYREG_PRT0_DR
ShutdownSwich__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ShutdownSwich__0__HSIOM_MASK EQU 0x00000F00
ShutdownSwich__0__HSIOM_SHIFT EQU 8
ShutdownSwich__0__INTCFG EQU CYREG_PRT0_INTCFG
ShutdownSwich__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ShutdownSwich__0__MASK EQU 0x04
ShutdownSwich__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ShutdownSwich__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ShutdownSwich__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ShutdownSwich__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ShutdownSwich__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ShutdownSwich__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ShutdownSwich__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ShutdownSwich__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ShutdownSwich__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ShutdownSwich__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ShutdownSwich__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ShutdownSwich__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ShutdownSwich__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ShutdownSwich__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ShutdownSwich__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ShutdownSwich__0__PC EQU CYREG_PRT0_PC
ShutdownSwich__0__PC2 EQU CYREG_PRT0_PC2
ShutdownSwich__0__PORT EQU 0
ShutdownSwich__0__PS EQU CYREG_PRT0_PS
ShutdownSwich__0__SHIFT EQU 2
ShutdownSwich__DR EQU CYREG_PRT0_DR
ShutdownSwich__INTCFG EQU CYREG_PRT0_INTCFG
ShutdownSwich__INTSTAT EQU CYREG_PRT0_INTSTAT
ShutdownSwich__MASK EQU 0x04
ShutdownSwich__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ShutdownSwich__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ShutdownSwich__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ShutdownSwich__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ShutdownSwich__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ShutdownSwich__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ShutdownSwich__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ShutdownSwich__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ShutdownSwich__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ShutdownSwich__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ShutdownSwich__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ShutdownSwich__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ShutdownSwich__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ShutdownSwich__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ShutdownSwich__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ShutdownSwich__PC EQU CYREG_PRT0_PC
ShutdownSwich__PC2 EQU CYREG_PRT0_PC2
ShutdownSwich__PORT EQU 0
ShutdownSwich__PS EQU CYREG_PRT0_PS
ShutdownSwich__SHIFT EQU 2

; activityDebug
activityDebug__0__DM__MASK EQU 0xE00
activityDebug__0__DM__SHIFT EQU 9
activityDebug__0__DR EQU CYREG_PRT0_DR
activityDebug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
activityDebug__0__HSIOM_MASK EQU 0x0000F000
activityDebug__0__HSIOM_SHIFT EQU 12
activityDebug__0__INTCFG EQU CYREG_PRT0_INTCFG
activityDebug__0__INTSTAT EQU CYREG_PRT0_INTSTAT
activityDebug__0__MASK EQU 0x08
activityDebug__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
activityDebug__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
activityDebug__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
activityDebug__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
activityDebug__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
activityDebug__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
activityDebug__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
activityDebug__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
activityDebug__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
activityDebug__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
activityDebug__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
activityDebug__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
activityDebug__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
activityDebug__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
activityDebug__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
activityDebug__0__PC EQU CYREG_PRT0_PC
activityDebug__0__PC2 EQU CYREG_PRT0_PC2
activityDebug__0__PORT EQU 0
activityDebug__0__PS EQU CYREG_PRT0_PS
activityDebug__0__SHIFT EQU 3
activityDebug__DR EQU CYREG_PRT0_DR
activityDebug__INTCFG EQU CYREG_PRT0_INTCFG
activityDebug__INTSTAT EQU CYREG_PRT0_INTSTAT
activityDebug__MASK EQU 0x08
activityDebug__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
activityDebug__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
activityDebug__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
activityDebug__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
activityDebug__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
activityDebug__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
activityDebug__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
activityDebug__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
activityDebug__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
activityDebug__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
activityDebug__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
activityDebug__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
activityDebug__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
activityDebug__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
activityDebug__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
activityDebug__PC EQU CYREG_PRT0_PC
activityDebug__PC2 EQU CYREG_PRT0_PC2
activityDebug__PORT EQU 0
activityDebug__PS EQU CYREG_PRT0_PS
activityDebug__SHIFT EQU 3

; I2CVuggesystem_SCB
I2CVuggesystem_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2CVuggesystem_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2CVuggesystem_SCB__CTRL EQU CYREG_SCB0_CTRL
I2CVuggesystem_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2CVuggesystem_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2CVuggesystem_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2CVuggesystem_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2CVuggesystem_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2CVuggesystem_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2CVuggesystem_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2CVuggesystem_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2CVuggesystem_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2CVuggesystem_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2CVuggesystem_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2CVuggesystem_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2CVuggesystem_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2CVuggesystem_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2CVuggesystem_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2CVuggesystem_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2CVuggesystem_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2CVuggesystem_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2CVuggesystem_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2CVuggesystem_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2CVuggesystem_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2CVuggesystem_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2CVuggesystem_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2CVuggesystem_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2CVuggesystem_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2CVuggesystem_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2CVuggesystem_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2CVuggesystem_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2CVuggesystem_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2CVuggesystem_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2CVuggesystem_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2CVuggesystem_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2CVuggesystem_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2CVuggesystem_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2CVuggesystem_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2CVuggesystem_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2CVuggesystem_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2CVuggesystem_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2CVuggesystem_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2CVuggesystem_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2CVuggesystem_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2CVuggesystem_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2CVuggesystem_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2CVuggesystem_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2CVuggesystem_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2CVuggesystem_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2CVuggesystem_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2CVuggesystem_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2CVuggesystem_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2CVuggesystem_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2CVuggesystem_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2CVuggesystem_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2CVuggesystem_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2CVuggesystem_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2CVuggesystem_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2CVuggesystem_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2CVuggesystem_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2CVuggesystem_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2CVuggesystem_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2CVuggesystem_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2CVuggesystem_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2CVuggesystem_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2CVuggesystem_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2CVuggesystem_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2CVuggesystem_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2CVuggesystem_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2CVuggesystem_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2CVuggesystem_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2CVuggesystem_SCB__SS0_POSISTION EQU 0
I2CVuggesystem_SCB__SS1_POSISTION EQU 1
I2CVuggesystem_SCB__SS2_POSISTION EQU 2
I2CVuggesystem_SCB__SS3_POSISTION EQU 3
I2CVuggesystem_SCB__STATUS EQU CYREG_SCB0_STATUS
I2CVuggesystem_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2CVuggesystem_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2CVuggesystem_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2CVuggesystem_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2CVuggesystem_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2CVuggesystem_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2CVuggesystem_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2CVuggesystem_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2CVuggesystem_SCB_IRQ
I2CVuggesystem_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CVuggesystem_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CVuggesystem_SCB_IRQ__INTC_MASK EQU 0x400
I2CVuggesystem_SCB_IRQ__INTC_NUMBER EQU 10
I2CVuggesystem_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2CVuggesystem_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CVuggesystem_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CVuggesystem_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CVuggesystem_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2CVuggesystem_SCBCLK
I2CVuggesystem_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CVuggesystem_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
I2CVuggesystem_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CVuggesystem_SCBCLK__MASK EQU 0x80000000
I2CVuggesystem_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

; I2CVuggesystem_scl
I2CVuggesystem_scl__0__DM__MASK EQU 0x07
I2CVuggesystem_scl__0__DM__SHIFT EQU 0
I2CVuggesystem_scl__0__DR EQU CYREG_PRT4_DR
I2CVuggesystem_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CVuggesystem_scl__0__HSIOM_MASK EQU 0x0000000F
I2CVuggesystem_scl__0__HSIOM_SHIFT EQU 0
I2CVuggesystem_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CVuggesystem_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CVuggesystem_scl__0__MASK EQU 0x01
I2CVuggesystem_scl__0__PC EQU CYREG_PRT4_PC
I2CVuggesystem_scl__0__PC2 EQU CYREG_PRT4_PC2
I2CVuggesystem_scl__0__PORT EQU 4
I2CVuggesystem_scl__0__PS EQU CYREG_PRT4_PS
I2CVuggesystem_scl__0__SHIFT EQU 0
I2CVuggesystem_scl__DR EQU CYREG_PRT4_DR
I2CVuggesystem_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2CVuggesystem_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CVuggesystem_scl__MASK EQU 0x01
I2CVuggesystem_scl__PC EQU CYREG_PRT4_PC
I2CVuggesystem_scl__PC2 EQU CYREG_PRT4_PC2
I2CVuggesystem_scl__PORT EQU 4
I2CVuggesystem_scl__PS EQU CYREG_PRT4_PS
I2CVuggesystem_scl__SHIFT EQU 0

; I2CVuggesystem_sda
I2CVuggesystem_sda__0__DM__MASK EQU 0x38
I2CVuggesystem_sda__0__DM__SHIFT EQU 3
I2CVuggesystem_sda__0__DR EQU CYREG_PRT4_DR
I2CVuggesystem_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CVuggesystem_sda__0__HSIOM_MASK EQU 0x000000F0
I2CVuggesystem_sda__0__HSIOM_SHIFT EQU 4
I2CVuggesystem_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CVuggesystem_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CVuggesystem_sda__0__MASK EQU 0x02
I2CVuggesystem_sda__0__PC EQU CYREG_PRT4_PC
I2CVuggesystem_sda__0__PC2 EQU CYREG_PRT4_PC2
I2CVuggesystem_sda__0__PORT EQU 4
I2CVuggesystem_sda__0__PS EQU CYREG_PRT4_PS
I2CVuggesystem_sda__0__SHIFT EQU 1
I2CVuggesystem_sda__DR EQU CYREG_PRT4_DR
I2CVuggesystem_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2CVuggesystem_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CVuggesystem_sda__MASK EQU 0x02
I2CVuggesystem_sda__PC EQU CYREG_PRT4_PC
I2CVuggesystem_sda__PC2 EQU CYREG_PRT4_PC2
I2CVuggesystem_sda__PORT EQU 4
I2CVuggesystem_sda__PS EQU CYREG_PRT4_PS
I2CVuggesystem_sda__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
