# UVM-Scrambler
Functional verification of BB scrambler IP in SystemVerilog using Mentor QuestaSim. The repository contains two testbenches: Module-Based TB and UVM-Based TB. For the UVM TB, all the UVM components and objects, an interface, and a package are included in addition to a testbench top module. Additionally, do files are provided for execution using QuestaSim.
