#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  1 16:44:30 2021
# Process ID: 7032
# Current directory: C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.runs/synth_1
# Command line: vivado.exe -log single_cycle_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_core.tcl
# Log file: C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.runs/synth_1/single_cycle_core.vds
# Journal file: C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_cycle_core.tcl -notrace
Command: synth_design -top single_cycle_core -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9792
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_core' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:58]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:28' bound to instance 'pc' of component 'program_counter' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:258]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-3491] module 'adder_4b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:25' bound to instance 'next_pc' of component 'adder_4b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:274]
INFO: [Synth 8-638] synthesizing module 'adder_4b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_4b' (2#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:32]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:27' bound to instance 'insn_mem' of component 'instruction_memory' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:280]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:39]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (3#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:39]
INFO: [Synth 8-3491] module 'sign_extend_4to16' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:25' bound to instance 'sign_extend' of component 'sign_extend_4to16' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:296]
INFO: [Synth 8-638] synthesizing module 'sign_extend_4to16' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_4to16' (4#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:31]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:46' bound to instance 'ctrl_unit' of component 'control_unit' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:305]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (5#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:60]
INFO: [Synth 8-3491] module 'set_write_addr' declared at 'C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/set_write_addr.vhd:25' bound to instance 'mux_reg_dst' of component 'set_write_addr' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:334]
INFO: [Synth 8-638] synthesizing module 'set_write_addr' [C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/set_write_addr.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'set_write_addr' (6#1) [C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/set_write_addr.vhd:33]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:28' bound to instance 'reg_file' of component 'register_file' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:359]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'register_file' (7#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:59]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_alu_src' of component 'mux_2to1_16b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:375]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_16b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:33]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_1b' (8#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_16b' (9#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:33]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:30' bound to instance 'alu' of component 'adder_16b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:397]
INFO: [Synth 8-638] synthesizing module 'adder_16b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:47]
WARNING: [Synth 8-614] signal 'sig_result' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:151]
WARNING: [Synth 8-614] signal 'sign_extended' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:151]
WARNING: [Synth 8-614] signal 'pc' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:151]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'adder_16b' (10#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:47]
INFO: [Synth 8-3491] module 'mux_2to1_4b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:6' bound to instance 'mux_pc' of component 'mux_2to1_4b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:418]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_4b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:13]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:26]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:26]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:26]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_4b' (11#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:13]
INFO: [Synth 8-3491] module 'data_memory' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:26' bound to instance 'data_mem' of component 'data_memory' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:433]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:41]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (12#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:41]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_mem_to_reg' of component 'mux_2to1_16b' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_core' (13#1) [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tftg256-3
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[0]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[1]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[2]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[3]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[4]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[5]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[6]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[7]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[8]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[12]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[13]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[14]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[15]' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'sig_result_reg' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'sig_next_pc_reg' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:190]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/farnaz/Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 55    
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |    68|
|6     |LUT4   |    46|
|7     |LUT5   |    98|
|8     |LUT6   |   310|
|9     |FDCE   |   369|
|10    |FDPE   |     3|
|11    |FDRE   |   273|
|12    |LD     |    25|
|13    |IBUF   |     2|
|14    |OBUF   |    43|
|15    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |  1262|
|2     |  alu         |adder_16b          |   249|
|3     |  ctrl_unit   |control_unit       |    12|
|4     |  data_mem    |data_memory        |   630|
|5     |  insn_mem    |instruction_memory |    16|
|6     |  mux_reg_dst |set_write_addr     |     8|
|7     |  pc          |program_counter    |    17|
|8     |  reg_file    |register_file      |   264|
|9     |  sign_extend |sign_extend_4to16  |     9|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1019.246 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1019.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1019.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/farnaz/OneDrive/Desktop/pipeline_processor/single_cycle_cpu/single_cycle_cpu.runs/synth_1/single_cycle_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_cycle_core_utilization_synth.rpt -pb single_cycle_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 16:45:07 2021...
