/*
 * Copyright(c) 2007 - 2021 Realtek Corporation. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     mac_reg_mask.h
 * @brief    CMSIS HeaderFile
 * @version  1.0
 * @date     12. July 2023
 * @note     Generated by SVDConv V3.3.35 on Wednesday, 12.07.2023 18:32:50
 *           from File 'rtl87x2g_mac_fpga_remap.svd',
 *           last modified on Wednesday, 12.07.2023 10:30:41
 */



/** @addtogroup Realtek Semiconductor Corp.
  * @{
  */


/** @addtogroup rtl87x2g
  * @{
  */


#ifndef MAC_REG_MASK_H
#define MAC_REG_MASK_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */

/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            MAC                                            ================ */
/* =========================================================================================================================== */

/* ======================================================  device_ctrl  ====================================================== */
#define MAC_device_ctrl_coord_Pos         (0UL)                     /*!< coord (Bit 0)                                         */
#define MAC_device_ctrl_coord_Msk         (0x1UL)                   /*!< coord (Bitfield-Mask: 0x01)                           */
#define MAC_device_ctrl_pancoord_Pos      (1UL)                     /*!< pancoord (Bit 1)                                      */
#define MAC_device_ctrl_pancoord_Msk      (0x2UL)                   /*!< pancoord (Bitfield-Mask: 0x01)                        */
#define MAC_device_ctrl_mac_lpbk_Pos      (2UL)                     /*!< mac_lpbk (Bit 2)                                      */
#define MAC_device_ctrl_mac_lpbk_Msk      (0x4UL)                   /*!< mac_lpbk (Bitfield-Mask: 0x01)                        */
#define MAC_device_ctrl_noackrsp_Pos      (3UL)                     /*!< noackrsp (Bit 3)                                      */
#define MAC_device_ctrl_noackrsp_Msk      (0x8UL)                   /*!< noackrsp (Bitfield-Mask: 0x01)                        */
#define MAC_device_ctrl_nocrc_Pos         (5UL)                     /*!< nocrc (Bit 5)                                         */
#define MAC_device_ctrl_nocrc_Msk         (0x20UL)                  /*!< nocrc (Bitfield-Mask: 0x01)                           */
#define MAC_device_ctrl_fifoen_Pos        (6UL)                     /*!< fifoen (Bit 6)                                        */
#define MAC_device_ctrl_fifoen_Msk        (0x40UL)                  /*!< fifoen (Bitfield-Mask: 0x01)                          */
#define MAC_device_ctrl_split_irq_Pos     (8UL)                     /*!< split_irq (Bit 8)                                     */
#define MAC_device_ctrl_split_irq_Msk     (0x100UL)                 /*!< split_irq (Bitfield-Mask: 0x01)                       */
#define MAC_device_ctrl_irqpol_Pos        (9UL)                     /*!< irqpol (Bit 9)                                        */
#define MAC_device_ctrl_irqpol_Msk        (0x200UL)                 /*!< irqpol (Bitfield-Mask: 0x01)                          */
#define MAC_device_ctrl_tickp_Pos         (16UL)                    /*!< tickp (Bit 16)                                        */
#define MAC_device_ctrl_tickp_Msk         (0x1ff0000UL)             /*!< tickp (Bitfield-Mask: 0x1ff)                          */
/* =========================================================  panid  ========================================================= */
#define MAC_panid_panid_Pos               (0UL)                     /*!< panid (Bit 0)                                         */
#define MAC_panid_panid_Msk               (0xffffUL)                /*!< panid (Bitfield-Mask: 0xffff)                         */
/* =========================================================  sadr  ========================================================== */
#define MAC_sadr_sadr_Pos                 (0UL)                     /*!< sadr (Bit 0)                                          */
#define MAC_sadr_sadr_Msk                 (0xffffUL)                /*!< sadr (Bitfield-Mask: 0xffff)                          */
/* ========================================================  eadr_l  ========================================================= */
#define MAC_eadr_l_eadr_l_Pos             (0UL)                     /*!< eadr_l (Bit 0)                                        */
#define MAC_eadr_l_eadr_l_Msk             (0xffffffffUL)            /*!< eadr_l (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  eadr_h  ========================================================= */
#define MAC_eadr_h_eadr_h_Pos             (0UL)                     /*!< eadr_h (Bit 0)                                        */
#define MAC_eadr_h_eadr_h_Msk             (0xffffffffUL)            /*!< eadr_h (Bitfield-Mask: 0xffffffff)                    */
/* =======================================================  clk_ctrl  ======================================================== */
#define MAC_clk_ctrl_ctrl_sec_Pos         (0UL)                     /*!< ctrl_sec (Bit 0)                                      */
#define MAC_clk_ctrl_ctrl_sec_Msk         (0x1UL)                   /*!< ctrl_sec (Bitfield-Mask: 0x01)                        */
#define MAC_clk_ctrl_en_sec_Pos           (1UL)                     /*!< en_sec (Bit 1)                                        */
#define MAC_clk_ctrl_en_sec_Msk           (0x2UL)                   /*!< en_sec (Bitfield-Mask: 0x01)                          */
#define MAC_clk_ctrl_entxm_Pos            (2UL)                     /*!< entxm (Bit 2)                                         */
#define MAC_clk_ctrl_entxm_Msk            (0x4UL)                   /*!< entxm (Bitfield-Mask: 0x01)                           */
#define MAC_clk_ctrl_engts_Pos            (3UL)                     /*!< engts (Bit 3)                                         */
#define MAC_clk_ctrl_engts_Msk            (0x8UL)                   /*!< engts (Bitfield-Mask: 0x01)                           */
#define MAC_clk_ctrl_enrxm_Pos            (4UL)                     /*!< enrxm (Bit 4)                                         */
#define MAC_clk_ctrl_enrxm_Msk            (0x10UL)                  /*!< enrxm (Bitfield-Mask: 0x01)                           */
#define MAC_clk_ctrl_txn_off_Pos          (5UL)                     /*!< txn_off (Bit 5)                                       */
#define MAC_clk_ctrl_txn_off_Msk          (0x20UL)                  /*!< txn_off (Bitfield-Mask: 0x01)                         */
#define MAC_clk_ctrl_txb_on_Pos           (6UL)                     /*!< txb_on (Bit 6)                                        */
#define MAC_clk_ctrl_txb_on_Msk           (0x40UL)                  /*!< txb_on (Bitfield-Mask: 0x01)                          */
#define MAC_clk_ctrl_ffidle_Pos           (7UL)                     /*!< ffidle (Bit 7)                                        */
#define MAC_clk_ctrl_ffidle_Msk           (0x80UL)                  /*!< ffidle (Bitfield-Mask: 0x01)                          */
#define MAC_clk_ctrl_ed_scan_clkon_Pos    (8UL)                     /*!< ed_scan_clkon (Bit 8)                                 */
#define MAC_clk_ctrl_ed_scan_clkon_Msk    (0x100UL)                 /*!< ed_scan_clkon (Bitfield-Mask: 0x01)                   */
#define MAC_clk_ctrl_phy_arb_clkon_Pos    (9UL)                     /*!< phy_arb_clkon (Bit 9)                                 */
#define MAC_clk_ctrl_phy_arb_clkon_Msk    (0x200UL)                 /*!< phy_arb_clkon (Bitfield-Mask: 0x01)                   */
#define MAC_clk_ctrl_fifo_clkon_Pos       (10UL)                    /*!< fifo_clkon (Bit 10)                                   */
#define MAC_clk_ctrl_fifo_clkon_Msk       (0x400UL)                 /*!< fifo_clkon (Bitfield-Mask: 0x01)                      */
#define MAC_clk_ctrl_dbg_clkon_Pos        (11UL)                    /*!< dbg_clkon (Bit 11)                                    */
#define MAC_clk_ctrl_dbg_clkon_Msk        (0x800UL)                 /*!< dbg_clkon (Bitfield-Mask: 0x01)                       */
/* =======================================================  mac_timer  ======================================================= */
#define MAC_mac_timer_mactmr_l_Pos        (0UL)                     /*!< mactmr_l (Bit 0)                                      */
#define MAC_mac_timer_mactmr_l_Msk        (0xffUL)                  /*!< mactmr_l (Bitfield-Mask: 0xff)                        */
#define MAC_mac_timer_mactmr_h_Pos        (8UL)                     /*!< mactmr_h (Bit 8)                                      */
#define MAC_mac_timer_mactmr_h_Msk        (0xff00UL)                /*!< mactmr_h (Bitfield-Mask: 0xff)                        */
#define MAC_mac_timer_mactmrfr_Pos        (16UL)                    /*!< mactmrfr (Bit 16)                                     */
#define MAC_mac_timer_mactmrfr_Msk        (0x10000UL)               /*!< mactmrfr (Bitfield-Mask: 0x01)                        */
#define MAC_mac_timer_btcmp0_dis_Pos      (24UL)                    /*!< btcmp0_dis (Bit 24)                                   */
#define MAC_mac_timer_btcmp0_dis_Msk      (0x1000000UL)             /*!< btcmp0_dis (Bitfield-Mask: 0x01)                      */
#define MAC_mac_timer_btcmp1_dis_Pos      (25UL)                    /*!< btcmp1_dis (Bit 25)                                   */
#define MAC_mac_timer_btcmp1_dis_Msk      (0x2000000UL)             /*!< btcmp1_dis (Bitfield-Mask: 0x01)                      */
#define MAC_mac_timer_btcmp2_dis_Pos      (26UL)                    /*!< btcmp2_dis (Bit 26)                                   */
#define MAC_mac_timer_btcmp2_dis_Msk      (0x4000000UL)             /*!< btcmp2_dis (Bitfield-Mask: 0x01)                      */
#define MAC_mac_timer_btcmp3_dis_Pos      (27UL)                    /*!< btcmp3_dis (Bit 27)                                   */
#define MAC_mac_timer_btcmp3_dis_Msk      (0x8000000UL)             /*!< btcmp3_dis (Bitfield-Mask: 0x01)                      */
/* =======================================================  rst_ctrl  ======================================================== */
#define MAC_rst_ctrl_rstmac_Pos           (16UL)                    /*!< rstmac (Bit 16)                                       */
#define MAC_rst_ctrl_rstmac_Msk           (0x10000UL)               /*!< rstmac (Bitfield-Mask: 0x01)                          */
/* =====================================================  rx_frm_length  ===================================================== */
#define MAC_rx_frm_length_hlen_Pos        (0UL)                     /*!< hlen (Bit 0)                                          */
#define MAC_rx_frm_length_hlen_Msk        (0x7fUL)                  /*!< hlen (Bitfield-Mask: 0x7f)                            */
#define MAC_rx_frm_length_flen_Pos        (8UL)                     /*!< flen (Bit 8)                                          */
#define MAC_rx_frm_length_flen_Msk        (0x7f00UL)                /*!< flen (Bitfield-Mask: 0x7f)                            */
/* ========================================================  intmsk  ========================================================= */
#define MAC_intmsk_txnmsk_Pos             (0UL)                     /*!< txnmsk (Bit 0)                                        */
#define MAC_intmsk_txnmsk_Msk             (0x1UL)                   /*!< txnmsk (Bitfield-Mask: 0x01)                          */
#define MAC_intmsk_txg1msk_Pos            (1UL)                     /*!< txg1msk (Bit 1)                                       */
#define MAC_intmsk_txg1msk_Msk            (0x2UL)                   /*!< txg1msk (Bitfield-Mask: 0x01)                         */
#define MAC_intmsk_txg2msk_Pos            (2UL)                     /*!< txg2msk (Bit 2)                                       */
#define MAC_intmsk_txg2msk_Msk            (0x4UL)                   /*!< txg2msk (Bitfield-Mask: 0x01)                         */
#define MAC_intmsk_txnterrmsk_Pos         (3UL)                     /*!< txnterrmsk (Bit 3)                                    */
#define MAC_intmsk_txnterrmsk_Msk         (0x8UL)                   /*!< txnterrmsk (Bitfield-Mask: 0x01)                      */
#define MAC_intmsk_rxelymsk_Pos           (4UL)                     /*!< rxelymsk (Bit 4)                                      */
#define MAC_intmsk_rxelymsk_Msk           (0x10UL)                  /*!< rxelymsk (Bitfield-Mask: 0x01)                        */
#define MAC_intmsk_secmsk_Pos             (5UL)                     /*!< secmsk (Bit 5)                                        */
#define MAC_intmsk_secmsk_Msk             (0x20UL)                  /*!< secmsk (Bitfield-Mask: 0x01)                          */
#define MAC_intmsk_rxmsk_Pos              (6UL)                     /*!< rxmsk (Bit 6)                                         */
#define MAC_intmsk_rxmsk_Msk              (0x40UL)                  /*!< rxmsk (Bitfield-Mask: 0x01)                           */
#define MAC_intmsk_mactmrmsk_Pos          (7UL)                     /*!< mactmrmsk (Bit 7)                                     */
#define MAC_intmsk_mactmrmsk_Msk          (0x80UL)                  /*!< mactmrmsk (Bitfield-Mask: 0x01)                       */
#define MAC_intmsk_btcmp0msk_Pos          (8UL)                     /*!< btcmp0msk (Bit 8)                                     */
#define MAC_intmsk_btcmp0msk_Msk          (0x100UL)                 /*!< btcmp0msk (Bitfield-Mask: 0x01)                       */
#define MAC_intmsk_btcmp1msk_Pos          (9UL)                     /*!< btcmp1msk (Bit 9)                                     */
#define MAC_intmsk_btcmp1msk_Msk          (0x200UL)                 /*!< btcmp1msk (Bitfield-Mask: 0x01)                       */
#define MAC_intmsk_gntmsk_Pos             (10UL)                    /*!< gntmsk (Bit 10)                                       */
#define MAC_intmsk_gntmsk_Msk             (0x400UL)                 /*!< gntmsk (Bitfield-Mask: 0x01)                          */
#define MAC_intmsk_edscanmsk_Pos          (11UL)                    /*!< edscanmsk (Bit 11)                                    */
#define MAC_intmsk_edscanmsk_Msk          (0x800UL)                 /*!< edscanmsk (Bitfield-Mask: 0x01)                       */
#define MAC_intmsk_sfstartmsk_Pos         (12UL)                    /*!< sfstartmsk (Bit 12)                                   */
#define MAC_intmsk_sfstartmsk_Msk         (0x1000UL)                /*!< sfstartmsk (Bitfield-Mask: 0x01)                      */
#define MAC_intmsk_sfendmsk_Pos           (13UL)                    /*!< sfendmsk (Bit 13)                                     */
#define MAC_intmsk_sfendmsk_Msk           (0x2000UL)                /*!< sfendmsk (Bitfield-Mask: 0x01)                        */
#define MAC_intmsk_btcmp2msk_Pos          (14UL)                    /*!< btcmp2msk (Bit 14)                                    */
#define MAC_intmsk_btcmp2msk_Msk          (0x4000UL)                /*!< btcmp2msk (Bitfield-Mask: 0x01)                       */
#define MAC_intmsk_btcmp3msk_Pos          (15UL)                    /*!< btcmp3msk (Bit 15)                                    */
#define MAC_intmsk_btcmp3msk_Msk          (0x8000UL)                /*!< btcmp3msk (Bitfield-Mask: 0x01)                       */
/* ========================================================  isrsts  ========================================================= */
#define MAC_isrsts_txnif_Pos              (0UL)                     /*!< txnif (Bit 0)                                         */
#define MAC_isrsts_txnif_Msk              (0x1UL)                   /*!< txnif (Bitfield-Mask: 0x01)                           */
#define MAC_isrsts_txg1if_Pos             (1UL)                     /*!< txg1if (Bit 1)                                        */
#define MAC_isrsts_txg1if_Msk             (0x2UL)                   /*!< txg1if (Bitfield-Mask: 0x01)                          */
#define MAC_isrsts_txg2if_Pos             (2UL)                     /*!< txg2if (Bit 2)                                        */
#define MAC_isrsts_txg2if_Msk             (0x4UL)                   /*!< txg2if (Bitfield-Mask: 0x01)                          */
#define MAC_isrsts_txnterrif_Pos          (3UL)                     /*!< txnterrif (Bit 3)                                     */
#define MAC_isrsts_txnterrif_Msk          (0x8UL)                   /*!< txnterrif (Bitfield-Mask: 0x01)                       */
#define MAC_isrsts_rxelyif_Pos            (4UL)                     /*!< rxelyif (Bit 4)                                       */
#define MAC_isrsts_rxelyif_Msk            (0x10UL)                  /*!< rxelyif (Bitfield-Mask: 0x01)                         */
#define MAC_isrsts_secif_Pos              (5UL)                     /*!< secif (Bit 5)                                         */
#define MAC_isrsts_secif_Msk              (0x20UL)                  /*!< secif (Bitfield-Mask: 0x01)                           */
#define MAC_isrsts_rxif_Pos               (6UL)                     /*!< rxif (Bit 6)                                          */
#define MAC_isrsts_rxif_Msk               (0x40UL)                  /*!< rxif (Bitfield-Mask: 0x01)                            */
#define MAC_isrsts_mactmrif_Pos           (7UL)                     /*!< mactmrif (Bit 7)                                      */
#define MAC_isrsts_mactmrif_Msk           (0x80UL)                  /*!< mactmrif (Bitfield-Mask: 0x01)                        */
#define MAC_isrsts_btcmp0if_Pos           (8UL)                     /*!< btcmp0if (Bit 8)                                      */
#define MAC_isrsts_btcmp0if_Msk           (0x100UL)                 /*!< btcmp0if (Bitfield-Mask: 0x01)                        */
#define MAC_isrsts_btcmp1if_Pos           (9UL)                     /*!< btcmp1if (Bit 9)                                      */
#define MAC_isrsts_btcmp1if_Msk           (0x200UL)                 /*!< btcmp1if (Bitfield-Mask: 0x01)                        */
#define MAC_isrsts_gntif_Pos              (10UL)                    /*!< gntif (Bit 10)                                        */
#define MAC_isrsts_gntif_Msk              (0x400UL)                 /*!< gntif (Bitfield-Mask: 0x01)                           */
#define MAC_isrsts_edscanif_Pos           (11UL)                    /*!< edscanif (Bit 11)                                     */
#define MAC_isrsts_edscanif_Msk           (0x800UL)                 /*!< edscanif (Bitfield-Mask: 0x01)                        */
#define MAC_isrsts_sfstartif_Pos          (12UL)                    /*!< sfstartif (Bit 12)                                    */
#define MAC_isrsts_sfstartif_Msk          (0x1000UL)                /*!< sfstartif (Bitfield-Mask: 0x01)                       */
#define MAC_isrsts_sfendif_Pos            (13UL)                    /*!< sfendif (Bit 13)                                      */
#define MAC_isrsts_sfendif_Msk            (0x2000UL)                /*!< sfendif (Bitfield-Mask: 0x01)                         */
#define MAC_isrsts_btcmp2if_Pos           (14UL)                    /*!< btcmp2if (Bit 14)                                     */
#define MAC_isrsts_btcmp2if_Msk           (0x4000UL)                /*!< btcmp2if (Bitfield-Mask: 0x01)                        */
#define MAC_isrsts_btcmp3if_Pos           (15UL)                    /*!< btcmp3if (Bit 15)                                     */
#define MAC_isrsts_btcmp3if_Msk           (0x8000UL)                /*!< btcmp3if (Bitfield-Mask: 0x01)                        */
/* ======================================================  bt_clk_cmp0  ====================================================== */
#define MAC_bt_clk_cmp0_bt_ckc_Pos        (0UL)                     /*!< bt_ckc (Bit 0)                                        */
#define MAC_bt_clk_cmp0_bt_ckc_Msk        (0x3ffUL)                 /*!< bt_ckc (Bitfield-Mask: 0x3ff)                         */
#define MAC_bt_clk_cmp0_bt_nclk_Pos       (10UL)                    /*!< bt_nclk (Bit 10)                                      */
#define MAC_bt_clk_cmp0_bt_nclk_Msk       (0xfffffc00UL)            /*!< bt_nclk (Bitfield-Mask: 0x3fffff)                     */
/* ======================================================  bt_clk_cmp1  ====================================================== */
#define MAC_bt_clk_cmp1_bt_ckc_Pos        (0UL)                     /*!< bt_ckc (Bit 0)                                        */
#define MAC_bt_clk_cmp1_bt_ckc_Msk        (0x3ffUL)                 /*!< bt_ckc (Bitfield-Mask: 0x3ff)                         */
#define MAC_bt_clk_cmp1_bt_nclk_Pos       (10UL)                    /*!< bt_nclk (Bit 10)                                      */
#define MAC_bt_clk_cmp1_bt_nclk_Msk       (0xfffffc00UL)            /*!< bt_nclk (Bitfield-Mask: 0x3fffff)                     */
/* ======================================================  bt_clk_cmp2  ====================================================== */
#define MAC_bt_clk_cmp2_bt_ckc_Pos        (0UL)                     /*!< bt_ckc (Bit 0)                                        */
#define MAC_bt_clk_cmp2_bt_ckc_Msk        (0x3ffUL)                 /*!< bt_ckc (Bitfield-Mask: 0x3ff)                         */
#define MAC_bt_clk_cmp2_bt_nclk_Pos       (10UL)                    /*!< bt_nclk (Bit 10)                                      */
#define MAC_bt_clk_cmp2_bt_nclk_Msk       (0xfffffc00UL)            /*!< bt_nclk (Bitfield-Mask: 0x3fffff)                     */
/* ======================================================  bt_clk_cmp3  ====================================================== */
#define MAC_bt_clk_cmp3_bt_ckc_Pos        (0UL)                     /*!< bt_ckc (Bit 0)                                        */
#define MAC_bt_clk_cmp3_bt_ckc_Msk        (0x3ffUL)                 /*!< bt_ckc (Bitfield-Mask: 0x3ff)                         */
#define MAC_bt_clk_cmp3_bt_nclk_Pos       (10UL)                    /*!< bt_nclk (Bit 10)                                      */
#define MAC_bt_clk_cmp3_bt_nclk_Msk       (0xfffffc00UL)            /*!< bt_nclk (Bitfield-Mask: 0x3fffff)                     */
/* =====================================================  ed_scan_ctrl0  ===================================================== */
#define MAC_ed_scan_ctrl0_scan_enable_Pos (0UL)                     /*!< scan_enable (Bit 0)                                   */
#define MAC_ed_scan_ctrl0_scan_enable_Msk (0x1UL)                   /*!< scan_enable (Bitfield-Mask: 0x01)                     */
#define MAC_ed_scan_ctrl0_scan_round_Pos  (1UL)                     /*!< scan_round (Bit 1)                                    */
#define MAC_ed_scan_ctrl0_scan_round_Msk  (0x3ffeUL)                /*!< scan_round (Bitfield-Mask: 0x1fff)                    */
#define MAC_ed_scan_ctrl0_peak_value_Pos  (14UL)                    /*!< peak_value (Bit 14)                                   */
#define MAC_ed_scan_ctrl0_peak_value_Msk  (0x3fc000UL)              /*!< peak_value (Bitfield-Mask: 0xff)                      */
#define MAC_ed_scan_ctrl0_scan_symbol_Pos (22UL)                    /*!< scan_symbol (Bit 22)                                  */
#define MAC_ed_scan_ctrl0_scan_symbol_Msk (0x3c00000UL)             /*!< scan_symbol (Bitfield-Mask: 0x0f)                     */
#define MAC_ed_scan_ctrl0_ed_scan_encounter_tx_trig_sts_Pos (26UL)  /*!< ed_scan_encounter_tx_trig_sts (Bit 26)                */
#define MAC_ed_scan_ctrl0_ed_scan_encounter_tx_trig_sts_Msk (0x4000000UL) /*!< ed_scan_encounter_tx_trig_sts (Bitfield-Mask: 0x01) */
#define MAC_ed_scan_ctrl0_scan_fw_cancel_sts_Pos (27UL)             /*!< scan_fw_cancel_sts (Bit 27)                           */
#define MAC_ed_scan_ctrl0_scan_fw_cancel_sts_Msk (0x8000000UL)      /*!< scan_fw_cancel_sts (Bitfield-Mask: 0x01)              */
#define MAC_ed_scan_ctrl0_scan_gnt_deassert_sts_Pos (28UL)          /*!< scan_gnt_deassert_sts (Bit 28)                        */
#define MAC_ed_scan_ctrl0_scan_gnt_deassert_sts_Msk (0x10000000UL)  /*!< scan_gnt_deassert_sts (Bitfield-Mask: 0x01)           */
#define MAC_ed_scan_ctrl0_scan_ed_vld_tmo_sts_Pos (29UL)            /*!< scan_ed_vld_tmo_sts (Bit 29)                          */
#define MAC_ed_scan_ctrl0_scan_ed_vld_tmo_sts_Msk (0x20000000UL)    /*!< scan_ed_vld_tmo_sts (Bitfield-Mask: 0x01)             */
#define MAC_ed_scan_ctrl0_scan_finish_sts_Pos (30UL)                /*!< scan_finish_sts (Bit 30)                              */
#define MAC_ed_scan_ctrl0_scan_finish_sts_Msk (0x40000000UL)        /*!< scan_finish_sts (Bitfield-Mask: 0x01)                 */
#define MAC_ed_scan_ctrl0_scan_done_Pos   (31UL)                    /*!< scan_done (Bit 31)                                    */
#define MAC_ed_scan_ctrl0_scan_done_Msk   (0x80000000UL)            /*!< scan_done (Bitfield-Mask: 0x01)                       */
/* =====================================================  ed_scan_ctrl1  ===================================================== */
#define MAC_ed_scan_ctrl1_scan_cnt_Pos    (0UL)                     /*!< scan_cnt (Bit 0)                                      */
#define MAC_ed_scan_ctrl1_scan_cnt_Msk    (0x3fffUL)                /*!< scan_cnt (Bitfield-Mask: 0x3fff)                      */
#define MAC_ed_scan_ctrl1_scan_vld_tmo_cnt_limit_Pos (14UL)         /*!< scan_vld_tmo_cnt_limit (Bit 14)                       */
#define MAC_ed_scan_ctrl1_scan_vld_tmo_cnt_limit_Msk (0xfc000UL)    /*!< scan_vld_tmo_cnt_limit (Bitfield-Mask: 0x3f)          */
#define MAC_ed_scan_ctrl1_scan_first_ed_scan_symbol_Pos (20UL)      /*!< scan_first_ed_scan_symbol (Bit 20)                    */
#define MAC_ed_scan_ctrl1_scan_first_ed_scan_symbol_Msk (0xf00000UL) /*!< scan_first_ed_scan_symbol (Bitfield-Mask: 0x0f)      */
#define MAC_ed_scan_ctrl1_scan_first_ed_scan_cnt_Pos (24UL)         /*!< scan_first_ed_scan_cnt (Bit 24)                       */
#define MAC_ed_scan_ctrl1_scan_first_ed_scan_cnt_Msk (0xff000000UL) /*!< scan_first_ed_scan_cnt (Bitfield-Mask: 0xff)          */
/* ======================================================  ed_scan_dbg  ====================================================== */
#define MAC_ed_scan_dbg_ed_scan_cst_Pos   (0UL)                     /*!< ed_scan_cst (Bit 0)                                   */
#define MAC_ed_scan_dbg_ed_scan_cst_Msk   (0xfUL)                   /*!< ed_scan_cst (Bitfield-Mask: 0x0f)                     */
/* =====================================================  phy_arb_ctrl  ====================================================== */
#define MAC_phy_arb_ctrl_fw_active_entry_Pos (0UL)                  /*!< fw_active_entry (Bit 0)                               */
#define MAC_phy_arb_ctrl_fw_active_entry_Msk (0x1UL)                /*!< fw_active_entry (Bitfield-Mask: 0x01)                 */
#define MAC_phy_arb_ctrl_zb_only_Pos      (1UL)                     /*!< zb_only (Bit 1)                                       */
#define MAC_phy_arb_ctrl_zb_only_Msk      (0x2UL)                   /*!< zb_only (Bitfield-Mask: 0x01)                         */
#define MAC_phy_arb_ctrl_anchor_point_Pos (2UL)                     /*!< anchor_point (Bit 2)                                  */
#define MAC_phy_arb_ctrl_anchor_point_Msk (0xffffcUL)               /*!< anchor_point (Bitfield-Mask: 0x3ffff)                 */
#define MAC_phy_arb_ctrl_anch_pt_jump_value_Pos (20UL)              /*!< anch_pt_jump_value (Bit 20)                           */
#define MAC_phy_arb_ctrl_anch_pt_jump_value_Msk (0xf00000UL)        /*!< anch_pt_jump_value (Bitfield-Mask: 0x0f)              */
#define MAC_phy_arb_ctrl_zbrf_gnt_deassert_sts_Pos (24UL)           /*!< zbrf_gnt_deassert_sts (Bit 24)                        */
#define MAC_phy_arb_ctrl_zbrf_gnt_deassert_sts_Msk (0x1000000UL)    /*!< zbrf_gnt_deassert_sts (Bitfield-Mask: 0x01)           */
#define MAC_phy_arb_ctrl_zbrf_gnt_fail_sts_Pos (25UL)               /*!< zbrf_gnt_fail_sts (Bit 25)                            */
#define MAC_phy_arb_ctrl_zbrf_gnt_fail_sts_Msk (0x2000000UL)        /*!< zbrf_gnt_fail_sts (Bitfield-Mask: 0x01)               */
#define MAC_phy_arb_ctrl_zbrf_gnt_sts_Pos (26UL)                    /*!< zbrf_gnt_sts (Bit 26)                                 */
#define MAC_phy_arb_ctrl_zbrf_gnt_sts_Msk (0x4000000UL)             /*!< zbrf_gnt_sts (Bitfield-Mask: 0x01)                    */
/* ====================================================  phy_arb_status  ===================================================== */
#define MAC_phy_arb_status_zbrf_meu_cs_Pos (0UL)                    /*!< zbrf_meu_cs (Bit 0)                                   */
#define MAC_phy_arb_status_zbrf_meu_cs_Msk (0x3UL)                  /*!< zbrf_meu_cs (Bitfield-Mask: 0x03)                     */
#define MAC_phy_arb_status_zbrf_meu_anchor_point_Pos (2UL)          /*!< zbrf_meu_anchor_point (Bit 2)                         */
#define MAC_phy_arb_status_zbrf_meu_anchor_point_Msk (0xffffcUL)    /*!< zbrf_meu_anchor_point (Bitfield-Mask: 0x3ffff)        */
/* ===================================================  bt_clk_latch_ctrl  =================================================== */
#define MAC_bt_clk_latch_ctrl_bt_timer_native_h_Pos (0UL)           /*!< bt_timer_native_h (Bit 0)                             */
#define MAC_bt_clk_latch_ctrl_bt_timer_native_h_Msk (0x1fUL)        /*!< bt_timer_native_h (Bitfield-Mask: 0x1f)               */
#define MAC_bt_clk_latch_ctrl_bt_timer_latch_Pos (31UL)             /*!< bt_timer_latch (Bit 31)                               */
#define MAC_bt_clk_latch_ctrl_bt_timer_latch_Msk (0x80000000UL)     /*!< bt_timer_latch (Bitfield-Mask: 0x01)                  */
/* =====================================================  bt_clk_latch  ====================================================== */
#define MAC_bt_clk_latch_bt_timer_cgn_Pos (0UL)                     /*!< bt_timer_cgn (Bit 0)                                  */
#define MAC_bt_clk_latch_bt_timer_cgn_Msk (0x3ffUL)                 /*!< bt_timer_cgn (Bitfield-Mask: 0x3ff)                   */
#define MAC_bt_clk_latch_bt_timer_native_Pos (10UL)                 /*!< bt_timer_native (Bit 10)                              */
#define MAC_bt_clk_latch_bt_timer_native_Msk (0xfffffc00UL)         /*!< bt_timer_native (Bitfield-Mask: 0x3fffff)             */
/* ======================================================  mac_version  ====================================================== */
#define MAC_mac_version_version_Pos       (0UL)                     /*!< version (Bit 0)                                       */
#define MAC_mac_version_version_Msk       (0xffffffffUL)            /*!< version (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  rssi  ========================================================== */
#define MAC_rssi_rssi_Pos                 (0UL)                     /*!< rssi (Bit 0)                                          */
#define MAC_rssi_rssi_Msk                 (0xffffUL)                /*!< rssi (Bitfield-Mask: 0xffff)                          */
/* ======================================================  tx_term_sts  ====================================================== */
#define MAC_tx_term_sts_zbrf_gts2_tx_termed_Pos (0UL)               /*!< zbrf_gts2_tx_termed (Bit 0)                           */
#define MAC_tx_term_sts_zbrf_gts2_tx_termed_Msk (0x1UL)             /*!< zbrf_gts2_tx_termed (Bitfield-Mask: 0x01)             */
#define MAC_tx_term_sts_zbrf_gts1_tx_termed_Pos (1UL)               /*!< zbrf_gts1_tx_termed (Bit 1)                           */
#define MAC_tx_term_sts_zbrf_gts1_tx_termed_Msk (0x2UL)             /*!< zbrf_gts1_tx_termed (Bitfield-Mask: 0x01)             */
#define MAC_tx_term_sts_zbrf_normal_tx_termed_Pos (2UL)             /*!< zbrf_normal_tx_termed (Bit 2)                         */
#define MAC_tx_term_sts_zbrf_normal_tx_termed_Msk (0x4UL)           /*!< zbrf_normal_tx_termed (Bitfield-Mask: 0x01)           */
#define MAC_tx_term_sts_zbrf_beacon_tx_termed_Pos (3UL)             /*!< zbrf_beacon_tx_termed (Bit 3)                         */
#define MAC_tx_term_sts_zbrf_beacon_tx_termed_Msk (0x8UL)           /*!< zbrf_beacon_tx_termed (Bitfield-Mask: 0x01)           */
/* =========================================================  rfctl  ========================================================= */
#define MAC_rfctl_rfrxmode_Pos            (0UL)                     /*!< rfrxmode (Bit 0)                                      */
#define MAC_rfctl_rfrxmode_Msk            (0x1UL)                   /*!< rfrxmode (Bitfield-Mask: 0x01)                        */
#define MAC_rfctl_rftxmode_Pos            (1UL)                     /*!< rftxmode (Bit 1)                                      */
#define MAC_rfctl_rftxmode_Msk            (0x2UL)                   /*!< rftxmode (Bitfield-Mask: 0x01)                        */
#define MAC_rfctl_rfrst_Pos               (2UL)                     /*!< rfrst (Bit 2)                                         */
#define MAC_rfctl_rfrst_Msk               (0x4UL)                   /*!< rfrst (Bitfield-Mask: 0x01)                           */
/* ===================================================  wakeup_remaincnt  ==================================================== */
#define MAC_wakeup_remaincnt_remcnt_Pos   (0UL)                     /*!< remcnt (Bit 0)                                        */
#define MAC_wakeup_remaincnt_remcnt_Msk   (0xffffUL)                /*!< remcnt (Bitfield-Mask: 0xffff)                        */
#define MAC_wakeup_remaincnt_wakecnt_Pos  (16UL)                    /*!< wakecnt (Bit 16)                                      */
#define MAC_wakeup_remaincnt_wakecnt_Msk  (0x1ff0000UL)             /*!< wakecnt (Bitfield-Mask: 0x1ff)                        */
/* ====================================================  wakeup_maincnt  ===================================================== */
#define MAC_wakeup_maincnt_maincnt_Pos    (0UL)                     /*!< maincnt (Bit 0)                                       */
#define MAC_wakeup_maincnt_maincnt_Msk    (0x3ffffffUL)             /*!< maincnt (Bitfield-Mask: 0x3ffffff)                    */
#define MAC_wakeup_maincnt_startcnt_Pos   (26UL)                    /*!< startcnt (Bit 26)                                     */
#define MAC_wakeup_maincnt_startcnt_Msk   (0x4000000UL)             /*!< startcnt (Bitfield-Mask: 0x01)                        */
#define MAC_wakeup_maincnt_regwake_Pos    (27UL)                    /*!< regwake (Bit 27)                                      */
#define MAC_wakeup_maincnt_regwake_Msk    (0x8000000UL)             /*!< regwake (Bitfield-Mask: 0x01)                         */
#define MAC_wakeup_maincnt_immwake_Pos    (28UL)                    /*!< immwake (Bit 28)                                      */
#define MAC_wakeup_maincnt_immwake_Msk    (0x10000000UL)            /*!< immwake (Bitfield-Mask: 0x01)                         */
#define MAC_wakeup_maincnt_slpack_Pos     (31UL)                    /*!< slpack (Bit 31)                                       */
#define MAC_wakeup_maincnt_slpack_Msk     (0x80000000UL)            /*!< slpack (Bitfield-Mask: 0x01)                          */
/* ====================================================  wakeup_waketime  ==================================================== */
#define MAC_wakeup_waketime_waketime_Pos  (0UL)                     /*!< waketime (Bit 0)                                      */
#define MAC_wakeup_waketime_waketime_Msk  (0x7ffUL)                 /*!< waketime (Bitfield-Mask: 0x7ff)                       */
/* ======================================================  dbgport_sel  ====================================================== */
#define MAC_dbgport_sel_gr_dbg_sel_o_Pos  (0UL)                     /*!< gr_dbg_sel_o (Bit 0)                                  */
#define MAC_dbgport_sel_gr_dbg_sel_o_Msk  (0xfUL)                   /*!< gr_dbg_sel_o (Bitfield-Mask: 0x0f)                    */
#define MAC_dbgport_sel_gr_dbg_rxm_sel_o_Pos (4UL)                  /*!< gr_dbg_rxm_sel_o (Bit 4)                              */
#define MAC_dbgport_sel_gr_dbg_rxm_sel_o_Msk (0x10UL)               /*!< gr_dbg_rxm_sel_o (Bitfield-Mask: 0x01)                */
#define MAC_dbgport_sel_gr_dbg_cnt_reset_o_Pos (5UL)                /*!< gr_dbg_cnt_reset_o (Bit 5)                            */
#define MAC_dbgport_sel_gr_dbg_cnt_reset_o_Msk (0x20UL)             /*!< gr_dbg_cnt_reset_o (Bitfield-Mask: 0x01)              */
#define MAC_dbgport_sel_gr_dbg_src_sel_o_Pos (6UL)                  /*!< gr_dbg_src_sel_o (Bit 6)                              */
#define MAC_dbgport_sel_gr_dbg_src_sel_o_Msk (0x40UL)               /*!< gr_dbg_src_sel_o (Bitfield-Mask: 0x01)                */
/* =======================================================  dbg_reg0  ======================================================== */
#define MAC_dbg_reg0_sh_back_Pos          (8UL)                     /*!< sh_back (Bit 8)                                       */
#define MAC_dbg_reg0_sh_back_Msk          (0xff00UL)                /*!< sh_back (Bitfield-Mask: 0xff)                         */
#define MAC_dbg_reg0_dbg_rxm_frm_end_cnt_Pos (16UL)                 /*!< dbg_rxm_frm_end_cnt (Bit 16)                          */
#define MAC_dbg_reg0_dbg_rxm_frm_end_cnt_Msk (0xffff0000UL)         /*!< dbg_rxm_frm_end_cnt (Bitfield-Mask: 0xffff)           */
/* ========================================================  rxm_dbg  ======================================================== */
#define MAC_rxm_dbg_dbg_crc_ok_cnt_Pos    (0UL)                     /*!< dbg_crc_ok_cnt (Bit 0)                                */
#define MAC_rxm_dbg_dbg_crc_ok_cnt_Msk    (0xffffUL)                /*!< dbg_crc_ok_cnt (Bitfield-Mask: 0xffff)                */
#define MAC_rxm_dbg_dbg_discard_cnt_Pos   (16UL)                    /*!< dbg_discard_cnt (Bit 16)                              */
#define MAC_rxm_dbg_dbg_discard_cnt_Msk   (0xffff0000UL)            /*!< dbg_discard_cnt (Bitfield-Mask: 0xffff)               */
/* =====================================================  sf_order_ctrl  ===================================================== */
#define MAC_sf_order_ctrl_so_Pos          (0UL)                     /*!< so (Bit 0)                                            */
#define MAC_sf_order_ctrl_so_Msk          (0xfUL)                   /*!< so (Bitfield-Mask: 0x0f)                              */
#define MAC_sf_order_ctrl_bo_Pos          (4UL)                     /*!< bo (Bit 4)                                            */
#define MAC_sf_order_ctrl_bo_Msk          (0xf0UL)                  /*!< bo (Bitfield-Mask: 0x0f)                              */
/* =======================================================  min_lifs  ======================================================== */
#define MAC_min_lifs_milp_Pos             (0UL)                     /*!< milp (Bit 0)                                          */
#define MAC_min_lifs_milp_Msk             (0x3fUL)                  /*!< milp (Bitfield-Mask: 0x3f)                            */
/* =======================================================  ifs_ctrl  ======================================================== */
#define MAC_ifs_ctrl_misp_Pos             (0UL)                     /*!< misp (Bit 0)                                          */
#define MAC_ifs_ctrl_misp_Msk             (0xfUL)                   /*!< misp (Bitfield-Mask: 0x0f)                            */
#define MAC_ifs_ctrl_txpet_Pos            (4UL)                     /*!< txpet (Bit 4)                                         */
#define MAC_ifs_ctrl_txpet_Msk            (0xf0UL)                  /*!< txpet (Bitfield-Mask: 0x0f)                           */
#define MAC_ifs_ctrl_ccachkp_Pos          (8UL)                     /*!< ccachkp (Bit 8)                                       */
#define MAC_ifs_ctrl_ccachkp_Msk          (0xf00UL)                 /*!< ccachkp (Bitfield-Mask: 0x0f)                         */
#define MAC_ifs_ctrl_aturn_Pos            (12UL)                    /*!< aturn (Bit 12)                                        */
#define MAC_ifs_ctrl_aturn_Msk            (0xf000UL)                /*!< aturn (Bitfield-Mask: 0x0f)                           */
/* ========================================================  tx_ctrl  ======================================================== */
#define MAC_tx_ctrl_pend_Pos              (16UL)                    /*!< pend (Bit 16)                                         */
#define MAC_tx_ctrl_pend_Msk              (0x10000UL)               /*!< pend (Bitfield-Mask: 0x01)                            */
#define MAC_tx_ctrl_indirect_Pos          (17UL)                    /*!< indirect (Bit 17)                                     */
#define MAC_tx_ctrl_indirect_Msk          (0x20000UL)               /*!< indirect (Bitfield-Mask: 0x01)                        */
#define MAC_tx_ctrl_mawd_Pos              (24UL)                    /*!< mawd (Bit 24)                                         */
#define MAC_tx_ctrl_mawd_Msk              (0x7f000000UL)            /*!< mawd (Bitfield-Mask: 0x7f)                            */
/* ======================================================  beacon_ctrl  ====================================================== */
#define MAC_beacon_ctrl_intl_Pos          (0UL)                     /*!< intl (Bit 0)                                          */
#define MAC_beacon_ctrl_intl_Msk          (0x3fUL)                  /*!< intl (Bitfield-Mask: 0x3f)                            */
#define MAC_beacon_ctrl_aoffset_Pos       (16UL)                    /*!< aoffset (Bit 16)                                      */
#define MAC_beacon_ctrl_aoffset_Msk       (0xff0000UL)              /*!< aoffset (Bitfield-Mask: 0xff)                         */
/* =======================================================  txm_state  ======================================================= */
#define MAC_txm_state_txm_mac_state_Pos   (0UL)                     /*!< txm_mac_state (Bit 0)                                 */
#define MAC_txm_state_txm_mac_state_Msk   (0x1fUL)                  /*!< txm_mac_state (Bitfield-Mask: 0x1f)                   */
#define MAC_txm_state_txm_busn_state_Pos  (5UL)                     /*!< txm_busn_state (Bit 5)                                */
#define MAC_txm_state_txm_busn_state_Msk  (0x60UL)                  /*!< txm_busn_state (Bitfield-Mask: 0x03)                  */
#define MAC_txm_state_txm_busb_state_Pos  (7UL)                     /*!< txm_busb_state (Bit 7)                                */
#define MAC_txm_state_txm_busb_state_Msk  (0x180UL)                 /*!< txm_busb_state (Bitfield-Mask: 0x03)                  */
#define MAC_txm_state_txm_busg1_state_Pos (9UL)                     /*!< txm_busg1_state (Bit 9)                               */
#define MAC_txm_state_txm_busg1_state_Msk (0x600UL)                 /*!< txm_busg1_state (Bitfield-Mask: 0x03)                 */
#define MAC_txm_state_txm_busg2_state_Pos (11UL)                    /*!< txm_busg2_state (Bit 11)                              */
#define MAC_txm_state_txm_busg2_state_Msk (0x1800UL)                /*!< txm_busg2_state (Bitfield-Mask: 0x03)                 */
#define MAC_txm_state_cfp_state_Pos       (13UL)                    /*!< cfp_state (Bit 13)                                    */
#define MAC_txm_state_cfp_state_Msk       (0xe000UL)                /*!< cfp_state (Bitfield-Mask: 0x07)                       */
#define MAC_txm_state_csma_state_Pos      (16UL)                    /*!< csma_state (Bit 16)                                   */
#define MAC_txm_state_csma_state_Msk      (0x1f0000UL)              /*!< csma_state (Bitfield-Mask: 0x1f)                      */
#define MAC_txm_state_sf_state_Pos        (21UL)                    /*!< sf_state (Bit 21)                                     */
#define MAC_txm_state_sf_state_Msk        (0xe00000UL)              /*!< sf_state (Bitfield-Mask: 0x07)                        */
#define MAC_txm_state_rf_mode_state_Pos   (24UL)                    /*!< rf_mode_state (Bit 24)                                */
#define MAC_txm_state_rf_mode_state_Msk   (0xf000000UL)             /*!< rf_mode_state (Bitfield-Mask: 0x0f)                   */
#define MAC_txm_state_gts_state_Pos       (28UL)                    /*!< gts_state (Bit 28)                                    */
#define MAC_txm_state_gts_state_Msk       (0xf0000000UL)            /*!< gts_state (Bitfield-Mask: 0x0f)                       */
/* =======================================================  txb_trig  ======================================================== */
#define MAC_txb_trig_txbcntrig_Pos        (0UL)                     /*!< txbcntrig (Bit 0)                                     */
#define MAC_txb_trig_txbcntrig_Msk        (0x1UL)                   /*!< txbcntrig (Bitfield-Mask: 0x01)                       */
#define MAC_txb_trig_txbsecen_Pos         (1UL)                     /*!< txbsecen (Bit 1)                                      */
#define MAC_txb_trig_txbsecen_Msk         (0x2UL)                   /*!< txbsecen (Bitfield-Mask: 0x01)                        */
/* =======================================================  txn_trig  ======================================================== */
#define MAC_txn_trig_txntrig_Pos          (0UL)                     /*!< txntrig (Bit 0)                                       */
#define MAC_txn_trig_txntrig_Msk          (0x1UL)                   /*!< txntrig (Bitfield-Mask: 0x01)                         */
#define MAC_txn_trig_txnsecen_Pos         (1UL)                     /*!< txnsecen (Bit 1)                                      */
#define MAC_txn_trig_txnsecen_Msk         (0x2UL)                   /*!< txnsecen (Bitfield-Mask: 0x01)                        */
#define MAC_txn_trig_txnackreq_Pos        (2UL)                     /*!< txnackreq (Bit 2)                                     */
#define MAC_txn_trig_txnackreq_Msk        (0x4UL)                   /*!< txnackreq (Bitfield-Mask: 0x01)                       */
#define MAC_txn_trig_ack_type_Pos         (3UL)                     /*!< ack_type (Bit 3)                                      */
#define MAC_txn_trig_ack_type_Msk         (0x8UL)                   /*!< ack_type (Bitfield-Mask: 0x01)                        */
#define MAC_txn_trig_txnfrmtry_Pos        (5UL)                     /*!< txnfrmtry (Bit 5)                                     */
#define MAC_txn_trig_txnfrmtry_Msk        (0xe0UL)                  /*!< txnfrmtry (Bitfield-Mask: 0x07)                       */
/* =======================================================  txg1_trig  ======================================================= */
#define MAC_txg1_trig_txg1trig_Pos        (0UL)                     /*!< txg1trig (Bit 0)                                      */
#define MAC_txg1_trig_txg1trig_Msk        (0x1UL)                   /*!< txg1trig (Bitfield-Mask: 0x01)                        */
#define MAC_txg1_trig_txg1secen_Pos       (1UL)                     /*!< txg1secen (Bit 1)                                     */
#define MAC_txg1_trig_txg1secen_Msk       (0x2UL)                   /*!< txg1secen (Bitfield-Mask: 0x01)                       */
#define MAC_txg1_trig_txg1ackreq_Pos      (2UL)                     /*!< txg1ackreq (Bit 2)                                    */
#define MAC_txg1_trig_txg1ackreq_Msk      (0x4UL)                   /*!< txg1ackreq (Bitfield-Mask: 0x01)                      */
#define MAC_txg1_trig_txg1slot_Pos        (3UL)                     /*!< txg1slot (Bit 3)                                      */
#define MAC_txg1_trig_txg1slot_Msk        (0x38UL)                  /*!< txg1slot (Bitfield-Mask: 0x07)                        */
#define MAC_txg1_trig_txg1ifetry_Pos      (6UL)                     /*!< txg1ifetry (Bit 6)                                    */
#define MAC_txg1_trig_txg1ifetry_Msk      (0xc0UL)                  /*!< txg1ifetry (Bitfield-Mask: 0x03)                      */
/* =======================================================  txg2_trig  ======================================================= */
#define MAC_txg2_trig_txg2trig_Pos        (0UL)                     /*!< txg2trig (Bit 0)                                      */
#define MAC_txg2_trig_txg2trig_Msk        (0x1UL)                   /*!< txg2trig (Bitfield-Mask: 0x01)                        */
#define MAC_txg2_trig_txg2secen_Pos       (1UL)                     /*!< txg2secen (Bit 1)                                     */
#define MAC_txg2_trig_txg2secen_Msk       (0x2UL)                   /*!< txg2secen (Bitfield-Mask: 0x01)                       */
#define MAC_txg2_trig_txg2ackreq_Pos      (2UL)                     /*!< txg2ackreq (Bit 2)                                    */
#define MAC_txg2_trig_txg2ackreq_Msk      (0x4UL)                   /*!< txg2ackreq (Bitfield-Mask: 0x01)                      */
#define MAC_txg2_trig_txg2slot_Pos        (3UL)                     /*!< txg2slot (Bit 3)                                      */
#define MAC_txg2_trig_txg2slot_Msk        (0x38UL)                  /*!< txg2slot (Bitfield-Mask: 0x07)                        */
#define MAC_txg2_trig_txg2ifetry_Pos      (6UL)                     /*!< txg2ifetry (Bit 6)                                    */
#define MAC_txg2_trig_txg2ifetry_Msk      (0xc0UL)                  /*!< txg2ifetry (Bitfield-Mask: 0x03)                      */
/* ======================================================  txm_status  ======================================================= */
#define MAC_txm_status_sfcntr_Pos         (0UL)                     /*!< sfcntr (Bit 0)                                        */
#define MAC_txm_status_sfcntr_Msk         (0xffffffUL)              /*!< sfcntr (Bitfield-Mask: 0xffffff)                      */
#define MAC_txm_status_txg1retryn_Pos     (24UL)                    /*!< txg1retryn (Bit 24)                                   */
#define MAC_txm_status_txg1retryn_Msk     (0x3000000UL)             /*!< txg1retryn (Bitfield-Mask: 0x03)                      */
#define MAC_txm_status_txg2retryn_Pos     (26UL)                    /*!< txg2retryn (Bit 26)                                   */
#define MAC_txm_status_txg2retryn_Msk     (0xc000000UL)             /*!< txg2retryn (Bitfield-Mask: 0x03)                      */
#define MAC_txm_status_pendack_Pos        (28UL)                    /*!< pendack (Bit 28)                                      */
#define MAC_txm_status_pendack_Msk        (0x10000000UL)            /*!< pendack (Bitfield-Mask: 0x01)                         */
/* =======================================================  gts_ctrl  ======================================================== */
#define MAC_gts_ctrl_enh_ack_trig_Pos     (0UL)                     /*!< enh_ack_trig (Bit 0)                                  */
#define MAC_gts_ctrl_enh_ack_trig_Msk     (0x1UL)                   /*!< enh_ack_trig (Bitfield-Mask: 0x01)                    */
#define MAC_gts_ctrl_sec_enh_ack_Pos      (1UL)                     /*!< sec_enh_ack (Bit 1)                                   */
#define MAC_gts_ctrl_sec_enh_ack_Msk      (0x2UL)                   /*!< sec_enh_ack (Bitfield-Mask: 0x01)                     */
#define MAC_gts_ctrl_gtsswitch_Pos        (2UL)                     /*!< gtsswitch (Bit 2)                                     */
#define MAC_gts_ctrl_gtsswitch_Msk        (0x4UL)                   /*!< gtsswitch (Bitfield-Mask: 0x01)                       */
#define MAC_gts_ctrl_nocsmag_Pos          (3UL)                     /*!< nocsmag (Bit 3)                                       */
#define MAC_gts_ctrl_nocsmag_Msk          (0x8UL)                   /*!< nocsmag (Bitfield-Mask: 0x01)                         */
#define MAC_gts_ctrl_cap_Pos              (4UL)                     /*!< cap (Bit 4)                                           */
#define MAC_gts_ctrl_cap_Msk              (0xf0UL)                  /*!< cap (Bitfield-Mask: 0x0f)                             */
#define MAC_gts_ctrl_gts1_Pos             (8UL)                     /*!< gts1 (Bit 8)                                          */
#define MAC_gts_ctrl_gts1_Msk             (0xf00UL)                 /*!< gts1 (Bitfield-Mask: 0x0f)                            */
#define MAC_gts_ctrl_gts2_Pos             (12UL)                    /*!< gts2 (Bit 12)                                         */
#define MAC_gts_ctrl_gts2_Msk             (0xf000UL)                /*!< gts2 (Bitfield-Mask: 0x0f)                            */
#define MAC_gts_ctrl_gts3_Pos             (16UL)                    /*!< gts3 (Bit 16)                                         */
#define MAC_gts_ctrl_gts3_Msk             (0xf0000UL)               /*!< gts3 (Bitfield-Mask: 0x0f)                            */
#define MAC_gts_ctrl_gts4_Pos             (20UL)                    /*!< gts4 (Bit 20)                                         */
#define MAC_gts_ctrl_gts4_Msk             (0xf00000UL)              /*!< gts4 (Bitfield-Mask: 0x0f)                            */
#define MAC_gts_ctrl_gts5_Pos             (24UL)                    /*!< gts5 (Bit 24)                                         */
#define MAC_gts_ctrl_gts5_Msk             (0xf000000UL)             /*!< gts5 (Bitfield-Mask: 0x0f)                            */
#define MAC_gts_ctrl_gts6_Pos             (28UL)                    /*!< gts6 (Bit 28)                                         */
#define MAC_gts_ctrl_gts6_Msk             (0xf0000000UL)            /*!< gts6 (Bitfield-Mask: 0x0f)                            */
/* =======================================================  csma_ctrl  ======================================================= */
#define MAC_csma_ctrl_csma_cw_Pos         (0UL)                     /*!< csma_cw (Bit 0)                                       */
#define MAC_csma_ctrl_csma_cw_Msk         (0x3UL)                   /*!< csma_cw (Bitfield-Mask: 0x03)                         */
#define MAC_csma_ctrl_csma_be_Pos         (2UL)                     /*!< csma_be (Bit 2)                                       */
#define MAC_csma_ctrl_csma_be_Msk         (0x3cUL)                  /*!< csma_be (Bitfield-Mask: 0x0f)                         */
#define MAC_csma_ctrl_csma_nb_Pos         (6UL)                     /*!< csma_nb (Bit 6)                                       */
#define MAC_csma_ctrl_csma_nb_Msk         (0x3c0UL)                 /*!< csma_nb (Bitfield-Mask: 0x0f)                         */
#define MAC_csma_ctrl_txretry_Pos         (10UL)                    /*!< txretry (Bit 10)                                      */
#define MAC_csma_ctrl_txretry_Msk         (0x1c00UL)                /*!< txretry (Bitfield-Mask: 0x07)                         */
#define MAC_csma_ctrl_nocsman_Pos         (15UL)                    /*!< nocsman (Bit 15)                                      */
#define MAC_csma_ctrl_nocsman_Msk         (0x8000UL)                /*!< nocsman (Bitfield-Mask: 0x01)                         */
#define MAC_csma_ctrl_macminbe_Pos        (16UL)                    /*!< macminbe (Bit 16)                                     */
#define MAC_csma_ctrl_macminbe_Msk        (0xf0000UL)               /*!< macminbe (Bitfield-Mask: 0x0f)                        */
#define MAC_csma_ctrl_macmaxbe_Pos        (20UL)                    /*!< macmaxbe (Bit 20)                                     */
#define MAC_csma_ctrl_macmaxbe_Msk        (0xf00000UL)              /*!< macmaxbe (Bitfield-Mask: 0x0f)                        */
#define MAC_csma_ctrl_csmabf_Pos          (24UL)                    /*!< csmabf (Bit 24)                                       */
#define MAC_csma_ctrl_csmabf_Msk          (0xf000000UL)             /*!< csmabf (Bitfield-Mask: 0x0f)                          */
#define MAC_csma_ctrl_slotted_Pos         (28UL)                    /*!< slotted (Bit 28)                                      */
#define MAC_csma_ctrl_slotted_Msk         (0x10000000UL)            /*!< slotted (Bitfield-Mask: 0x01)                         */
#define MAC_csma_ctrl_batlifeext_Pos      (29UL)                    /*!< batlifeext (Bit 29)                                   */
#define MAC_csma_ctrl_batlifeext_Msk      (0x20000000UL)            /*!< batlifeext (Bitfield-Mask: 0x01)                      */
#define MAC_csma_ctrl_backoff_nb_gain_Pos (30UL)                    /*!< backoff_nb_gain (Bit 30)                              */
#define MAC_csma_ctrl_backoff_nb_gain_Msk (0xc0000000UL)            /*!< backoff_nb_gain (Bitfield-Mask: 0x03)                 */
/* ====================================================  tx_settle_ctrl  ===================================================== */
#define MAC_tx_settle_ctrl_txont_Pos      (0UL)                     /*!< txont (Bit 0)                                         */
#define MAC_tx_settle_ctrl_txont_Msk      (0x1ffUL)                 /*!< txont (Bitfield-Mask: 0x1ff)                          */
#define MAC_tx_settle_ctrl_txonts_Pos     (9UL)                     /*!< txonts (Bit 9)                                        */
#define MAC_tx_settle_ctrl_txonts_Msk     (0x1e00UL)                /*!< txonts (Bitfield-Mask: 0x0f)                          */
#define MAC_tx_settle_ctrl_pacont_Pos     (16UL)                    /*!< pacont (Bit 16)                                       */
#define MAC_tx_settle_ctrl_pacont_Msk     (0x1ff0000UL)             /*!< pacont (Bitfield-Mask: 0x1ff)                         */
#define MAC_tx_settle_ctrl_paonts_Pos     (25UL)                    /*!< paonts (Bit 25)                                       */
#define MAC_tx_settle_ctrl_paonts_Msk     (0x1e000000UL)            /*!< paonts (Bitfield-Mask: 0x0f)                          */
/* ====================================================  tx_frm_len_err  ===================================================== */
#define MAC_tx_frm_len_err_txg2lerr_Pos   (0UL)                     /*!< txg2lerr (Bit 0)                                      */
#define MAC_tx_frm_len_err_txg2lerr_Msk   (0x1UL)                   /*!< txg2lerr (Bitfield-Mask: 0x01)                        */
#define MAC_tx_frm_len_err_txg1lerr_Pos   (1UL)                     /*!< txg1lerr (Bit 1)                                      */
#define MAC_tx_frm_len_err_txg1lerr_Msk   (0x2UL)                   /*!< txg1lerr (Bitfield-Mask: 0x01)                        */
#define MAC_tx_frm_len_err_txnlerr_Pos    (2UL)                     /*!< txnlerr (Bit 2)                                       */
#define MAC_tx_frm_len_err_txnlerr_Msk    (0x4UL)                   /*!< txnlerr (Bitfield-Mask: 0x01)                         */
#define MAC_tx_frm_len_err_txblerr_Pos    (3UL)                     /*!< txblerr (Bit 3)                                       */
#define MAC_tx_frm_len_err_txblerr_Msk    (0x8UL)                   /*!< txblerr (Bitfield-Mask: 0x01)                         */
/* =========================================================  txsr  ========================================================== */
#define MAC_txsr_txns_Pos                 (0UL)                     /*!< txns (Bit 0)                                          */
#define MAC_txsr_txns_Msk                 (0x1UL)                   /*!< txns (Bitfield-Mask: 0x01)                            */
#define MAC_txsr_txg1s_Pos                (1UL)                     /*!< txg1s (Bit 1)                                         */
#define MAC_txsr_txg1s_Msk                (0x2UL)                   /*!< txg1s (Bitfield-Mask: 0x01)                           */
#define MAC_txsr_txg2s_Pos                (2UL)                     /*!< txg2s (Bit 2)                                         */
#define MAC_txsr_txg2s_Msk                (0x4UL)                   /*!< txg2s (Bitfield-Mask: 0x01)                           */
#define MAC_txsr_txg1fnt_Pos              (3UL)                     /*!< txg1fnt (Bit 3)                                       */
#define MAC_txsr_txg1fnt_Msk              (0x8UL)                   /*!< txg1fnt (Bitfield-Mask: 0x01)                         */
#define MAC_txsr_txg2fnt_Pos              (4UL)                     /*!< txg2fnt (Bit 4)                                       */
#define MAC_txsr_txg2fnt_Msk              (0x10UL)                  /*!< txg2fnt (Bitfield-Mask: 0x01)                         */
#define MAC_txsr_ccafail_Pos              (5UL)                     /*!< ccafail (Bit 5)                                       */
#define MAC_txsr_ccafail_Msk              (0x20UL)                  /*!< ccafail (Bitfield-Mask: 0x01)                         */
/* =====================================================  tx_time_stamp  ===================================================== */
#define MAC_tx_time_stamp_txm_tx_timestmp_clk_Pos (0UL)             /*!< txm_tx_timestmp_clk (Bit 0)                           */
#define MAC_tx_time_stamp_txm_tx_timestmp_clk_Msk (0x3fffffUL)      /*!< txm_tx_timestmp_clk (Bitfield-Mask: 0x3fffff)         */
#define MAC_tx_time_stamp_txm_tx_timestmp_cntr_Pos (22UL)           /*!< txm_tx_timestmp_cntr (Bit 22)                         */
#define MAC_tx_time_stamp_txm_tx_timestmp_cntr_Msk (0xffc00000UL)   /*!< txm_tx_timestmp_cntr (Bitfield-Mask: 0x3ff)           */
/* ===================================================  tx_given_time_set  =================================================== */
#define MAC_tx_given_time_set_txn_nclk_Pos (0UL)                    /*!< txn_nclk (Bit 0)                                      */
#define MAC_tx_given_time_set_txn_nclk_Msk (0x3ffffUL)              /*!< txn_nclk (Bitfield-Mask: 0x3ffff)                     */
#define MAC_tx_given_time_set_txn_ckc_Pos (18UL)                    /*!< txn_ckc (Bit 18)                                      */
#define MAC_tx_given_time_set_txn_ckc_Msk (0xffc0000UL)             /*!< txn_ckc (Bitfield-Mask: 0x3ff)                        */
#define MAC_tx_given_time_set_schtxnocca_Pos (28UL)                 /*!< schtxnocca (Bit 28)                                   */
#define MAC_tx_given_time_set_schtxnocca_Msk (0x10000000UL)         /*!< schtxnocca (Bitfield-Mask: 0x01)                      */
#define MAC_tx_given_time_set_txntmren_Pos (31UL)                   /*!< txntmren (Bit 31)                                     */
#define MAC_tx_given_time_set_txntmren_Msk (0x80000000UL)           /*!< txntmren (Bitfield-Mask: 0x01)                        */
/* =================================================  tx_given_time_status  ================================================== */
#define MAC_tx_given_time_status_zbrf_tx_given_time_encoun_tx_Pos (0UL) /*!< zbrf_tx_given_time_encoun_tx (Bit 0)              */
#define MAC_tx_given_time_status_zbrf_tx_given_time_encoun_tx_Msk (0x1UL) /*!< zbrf_tx_given_time_encoun_tx (Bitfield-Mask: 0x01) */
#define MAC_tx_given_time_status_zbrf_tx_given_time_encoun_rx_Pos (1UL) /*!< zbrf_tx_given_time_encoun_rx (Bit 1)              */
#define MAC_tx_given_time_status_zbrf_tx_given_time_encoun_rx_Msk (0x2UL) /*!< zbrf_tx_given_time_encoun_rx (Bitfield-Mask: 0x01) */
#define MAC_tx_given_time_status_zbrf_tx_given_time_obsolete_Pos (2UL) /*!< zbrf_tx_given_time_obsolete (Bit 2)                */
#define MAC_tx_given_time_status_zbrf_tx_given_time_obsolete_Msk (0x4UL) /*!< zbrf_tx_given_time_obsolete (Bitfield-Mask: 0x01) */
#define MAC_tx_given_time_status_zbrf_tx_given_time_not_gnt_Pos (3UL) /*!< zbrf_tx_given_time_not_gnt (Bit 3)                  */
#define MAC_tx_given_time_status_zbrf_tx_given_time_not_gnt_Msk (0x8UL) /*!< zbrf_tx_given_time_not_gnt (Bitfield-Mask: 0x01)  */
#define MAC_tx_given_time_status_zbrf_tx_given_time_not_in_recv_Pos (4UL) /*!< zbrf_tx_given_time_not_in_recv (Bit 4)          */
#define MAC_tx_given_time_status_zbrf_tx_given_time_not_in_recv_Msk (0x10UL) /*!< zbrf_tx_given_time_not_in_recv (Bitfield-Mask: 0x01) */
/* =====================================================  gts_slot_cfg  ====================================================== */
#define MAC_gts_slot_cfg_gts_slot_en_Pos  (0UL)                     /*!< gts_slot_en (Bit 0)                                   */
#define MAC_gts_slot_cfg_gts_slot_en_Msk  (0x7fUL)                  /*!< gts_slot_en (Bitfield-Mask: 0x7f)                     */
#define MAC_gts_slot_cfg_gts_slot_trx_Pos (8UL)                     /*!< gts_slot_trx (Bit 8)                                  */
#define MAC_gts_slot_cfg_gts_slot_trx_Msk (0x7f00UL)                /*!< gts_slot_trx (Bitfield-Mask: 0x7f)                    */
/* =====================================================  rx_fltr_ctrl  ====================================================== */
#define MAC_rx_fltr_ctrl_promi_Pos        (0UL)                     /*!< promi (Bit 0)                                         */
#define MAC_rx_fltr_ctrl_promi_Msk        (0x1UL)                   /*!< promi (Bitfield-Mask: 0x01)                           */
#define MAC_rx_fltr_ctrl_errpkt_Pos       (1UL)                     /*!< errpkt (Bit 1)                                        */
#define MAC_rx_fltr_ctrl_errpkt_Msk       (0x2UL)                   /*!< errpkt (Bitfield-Mask: 0x01)                          */
#define MAC_rx_fltr_ctrl_scanmode_Pos     (2UL)                     /*!< scanmode (Bit 2)                                      */
#define MAC_rx_fltr_ctrl_scanmode_Msk     (0x4UL)                   /*!< scanmode (Bitfield-Mask: 0x01)                        */
#define MAC_rx_fltr_ctrl_group_rxmode_Pos (3UL)                     /*!< group_rxmode (Bit 3)                                  */
#define MAC_rx_fltr_ctrl_group_rxmode_Msk (0x8UL)                   /*!< group_rxmode (Bitfield-Mask: 0x01)                    */
#define MAC_rx_fltr_ctrl_implicit_broadcast_Pos (4UL)               /*!< implicit_broadcast (Bit 4)                            */
#define MAC_rx_fltr_ctrl_implicit_broadcast_Msk (0x10UL)            /*!< implicit_broadcast (Bitfield-Mask: 0x01)              */
#define MAC_rx_fltr_ctrl_rf_early_term_Pos (5UL)                    /*!< rf_early_term (Bit 5)                                 */
#define MAC_rx_fltr_ctrl_rf_early_term_Msk (0x20UL)                 /*!< rf_early_term (Bitfield-Mask: 0x01)                   */
#define MAC_rx_fltr_ctrl_frm06_rx_early_Pos (6UL)                   /*!< frm06_rx_early (Bit 6)                                */
#define MAC_rx_fltr_ctrl_frm06_rx_early_Msk (0x40UL)                /*!< frm06_rx_early (Bitfield-Mask: 0x01)                  */
#define MAC_rx_fltr_ctrl_rxm_force_crc_Pos (8UL)                    /*!< rxm_force_crc (Bit 8)                                 */
#define MAC_rx_fltr_ctrl_rxm_force_crc_Msk (0x100UL)                /*!< rxm_force_crc (Bitfield-Mask: 0x01)                   */
/* =======================================================  rxfrmtype  ======================================================= */
#define MAC_rxfrmtype_rxftype_Pos         (0UL)                     /*!< rxftype (Bit 0)                                       */
#define MAC_rxfrmtype_rxftype_Msk         (0xffUL)                  /*!< rxftype (Bitfield-Mask: 0xff)                         */
#define MAC_rxfrmtype_rxftype15_Pos       (8UL)                     /*!< rxftype15 (Bit 8)                                     */
#define MAC_rxfrmtype_rxftype15_Msk       (0xff00UL)                /*!< rxftype15 (Bitfield-Mask: 0xff)                       */
/* =====================================================  group_eadr_l  ====================================================== */
#define MAC_group_eadr_l_group_ext_addr_l_Pos (0UL)                 /*!< group_ext_addr_l (Bit 0)                              */
#define MAC_group_eadr_l_group_ext_addr_l_Msk (0xffffffffUL)        /*!< group_ext_addr_l (Bitfield-Mask: 0xffffffff)          */
/* =====================================================  group_eadr_h  ====================================================== */
#define MAC_group_eadr_h_group_ext_addr_h_Pos (0UL)                 /*!< group_ext_addr_h (Bit 0)                              */
#define MAC_group_eadr_h_group_ext_addr_h_Msk (0xffffffffUL)        /*!< group_ext_addr_h (Bitfield-Mask: 0xffffffff)          */
/* =====================================================  assoc_eadr_l  ====================================================== */
#define MAC_assoc_eadr_l_assoeadr_l_Pos   (0UL)                     /*!< assoeadr_l (Bit 0)                                    */
#define MAC_assoc_eadr_l_assoeadr_l_Msk   (0xffffffffUL)            /*!< assoeadr_l (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  assoc_eadr_h  ====================================================== */
#define MAC_assoc_eadr_h_assoeadr_h_Pos   (0UL)                     /*!< assoeadr_h (Bit 0)                                    */
#define MAC_assoc_eadr_h_assoeadr_h_Msk   (0xffffffffUL)            /*!< assoeadr_h (Bitfield-Mask: 0xffffffff)                */
/* ======================================================  assoc_sadr  ======================================================= */
#define MAC_assoc_sadr_assosadr_Pos       (0UL)                     /*!< assosadr (Bit 0)                                      */
#define MAC_assoc_sadr_assosadr_Msk       (0xffffUL)                /*!< assosadr (Bitfield-Mask: 0xffff)                      */
/* ====================================================  assoc_bcn_ctrl  ===================================================== */
#define MAC_assoc_bcn_ctrl_abctrl_Pos     (0UL)                     /*!< abctrl (Bit 0)                                        */
#define MAC_assoc_bcn_ctrl_abctrl_Msk     (0x1UL)                   /*!< abctrl (Bitfield-Mask: 0x01)                          */
/* ========================================================  rxm_fch  ======================================================== */
#define MAC_rxm_fch_frame_type_Pos        (0UL)                     /*!< frame_type (Bit 0)                                    */
#define MAC_rxm_fch_frame_type_Msk        (0x7UL)                   /*!< frame_type (Bitfield-Mask: 0x07)                      */
#define MAC_rxm_fch_sec_en_Pos            (3UL)                     /*!< sec_en (Bit 3)                                        */
#define MAC_rxm_fch_sec_en_Msk            (0x8UL)                   /*!< sec_en (Bitfield-Mask: 0x01)                          */
#define MAC_rxm_fch_pend_Pos              (4UL)                     /*!< pend (Bit 4)                                          */
#define MAC_rxm_fch_pend_Msk              (0x10UL)                  /*!< pend (Bitfield-Mask: 0x01)                            */
#define MAC_rxm_fch_ack_req_Pos           (5UL)                     /*!< ack_req (Bit 5)                                       */
#define MAC_rxm_fch_ack_req_Msk           (0x20UL)                  /*!< ack_req (Bitfield-Mask: 0x01)                         */
#define MAC_rxm_fch_panid_comp_Pos        (6UL)                     /*!< panid_comp (Bit 6)                                    */
#define MAC_rxm_fch_panid_comp_Msk        (0x40UL)                  /*!< panid_comp (Bitfield-Mask: 0x01)                      */
#define MAC_rxm_fch_seq_comp_Pos          (8UL)                     /*!< seq_comp (Bit 8)                                      */
#define MAC_rxm_fch_seq_comp_Msk          (0x100UL)                 /*!< seq_comp (Bitfield-Mask: 0x01)                        */
#define MAC_rxm_fch_ie_exist_Pos          (9UL)                     /*!< ie_exist (Bit 9)                                      */
#define MAC_rxm_fch_ie_exist_Msk          (0x200UL)                 /*!< ie_exist (Bitfield-Mask: 0x01)                        */
#define MAC_rxm_fch_dst_adr_mode_Pos      (10UL)                    /*!< dst_adr_mode (Bit 10)                                 */
#define MAC_rxm_fch_dst_adr_mode_Msk      (0xc00UL)                 /*!< dst_adr_mode (Bitfield-Mask: 0x03)                    */
#define MAC_rxm_fch_frm_ver_Pos           (12UL)                    /*!< frm_ver (Bit 12)                                      */
#define MAC_rxm_fch_frm_ver_Msk           (0x3000UL)                /*!< frm_ver (Bitfield-Mask: 0x03)                         */
#define MAC_rxm_fch_src_adr_mode_Pos      (14UL)                    /*!< src_adr_mode (Bit 14)                                 */
#define MAC_rxm_fch_src_adr_mode_Msk      (0xc000UL)                /*!< src_adr_mode (Bitfield-Mask: 0x03)                    */
#define MAC_rxm_fch_mp_frame_type_Pos     (16UL)                    /*!< mp_frame_type (Bit 16)                                */
#define MAC_rxm_fch_mp_frame_type_Msk     (0x70000UL)               /*!< mp_frame_type (Bitfield-Mask: 0x07)                   */
#define MAC_rxm_fch_mp_long_frm_Pos       (19UL)                    /*!< mp_long_frm (Bit 19)                                  */
#define MAC_rxm_fch_mp_long_frm_Msk       (0x80000UL)               /*!< mp_long_frm (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_fch_mp_dst_adr_mode_Pos   (20UL)                    /*!< mp_dst_adr_mode (Bit 20)                              */
#define MAC_rxm_fch_mp_dst_adr_mode_Msk   (0x300000UL)              /*!< mp_dst_adr_mode (Bitfield-Mask: 0x03)                 */
#define MAC_rxm_fch_mp_src_adr_mode_Pos   (22UL)                    /*!< mp_src_adr_mode (Bit 22)                              */
#define MAC_rxm_fch_mp_src_adr_mode_Msk   (0xc00000UL)              /*!< mp_src_adr_mode (Bitfield-Mask: 0x03)                 */
#define MAC_rxm_fch_mp_panid_exist_Pos    (24UL)                    /*!< mp_panid_exist (Bit 24)                               */
#define MAC_rxm_fch_mp_panid_exist_Msk    (0x1000000UL)             /*!< mp_panid_exist (Bitfield-Mask: 0x01)                  */
#define MAC_rxm_fch_mp_sec_en_Pos         (25UL)                    /*!< mp_sec_en (Bit 25)                                    */
#define MAC_rxm_fch_mp_sec_en_Msk         (0x2000000UL)             /*!< mp_sec_en (Bitfield-Mask: 0x01)                       */
#define MAC_rxm_fch_mp_seq_comp_Pos       (26UL)                    /*!< mp_seq_comp (Bit 26)                                  */
#define MAC_rxm_fch_mp_seq_comp_Msk       (0x4000000UL)             /*!< mp_seq_comp (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_fch_mp_frm_pend_Pos       (27UL)                    /*!< mp_frm_pend (Bit 27)                                  */
#define MAC_rxm_fch_mp_frm_pend_Msk       (0x8000000UL)             /*!< mp_frm_pend (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_fch_mp_frm_ver_Pos        (28UL)                    /*!< mp_frm_ver (Bit 28)                                   */
#define MAC_rxm_fch_mp_frm_ver_Msk        (0x30000000UL)            /*!< mp_frm_ver (Bitfield-Mask: 0x03)                      */
#define MAC_rxm_fch_mp_ack_req_Pos        (30UL)                    /*!< mp_ack_req (Bit 30)                                   */
#define MAC_rxm_fch_mp_ack_req_Msk        (0x40000000UL)            /*!< mp_ack_req (Bitfield-Mask: 0x01)                      */
#define MAC_rxm_fch_rxm_fchmp_ie_exist_Pos (31UL)                   /*!< rxm_fchmp_ie_exist (Bit 31)                           */
#define MAC_rxm_fch_rxm_fchmp_ie_exist_Msk (0x80000000UL)           /*!< rxm_fchmp_ie_exist (Bitfield-Mask: 0x01)              */
/* ====================================================  rx_sn_ie_update  ==================================================== */
#define MAC_rx_sn_ie_update_seq_num_Pos   (0UL)                     /*!< seq_num (Bit 0)                                       */
#define MAC_rx_sn_ie_update_seq_num_Msk   (0xffUL)                  /*!< seq_num (Bitfield-Mask: 0xff)                         */
#define MAC_rx_sn_ie_update_hdr_ie_term_Pos (8UL)                   /*!< hdr_ie_term (Bit 8)                                   */
#define MAC_rx_sn_ie_update_hdr_ie_term_Msk (0x100UL)               /*!< hdr_ie_term (Bitfield-Mask: 0x01)                     */
#define MAC_rx_sn_ie_update_csl_update_Pos (9UL)                    /*!< csl_update (Bit 9)                                    */
#define MAC_rx_sn_ie_update_csl_update_Msk (0x200UL)                /*!< csl_update (Bitfield-Mask: 0x01)                      */
#define MAC_rx_sn_ie_update_tc_update_Pos (10UL)                    /*!< tc_update (Bit 10)                                    */
#define MAC_rx_sn_ie_update_tc_update_Msk (0x400UL)                 /*!< tc_update (Bitfield-Mask: 0x01)                       */
/* =======================================================  rx_csl_ie  ======================================================= */
#define MAC_rx_csl_ie_csl_period_Pos      (0UL)                     /*!< csl_period (Bit 0)                                    */
#define MAC_rx_csl_ie_csl_period_Msk      (0xffffUL)                /*!< csl_period (Bitfield-Mask: 0xffff)                    */
#define MAC_rx_csl_ie_csl_phase_Pos       (16UL)                    /*!< csl_phase (Bit 16)                                    */
#define MAC_rx_csl_ie_csl_phase_Msk       (0xffff0000UL)            /*!< csl_phase (Bitfield-Mask: 0xffff)                     */
/* ======================================================  rx_tmcor_ie  ====================================================== */
#define MAC_rx_tmcor_ie_tm_sync_info_Pos  (0UL)                     /*!< tm_sync_info (Bit 0)                                  */
#define MAC_rx_tmcor_ie_tm_sync_info_Msk  (0xffffUL)                /*!< tm_sync_info (Bitfield-Mask: 0xffff)                  */
/* ====================================================  rx_aux_sec_hdr  ===================================================== */
#define MAC_rx_aux_sec_hdr_rxm_sec_level_Pos (0UL)                  /*!< rxm_sec_level (Bit 0)                                 */
#define MAC_rx_aux_sec_hdr_rxm_sec_level_Msk (0x7UL)                /*!< rxm_sec_level (Bitfield-Mask: 0x07)                   */
#define MAC_rx_aux_sec_hdr_rxm_keyid_mode_Pos (3UL)                 /*!< rxm_keyid_mode (Bit 3)                                */
#define MAC_rx_aux_sec_hdr_rxm_keyid_mode_Msk (0x18UL)              /*!< rxm_keyid_mode (Bitfield-Mask: 0x03)                  */
#define MAC_rx_aux_sec_hdr_rxm_sec_frm_cnt_comp_Pos (5UL)           /*!< rxm_sec_frm_cnt_comp (Bit 5)                          */
#define MAC_rx_aux_sec_hdr_rxm_sec_frm_cnt_comp_Msk (0x20UL)        /*!< rxm_sec_frm_cnt_comp (Bitfield-Mask: 0x01)            */
#define MAC_rx_aux_sec_hdr_rxm_sec_asn_nonce_Pos (6UL)              /*!< rxm_sec_asn_nonce (Bit 6)                             */
#define MAC_rx_aux_sec_hdr_rxm_sec_asn_nonce_Msk (0x40UL)           /*!< rxm_sec_asn_nonce (Bitfield-Mask: 0x01)               */
#define MAC_rx_aux_sec_hdr_rxm_key_index_Pos (8UL)                  /*!< rxm_key_index (Bit 8)                                 */
#define MAC_rx_aux_sec_hdr_rxm_key_index_Msk (0xff00UL)             /*!< rxm_key_index (Bitfield-Mask: 0xff)                   */
/* =====================================================  rx_aux_frmcnt  ===================================================== */
#define MAC_rx_aux_frmcnt_rxm_sec_frm_cnt_Pos (0UL)                 /*!< rxm_sec_frm_cnt (Bit 0)                               */
#define MAC_rx_aux_frmcnt_rxm_sec_frm_cnt_Msk (0xffffffffUL)        /*!< rxm_sec_frm_cnt (Bitfield-Mask: 0xffffffff)           */
/* ===================================================  rx_aux_key_src_l  ==================================================== */
#define MAC_rx_aux_key_src_l_rxm_key_src_l_Pos (0UL)                /*!< rxm_key_src_l (Bit 0)                                 */
#define MAC_rx_aux_key_src_l_rxm_key_src_l_Msk (0xffffffffUL)       /*!< rxm_key_src_l (Bitfield-Mask: 0xffffffff)             */
/* ===================================================  rx_aux_key_src_h  ==================================================== */
#define MAC_rx_aux_key_src_h_rxm_key_src_h_Pos (0UL)                /*!< rxm_key_src_h (Bit 0)                                 */
#define MAC_rx_aux_key_src_h_rxm_key_src_h_Msk (0xffffffffUL)       /*!< rxm_key_src_h (Bitfield-Mask: 0xffffffff)             */
/* =====================================================  rx_fifo_ctrl  ====================================================== */
#define MAC_rx_fifo_ctrl_rxfifo2_Pos      (0UL)                     /*!< rxfifo2 (Bit 0)                                       */
#define MAC_rx_fifo_ctrl_rxfifo2_Msk      (0x1UL)                   /*!< rxfifo2 (Bitfield-Mask: 0x01)                         */
#define MAC_rx_fifo_ctrl_rxffwr_Pos       (2UL)                     /*!< rxffwr (Bit 2)                                        */
#define MAC_rx_fifo_ctrl_rxffwr_Msk       (0x4UL)                   /*!< rxffwr (Bitfield-Mask: 0x01)                          */
#define MAC_rx_fifo_ctrl_rxflush_Pos      (8UL)                     /*!< rxflush (Bit 8)                                       */
#define MAC_rx_fifo_ctrl_rxflush_Msk      (0x100UL)                 /*!< rxflush (Bitfield-Mask: 0x01)                         */
/* ====================================================  rx_early_fw_sts  ==================================================== */
#define MAC_rx_early_fw_sts_rx_early_sts_Pos (0UL)                  /*!< rx_early_sts (Bit 0)                                  */
#define MAC_rx_early_fw_sts_rx_early_sts_Msk (0xffUL)               /*!< rx_early_sts (Bitfield-Mask: 0xff)                    */
/* ======================================================  bt_clk_sel  ======================================================= */
#define MAC_bt_clk_sel_rx_tim_sel_Pos     (0UL)                     /*!< rx_tim_sel (Bit 0)                                    */
#define MAC_bt_clk_sel_rx_tim_sel_Msk     (0x1UL)                   /*!< rx_tim_sel (Bitfield-Mask: 0x01)                      */
/* ========================================================  rxm_sts  ======================================================== */
#define MAC_rxm_sts_pidconflict_Pos       (0UL)                     /*!< pidconflict (Bit 0)                                   */
#define MAC_rxm_sts_pidconflict_Msk       (0x1UL)                   /*!< pidconflict (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_sts_rxm_hdr_rdy_Pos       (1UL)                     /*!< rxm_hdr_rdy (Bit 1)                                   */
#define MAC_rxm_sts_rxm_hdr_rdy_Msk       (0x2UL)                   /*!< rxm_hdr_rdy (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_sts_sec_dec_err_Pos       (2UL)                     /*!< sec_dec_err (Bit 2)                                   */
#define MAC_rxm_sts_sec_dec_err_Msk       (0x4UL)                   /*!< sec_dec_err (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_sts_rxm_crc_err_Pos       (3UL)                     /*!< rxm_crc_err (Bit 3)                                   */
#define MAC_rxm_sts_rxm_crc_err_Msk       (0x8UL)                   /*!< rxm_crc_err (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_sts_rxfifo_overflow_Pos   (4UL)                     /*!< rxfifo_overflow (Bit 4)                               */
#define MAC_rxm_sts_rxfifo_overflow_Msk   (0x10UL)                  /*!< rxfifo_overflow (Bitfield-Mask: 0x01)                 */
#define MAC_rxm_sts_sec_dec_ignored_Pos   (5UL)                     /*!< sec_dec_ignored (Bit 5)                               */
#define MAC_rxm_sts_sec_dec_ignored_Msk   (0x20UL)                  /*!< sec_dec_ignored (Bitfield-Mask: 0x01)                 */
#define MAC_rxm_sts_rxfifo_full_Pos       (7UL)                     /*!< rxfifo_full (Bit 7)                                   */
#define MAC_rxm_sts_rxfifo_full_Msk       (0x80UL)                  /*!< rxfifo_full (Bitfield-Mask: 0x01)                     */
#define MAC_rxm_sts_rdff1_Pos             (8UL)                     /*!< rdff1 (Bit 8)                                         */
#define MAC_rxm_sts_rdff1_Msk             (0x100UL)                 /*!< rdff1 (Bitfield-Mask: 0x01)                           */
#define MAC_rxm_sts_wrff1_Pos             (9UL)                     /*!< wrff1 (Bit 9)                                         */
#define MAC_rxm_sts_wrff1_Msk             (0x200UL)                 /*!< wrff1 (Bitfield-Mask: 0x01)                           */
#define MAC_rxm_sts_last_rxm_hdr_rdy_Pos  (25UL)                    /*!< last_rxm_hdr_rdy (Bit 25)                             */
#define MAC_rxm_sts_last_rxm_hdr_rdy_Msk  (0x2000000UL)             /*!< last_rxm_hdr_rdy (Bitfield-Mask: 0x01)                */
#define MAC_rxm_sts_last_rxm_crc_err_Pos  (27UL)                    /*!< last_rxm_crc_err (Bit 27)                             */
#define MAC_rxm_sts_last_rxm_crc_err_Msk  (0x8000000UL)             /*!< last_rxm_crc_err (Bitfield-Mask: 0x01)                */
#define MAC_rxm_sts_last_rxfifo_overflow_Pos (28UL)                 /*!< last_rxfifo_overflow (Bit 28)                         */
#define MAC_rxm_sts_last_rxfifo_overflow_Msk (0x10000000UL)         /*!< last_rxfifo_overflow (Bitfield-Mask: 0x01)            */
#define MAC_rxm_sts_lwrff1_Pos            (30UL)                    /*!< lwrff1 (Bit 30)                                       */
#define MAC_rxm_sts_lwrff1_Msk            (0x40000000UL)            /*!< lwrff1 (Bitfield-Mask: 0x01)                          */
#define MAC_rxm_sts_last_rxfifo_full_Pos  (31UL)                    /*!< last_rxfifo_full (Bit 31)                             */
#define MAC_rxm_sts_last_rxfifo_full_Msk  (0x80000000UL)            /*!< last_rxfifo_full (Bitfield-Mask: 0x01)                */
/* =====================================================  rx_src_addr_l  ===================================================== */
#define MAC_rx_src_addr_l_srcadr_l_Pos    (0UL)                     /*!< srcadr_l (Bit 0)                                      */
#define MAC_rx_src_addr_l_srcadr_l_Msk    (0xffffffffUL)            /*!< srcadr_l (Bitfield-Mask: 0xffffffff)                  */
/* =====================================================  rx_src_addr_h  ===================================================== */
#define MAC_rx_src_addr_h_srcadr_h_Pos    (0UL)                     /*!< srcadr_h (Bit 0)                                      */
#define MAC_rx_src_addr_h_srcadr_h_Msk    (0xffffffffUL)            /*!< srcadr_h (Bitfield-Mask: 0xffffffff)                  */
/* ======================================================  rxmbcnt_fsm  ====================================================== */
#define MAC_rxmbcnt_fsm_rxmbytecnt_Pos    (0UL)                     /*!< rxmbytecnt (Bit 0)                                    */
#define MAC_rxmbcnt_fsm_rxmbytecnt_Msk    (0xffUL)                  /*!< rxmbytecnt (Bitfield-Mask: 0xff)                      */
#define MAC_rxmbcnt_fsm_frm_cs_Pos        (8UL)                     /*!< frm_cs (Bit 8)                                        */
#define MAC_rxmbcnt_fsm_frm_cs_Msk        (0x3f00UL)                /*!< frm_cs (Bitfield-Mask: 0x3f)                          */
#define MAC_rxmbcnt_fsm_frm_ack_cs_Pos    (16UL)                    /*!< frm_ack_cs (Bit 16)                                   */
#define MAC_rxmbcnt_fsm_frm_ack_cs_Msk    (0x70000UL)               /*!< frm_ack_cs (Bitfield-Mask: 0x07)                      */
/* =================================================  src_addr_filter_ctrl  ================================================== */
#define MAC_src_addr_filter_ctrl_enh_frmpend_en_Pos (0UL)           /*!< enh_frmpend_en (Bit 0)                                */
#define MAC_src_addr_filter_ctrl_enh_frmpend_en_Msk (0x1UL)         /*!< enh_frmpend_en (Bitfield-Mask: 0x01)                  */
#define MAC_src_addr_filter_ctrl_pending_ack_Pos (1UL)              /*!< pending_ack (Bit 1)                                   */
#define MAC_src_addr_filter_ctrl_pending_ack_Msk (0x2UL)            /*!< pending_ack (Bitfield-Mask: 0x01)                     */
#define MAC_src_addr_filter_ctrl_datreq_cmd_pending_ack_Pos (2UL)   /*!< datreq_cmd_pending_ack (Bit 2)                        */
#define MAC_src_addr_filter_ctrl_datreq_cmd_pending_ack_Msk (0x4UL) /*!< datreq_cmd_pending_ack (Bitfield-Mask: 0x01)          */
/* ================================================  src_ext_match_entry_en  ================================================= */
#define MAC_src_ext_match_entry_en_ext_entry_en_Pos (0UL)           /*!< ext_entry_en (Bit 0)                                  */
#define MAC_src_ext_match_entry_en_ext_entry_en_Msk (0xffffUL)      /*!< ext_entry_en (Bitfield-Mask: 0xffff)                  */
/* ===============================================  src_short_match_entry_en  ================================================ */
#define MAC_src_short_match_entry_en_ext_entry_en_Pos (0UL)         /*!< ext_entry_en (Bit 0)                                  */
#define MAC_src_short_match_entry_en_ext_entry_en_Msk (0xffffffffUL) /*!< ext_entry_en (Bitfield-Mask: 0xffffffff)             */
/* ==================================================  src_addr_match_sts  =================================================== */
#define MAC_src_addr_match_sts_src_match_entry_id_Pos (0UL)         /*!< src_match_entry_id (Bit 0)                            */
#define MAC_src_addr_match_sts_src_match_entry_id_Msk (0x1fUL)      /*!< src_match_entry_id (Bitfield-Mask: 0x1f)              */
#define MAC_src_addr_match_sts_src_match_entry_type_Pos (5UL)       /*!< src_match_entry_type (Bit 5)                          */
#define MAC_src_addr_match_sts_src_match_entry_type_Msk (0x20UL)    /*!< src_match_entry_type (Bitfield-Mask: 0x01)            */
#define MAC_src_addr_match_sts_src_match_status_update_Pos (6UL)    /*!< src_match_status_update (Bit 6)                       */
#define MAC_src_addr_match_sts_src_match_status_update_Msk (0x40UL) /*!< src_match_status_update (Bitfield-Mask: 0x01)         */
/* ===================================================  src_short_match0  ==================================================== */
#define MAC_src_short_match0_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match0_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match0_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match0_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match0_l  ==================================================== */
#define MAC_src_ext_match0_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match0_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match1  ==================================================== */
#define MAC_src_short_match1_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match1_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match1_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match1_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match0_h  ==================================================== */
#define MAC_src_ext_match0_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match0_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match2  ==================================================== */
#define MAC_src_short_match2_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match2_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match2_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match2_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match1_l  ==================================================== */
#define MAC_src_ext_match1_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match1_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match3  ==================================================== */
#define MAC_src_short_match3_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match3_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match3_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match3_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match1_h  ==================================================== */
#define MAC_src_ext_match1_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match1_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match4  ==================================================== */
#define MAC_src_short_match4_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match4_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match4_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match4_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match2_l  ==================================================== */
#define MAC_src_ext_match2_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match2_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match5  ==================================================== */
#define MAC_src_short_match5_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match5_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match5_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match5_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match2_h  ==================================================== */
#define MAC_src_ext_match2_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match2_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match6  ==================================================== */
#define MAC_src_short_match6_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match6_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match6_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match6_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match3_l  ==================================================== */
#define MAC_src_ext_match3_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match3_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match7  ==================================================== */
#define MAC_src_short_match7_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match7_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match7_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match7_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match3_h  ==================================================== */
#define MAC_src_ext_match3_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match3_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match8  ==================================================== */
#define MAC_src_short_match8_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match8_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match8_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match8_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match4_l  ==================================================== */
#define MAC_src_ext_match4_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match4_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match9  ==================================================== */
#define MAC_src_short_match9_addr_Pos     (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match9_addr_Msk     (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match9_panid_Pos    (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match9_panid_Msk    (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match4_h  ==================================================== */
#define MAC_src_ext_match4_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match4_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match10  =================================================== */
#define MAC_src_short_match10_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match10_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match10_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match10_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match5_l  ==================================================== */
#define MAC_src_ext_match5_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match5_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match11  =================================================== */
#define MAC_src_short_match11_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match11_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match11_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match11_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match5_h  ==================================================== */
#define MAC_src_ext_match5_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match5_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match12  =================================================== */
#define MAC_src_short_match12_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match12_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match12_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match12_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match6_l  ==================================================== */
#define MAC_src_ext_match6_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match6_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match13  =================================================== */
#define MAC_src_short_match13_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match13_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match13_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match13_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match6_h  ==================================================== */
#define MAC_src_ext_match6_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match6_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match14  =================================================== */
#define MAC_src_short_match14_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match14_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match14_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match14_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match7_l  ==================================================== */
#define MAC_src_ext_match7_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match7_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match15  =================================================== */
#define MAC_src_short_match15_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match15_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match15_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match15_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match7_h  ==================================================== */
#define MAC_src_ext_match7_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match7_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match16  =================================================== */
#define MAC_src_short_match16_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match16_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match16_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match16_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match8_l  ==================================================== */
#define MAC_src_ext_match8_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match8_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match17  =================================================== */
#define MAC_src_short_match17_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match17_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match17_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match17_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match8_h  ==================================================== */
#define MAC_src_ext_match8_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match8_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match18  =================================================== */
#define MAC_src_short_match18_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match18_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match18_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match18_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match9_l  ==================================================== */
#define MAC_src_ext_match9_l_ext_addr_l_Pos (0UL)                   /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match9_l_ext_addr_l_Msk (0xffffffffUL)          /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match19  =================================================== */
#define MAC_src_short_match19_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match19_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match19_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match19_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match9_h  ==================================================== */
#define MAC_src_ext_match9_h_ext_addr_h_Pos (0UL)                   /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match9_h_ext_addr_h_Msk (0xffffffffUL)          /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match20  =================================================== */
#define MAC_src_short_match20_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match20_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match20_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match20_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match10_l  =================================================== */
#define MAC_src_ext_match10_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match10_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match21  =================================================== */
#define MAC_src_short_match21_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match21_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match21_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match21_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match10_h  =================================================== */
#define MAC_src_ext_match10_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match10_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match22  =================================================== */
#define MAC_src_short_match22_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match22_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match22_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match22_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match11_l  =================================================== */
#define MAC_src_ext_match11_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match11_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match23  =================================================== */
#define MAC_src_short_match23_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match23_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match23_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match23_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match11_h  =================================================== */
#define MAC_src_ext_match11_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match11_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match24  =================================================== */
#define MAC_src_short_match24_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match24_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match24_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match24_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match12_l  =================================================== */
#define MAC_src_ext_match12_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match12_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match25  =================================================== */
#define MAC_src_short_match25_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match25_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match25_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match25_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match12_h  =================================================== */
#define MAC_src_ext_match12_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match12_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match26  =================================================== */
#define MAC_src_short_match26_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match26_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match26_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match26_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match13_l  =================================================== */
#define MAC_src_ext_match13_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match13_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match27  =================================================== */
#define MAC_src_short_match27_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match27_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match27_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match27_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match13_h  =================================================== */
#define MAC_src_ext_match13_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match13_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match28  =================================================== */
#define MAC_src_short_match28_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match28_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match28_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match28_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match14_l  =================================================== */
#define MAC_src_ext_match14_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match14_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match29  =================================================== */
#define MAC_src_short_match29_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match29_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match29_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match29_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match14_h  =================================================== */
#define MAC_src_ext_match14_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match14_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match30  =================================================== */
#define MAC_src_short_match30_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match30_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match30_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match30_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match15_l  =================================================== */
#define MAC_src_ext_match15_l_ext_addr_l_Pos (0UL)                  /*!< ext_addr_l (Bit 0)                                    */
#define MAC_src_ext_match15_l_ext_addr_l_Msk (0xffffffffUL)         /*!< ext_addr_l (Bitfield-Mask: 0xffffffff)                */
/* ===================================================  src_short_match31  =================================================== */
#define MAC_src_short_match31_addr_Pos    (0UL)                     /*!< addr (Bit 0)                                          */
#define MAC_src_short_match31_addr_Msk    (0xffffUL)                /*!< addr (Bitfield-Mask: 0xffff)                          */
#define MAC_src_short_match31_panid_Pos   (16UL)                    /*!< panid (Bit 16)                                        */
#define MAC_src_short_match31_panid_Msk   (0xffff0000UL)            /*!< panid (Bitfield-Mask: 0xffff)                         */
/* ===================================================  src_ext_match15_h  =================================================== */
#define MAC_src_ext_match15_h_ext_addr_h_Pos (0UL)                  /*!< ext_addr_h (Bit 0)                                    */
#define MAC_src_ext_match15_h_ext_addr_h_Msk (0xffffffffUL)         /*!< ext_addr_h (Bitfield-Mask: 0xffffffff)                */
/* ========================================================  seccr0  ========================================================= */
#define MAC_seccr0_txncipher_Pos          (0UL)                     /*!< txncipher (Bit 0)                                     */
#define MAC_seccr0_txncipher_Msk          (0x7UL)                   /*!< txncipher (Bitfield-Mask: 0x07)                       */
#define MAC_seccr0_rxcipher_Pos           (3UL)                     /*!< rxcipher (Bit 3)                                      */
#define MAC_seccr0_rxcipher_Msk           (0x38UL)                  /*!< rxcipher (Bitfield-Mask: 0x07)                        */
#define MAC_seccr0_secstart_Pos           (6UL)                     /*!< secstart (Bit 6)                                      */
#define MAC_seccr0_secstart_Msk           (0x40UL)                  /*!< secstart (Bitfield-Mask: 0x01)                        */
#define MAC_seccr0_secignore_Pos          (7UL)                     /*!< secignore (Bit 7)                                     */
#define MAC_seccr0_secignore_Msk          (0x80UL)                  /*!< secignore (Bitfield-Mask: 0x01)                       */
#define MAC_seccr0_disenc_Pos             (8UL)                     /*!< disenc (Bit 8)                                        */
#define MAC_seccr0_disenc_Msk             (0x100UL)                 /*!< disenc (Bitfield-Mask: 0x01)                          */
#define MAC_seccr0_disdec_Pos             (9UL)                     /*!< disdec (Bit 9)                                        */
#define MAC_seccr0_disdec_Msk             (0x200UL)                 /*!< disdec (Bitfield-Mask: 0x01)                          */
#define MAC_seccr0_txbcipher_Pos          (16UL)                    /*!< txbcipher (Bit 16)                                    */
#define MAC_seccr0_txbcipher_Msk          (0x70000UL)               /*!< txbcipher (Bitfield-Mask: 0x07)                       */
#define MAC_seccr0_txg1cipher_Pos         (24UL)                    /*!< txg1cipher (Bit 24)                                   */
#define MAC_seccr0_txg1cipher_Msk         (0x7000000UL)             /*!< txg1cipher (Bitfield-Mask: 0x07)                      */
#define MAC_seccr0_txg2cipher_Pos         (27UL)                    /*!< txg2cipher (Bit 27)                                   */
#define MAC_seccr0_txg2cipher_Msk         (0x38000000UL)            /*!< txg2cipher (Bitfield-Mask: 0x07)                      */
/* ========================================================  seccr1  ========================================================= */
#define MAC_seccr1_usrflag_Pos            (0UL)                     /*!< usrflag (Bit 0)                                       */
#define MAC_seccr1_usrflag_Msk            (0x1UL)                   /*!< usrflag (Bitfield-Mask: 0x01)                         */
#define MAC_seccr1_sec_2006_Pos           (1UL)                     /*!< sec_2006 (Bit 1)                                      */
#define MAC_seccr1_sec_2006_Msk           (0x2UL)                   /*!< sec_2006 (Bitfield-Mask: 0x01)                        */
#define MAC_seccr1_aes_only_Pos           (2UL)                     /*!< aes_only (Bit 2)                                      */
#define MAC_seccr1_aes_only_Msk           (0x4UL)                   /*!< aes_only (Bitfield-Mask: 0x01)                        */
#define MAC_seccr1_encflg_Pos             (8UL)                     /*!< encflg (Bit 8)                                        */
#define MAC_seccr1_encflg_Msk             (0xff00UL)                /*!< encflg (Bitfield-Mask: 0xff)                          */
#define MAC_seccr1_autflg_Pos             (16UL)                    /*!< autflg (Bit 16)                                       */
#define MAC_seccr1_autflg_Msk             (0xff0000UL)              /*!< autflg (Bitfield-Mask: 0xff)                          */
/* ====================================================  sec_upper_ctrl  ===================================================== */
#define MAC_sec_upper_ctrl_upenc_Pos      (0UL)                     /*!< upenc (Bit 0)                                         */
#define MAC_sec_upper_ctrl_upenc_Msk      (0x1UL)                   /*!< upenc (Bitfield-Mask: 0x01)                           */
#define MAC_sec_upper_ctrl_updec_Pos      (1UL)                     /*!< updec (Bit 1)                                         */
#define MAC_sec_upper_ctrl_updec_Msk      (0x2UL)                   /*!< updec (Bitfield-Mask: 0x01)                           */
/* =====================================================  sec_proc_sts  ====================================================== */
#define MAC_sec_proc_sts_sec_enc_done_Pos (0UL)                     /*!< sec_enc_done (Bit 0)                                  */
#define MAC_sec_proc_sts_sec_enc_done_Msk (0x1UL)                   /*!< sec_enc_done (Bitfield-Mask: 0x01)                    */
#define MAC_sec_proc_sts_upsecerr_Pos     (1UL)                     /*!< upsecerr (Bit 1)                                      */
#define MAC_sec_proc_sts_upsecerr_Msk     (0x2UL)                   /*!< upsecerr (Bitfield-Mask: 0x01)                        */
#define MAC_sec_proc_sts_txsecdone_Pos    (8UL)                     /*!< txsecdone (Bit 8)                                     */
#define MAC_sec_proc_sts_txsecdone_Msk    (0x100UL)                 /*!< txsecdone (Bitfield-Mask: 0x01)                       */
#define MAC_sec_proc_sts_secdecerr_Pos    (9UL)                     /*!< secdecerr (Bit 9)                                     */
#define MAC_sec_proc_sts_secdecerr_Msk    (0x200UL)                 /*!< secdecerr (Bitfield-Mask: 0x01)                       */
#define MAC_sec_proc_sts_sec_upper_enclerr_Pos (10UL)               /*!< sec_upper_enclerr (Bit 10)                            */
#define MAC_sec_proc_sts_sec_upper_enclerr_Msk (0x400UL)            /*!< sec_upper_enclerr (Bitfield-Mask: 0x01)               */
#define MAC_sec_proc_sts_aes_only_rdy_Pos (16UL)                    /*!< aes_only_rdy (Bit 16)                                 */
#define MAC_sec_proc_sts_aes_only_rdy_Msk (0x10000UL)               /*!< aes_only_rdy (Bitfield-Mask: 0x01)                    */
/* ====================================================  sec_sts_stccmp  ===================================================== */
#define MAC_sec_sts_stccmp_scu_cs_Pos     (0UL)                     /*!< scu_cs (Bit 0)                                        */
#define MAC_sec_sts_stccmp_scu_cs_Msk     (0x7UL)                   /*!< scu_cs (Bitfield-Mask: 0x07)                          */
#define MAC_sec_sts_stccmp_parse_cs_Pos   (3UL)                     /*!< parse_cs (Bit 3)                                      */
#define MAC_sec_sts_stccmp_parse_cs_Msk   (0x38UL)                  /*!< parse_cs (Bitfield-Mask: 0x07)                        */
#define MAC_sec_sts_stccmp_key_sr_cs_Pos  (6UL)                     /*!< key_sr_cs (Bit 6)                                     */
#define MAC_sec_sts_stccmp_key_sr_cs_Msk  (0xc0UL)                  /*!< key_sr_cs (Bitfield-Mask: 0x03)                       */
#define MAC_sec_sts_stccmp_st_ccmp_Pos    (8UL)                     /*!< st_ccmp (Bit 8)                                       */
#define MAC_sec_sts_stccmp_st_ccmp_Msk    (0xf00UL)                 /*!< st_ccmp (Bitfield-Mask: 0x0f)                         */
/* =====================================================  sec_par_order  ===================================================== */
#define MAC_sec_par_order_extadr_odr_Pos  (0UL)                     /*!< extadr_odr (Bit 0)                                    */
#define MAC_sec_par_order_extadr_odr_Msk  (0x1UL)                   /*!< extadr_odr (Bitfield-Mask: 0x01)                      */
#define MAC_sec_par_order_rxmadr_odr_Pos  (1UL)                     /*!< rxmadr_odr (Bit 1)                                    */
#define MAC_sec_par_order_rxmadr_odr_Msk  (0x2UL)                   /*!< rxmadr_odr (Bitfield-Mask: 0x01)                      */
#define MAC_sec_par_order_frmctr_odr_Pos  (2UL)                     /*!< frmctr_odr (Bit 2)                                    */
#define MAC_sec_par_order_frmctr_odr_Msk  (0x4UL)                   /*!< frmctr_odr (Bitfield-Mask: 0x01)                      */
/* ======================================================  upnonce_0_3  ====================================================== */
#define MAC_upnonce_0_3_upnonce_Pos       (0UL)                     /*!< upnonce (Bit 0)                                       */
#define MAC_upnonce_0_3_upnonce_Msk       (0xffffffffUL)            /*!< upnonce (Bitfield-Mask: 0xffffffff)                   */
/* ======================================================  upnonce_4_7  ====================================================== */
#define MAC_upnonce_4_7_upnonce_Pos       (0UL)                     /*!< upnonce (Bit 0)                                       */
#define MAC_upnonce_4_7_upnonce_Msk       (0xffffffffUL)            /*!< upnonce (Bitfield-Mask: 0xffffffff)                   */
/* =====================================================  upnonce_8_11  ====================================================== */
#define MAC_upnonce_8_11_upnonce_Pos      (0UL)                     /*!< upnonce (Bit 0)                                       */
#define MAC_upnonce_8_11_upnonce_Msk      (0xffffffffUL)            /*!< upnonce (Bitfield-Mask: 0xffffffff)                   */
/* ======================================================  upnonce_12  ======================================================= */
#define MAC_upnonce_12_upnonce_Pos        (0UL)                     /*!< upnonce (Bit 0)                                       */
#define MAC_upnonce_12_upnonce_Msk        (0xffUL)                  /*!< upnonce (Bitfield-Mask: 0xff)                         */
/* =====================================================  sec_initcntl  ====================================================== */
#define MAC_sec_initcntl_initcnt_Pos      (0UL)                     /*!< initcnt (Bit 0)                                       */
#define MAC_sec_initcntl_initcnt_Msk      (0xffffUL)                /*!< initcnt (Bitfield-Mask: 0xffff)                       */
/* ========================================================  tx_set  ========================================================= */
#define MAC_tx_set_txagc_Pos              (0UL)                     /*!< txagc (Bit 0)                                         */
#define MAC_tx_set_txagc_Msk              (0xffUL)                  /*!< txagc (Bitfield-Mask: 0xff)                           */
#define MAC_tx_set_sel_tpm_Pos            (8UL)                     /*!< sel_tpm (Bit 8)                                       */
#define MAC_tx_set_sel_tpm_Msk            (0x100UL)                 /*!< sel_tpm (Bitfield-Mask: 0x01)                         */
#define MAC_tx_set_lna_en_Pos             (9UL)                     /*!< lna_en (Bit 9)                                        */
#define MAC_tx_set_lna_en_Msk             (0x200UL)                 /*!< lna_en (Bitfield-Mask: 0x01)                          */
#define MAC_tx_set_en_early_txon_tgl_Pos  (12UL)                    /*!< en_early_txon_tgl (Bit 12)                            */
#define MAC_tx_set_en_early_txon_tgl_Msk  (0x1000UL)                /*!< en_early_txon_tgl (Bitfield-Mask: 0x01)               */
#define MAC_tx_set_radio_off_Pos          (13UL)                    /*!< radio_off (Bit 13)                                    */
#define MAC_tx_set_radio_off_Msk          (0x2000UL)                /*!< radio_off (Bitfield-Mask: 0x01)                       */
#define MAC_tx_set_prestby_dly_zb_Pos     (14UL)                    /*!< prestby_dly_zb (Bit 14)                               */
#define MAC_tx_set_prestby_dly_zb_Msk     (0x1c000UL)               /*!< prestby_dly_zb (Bitfield-Mask: 0x07)                  */
#define MAC_tx_set_preturnon_delay_zb_Pos (17UL)                    /*!< preturnon_delay_zb (Bit 17)                           */
#define MAC_tx_set_preturnon_delay_zb_Msk (0x3e0000UL)              /*!< preturnon_delay_zb (Bitfield-Mask: 0x1f)              */
#define MAC_tx_set_rampstby_delay_zb_Pos  (22UL)                    /*!< rampstby_delay_zb (Bit 22)                            */
#define MAC_tx_set_rampstby_delay_zb_Msk  (0x7c00000UL)             /*!< rampstby_delay_zb (Bitfield-Mask: 0x1f)               */
#define MAC_tx_set_sd_pos_delay_zb_Pos    (27UL)                    /*!< sd_pos_delay_zb (Bit 27)                              */
#define MAC_tx_set_sd_pos_delay_zb_Msk    (0x78000000UL)            /*!< sd_pos_delay_zb (Bitfield-Mask: 0x0f)                 */
#define MAC_tx_set_tx_bkprg0_en_Pos       (31UL)                    /*!< tx_bkprg0_en (Bit 31)                                 */
#define MAC_tx_set_tx_bkprg0_en_Msk       (0x80000000UL)            /*!< tx_bkprg0_en (Bitfield-Mask: 0x01)                    */
/* ========================================================  rx_set  ========================================================= */
#define MAC_rx_set_dis_rf_ps_Pos          (0UL)                     /*!< dis_rf_ps (Bit 0)                                     */
#define MAC_rx_set_dis_rf_ps_Msk          (0x1UL)                   /*!< dis_rf_ps (Bitfield-Mask: 0x01)                       */
#define MAC_rx_set_prestby_dly_en_Pos     (1UL)                     /*!< prestby_dly_en (Bit 1)                                */
#define MAC_rx_set_prestby_dly_en_Msk     (0x2UL)                   /*!< prestby_dly_en (Bitfield-Mask: 0x01)                  */
#define MAC_rx_set_cca_threshold_Pos      (2UL)                     /*!< cca_threshold (Bit 2)                                 */
#define MAC_rx_set_cca_threshold_Msk      (0x3cUL)                  /*!< cca_threshold (Bitfield-Mask: 0x0f)                   */
#define MAC_rx_set_cca_ed_threshold_Pos   (6UL)                     /*!< cca_ed_threshold (Bit 6)                              */
#define MAC_rx_set_cca_ed_threshold_Msk   (0x3fc0UL)                /*!< cca_ed_threshold (Bitfield-Mask: 0xff)                */
#define MAC_rx_set_txon_early_Pos         (16UL)                    /*!< txon_early (Bit 16)                                   */
#define MAC_rx_set_txon_early_Msk         (0x3f0000UL)              /*!< txon_early (Bitfield-Mask: 0x3f)                      */
#define MAC_rx_set_cca_mode_Pos           (22UL)                    /*!< cca_mode (Bit 22)                                     */
#define MAC_rx_set_cca_mode_Msk           (0xc00000UL)              /*!< cca_mode (Bitfield-Mask: 0x03)                        */
#define MAC_rx_set_standby_pg_adress_Pos  (24UL)                    /*!< standby_pg_adress (Bit 24)                            */
#define MAC_rx_set_standby_pg_adress_Msk  (0xff000000UL)            /*!< standby_pg_adress (Bitfield-Mask: 0xff)               */
/* ======================================================  phy_trx_dly  ====================================================== */
#define MAC_phy_trx_dly_txon_delay_Pos    (0UL)                     /*!< txon_delay (Bit 0)                                    */
#define MAC_phy_trx_dly_txon_delay_Msk    (0xffUL)                  /*!< txon_delay (Bitfield-Mask: 0xff)                      */
#define MAC_phy_trx_dly_rxon_delay_Pos    (8UL)                     /*!< rxon_delay (Bit 8)                                    */
#define MAC_phy_trx_dly_rxon_delay_Msk    (0xff00UL)                /*!< rxon_delay (Bitfield-Mask: 0xff)                      */
#define MAC_phy_trx_dly_cca_rxon_delay_Pos (16UL)                   /*!< cca_rxon_delay (Bit 16)                               */
#define MAC_phy_trx_dly_cca_rxon_delay_Msk (0xff0000UL)             /*!< cca_rxon_delay (Bitfield-Mask: 0xff)                  */
#define MAC_phy_trx_dly_rx2rx_delay_Pos   (24UL)                    /*!< rx2rx_delay (Bit 24)                                  */
#define MAC_phy_trx_dly_rx2rx_delay_Msk   (0xff000000UL)            /*!< rx2rx_delay (Bitfield-Mask: 0xff)                     */
/* ======================================================  phy_to_dly  ======================================================= */
#define MAC_phy_to_dly_rx_timeout_delay_Pos (0UL)                   /*!< rx_timeout_delay (Bit 0)                              */
#define MAC_phy_to_dly_rx_timeout_delay_Msk (0xffUL)                /*!< rx_timeout_delay (Bitfield-Mask: 0xff)                */
#define MAC_phy_to_dly_cca_rx_timeout_delay_Pos (8UL)               /*!< cca_rx_timeout_delay (Bit 8)                          */
#define MAC_phy_to_dly_cca_rx_timeout_delay_Msk (0xff00UL)          /*!< cca_rx_timeout_delay (Bitfield-Mask: 0xff)            */
#define MAC_phy_to_dly_rx2tx_delay_Pos    (16UL)                    /*!< rx2tx_delay (Bit 16)                                  */
#define MAC_phy_to_dly_rx2tx_delay_Msk    (0xff0000UL)              /*!< rx2tx_delay (Bitfield-Mask: 0xff)                     */
#define MAC_phy_to_dly_tx2rx_delay_Pos    (24UL)                    /*!< tx2rx_delay (Bit 24)                                  */
#define MAC_phy_to_dly_tx2rx_delay_Msk    (0xff000000UL)            /*!< tx2rx_delay (Bitfield-Mask: 0xff)                     */
/* =====================================================  tx_prg_reg_0  ====================================================== */
#define MAC_tx_prg_reg_0_standby_pg_data_Pos (0UL)                  /*!< standby_pg_data (Bit 0)                               */
#define MAC_tx_prg_reg_0_standby_pg_data_Msk (0xffffUL)             /*!< standby_pg_data (Bitfield-Mask: 0xffff)               */
#define MAC_tx_prg_reg_0_tx_bkprg0_pg_data_Pos (16UL)               /*!< tx_bkprg0_pg_data (Bit 16)                            */
#define MAC_tx_prg_reg_0_tx_bkprg0_pg_data_Msk (0xffff0000UL)       /*!< tx_bkprg0_pg_data (Bitfield-Mask: 0xffff)             */
/* =====================================================  tx_prg_reg_1  ====================================================== */
#define MAC_tx_prg_reg_1_tx_bkprg2_pg_data_Pos (0UL)                /*!< tx_bkprg2_pg_data (Bit 0)                             */
#define MAC_tx_prg_reg_1_tx_bkprg2_pg_data_Msk (0xffffUL)           /*!< tx_bkprg2_pg_data (Bitfield-Mask: 0xffff)             */
#define MAC_tx_prg_reg_1_tx_bkprg1_pg_data_Pos (16UL)               /*!< tx_bkprg1_pg_data (Bit 16)                            */
#define MAC_tx_prg_reg_1_tx_bkprg1_pg_data_Msk (0xffff0000UL)       /*!< tx_bkprg1_pg_data (Bitfield-Mask: 0xffff)             */
/* =====================================================  tx_prg_reg_2  ====================================================== */
#define MAC_tx_prg_reg_2_tx_bkprg0_pg_addr_Pos (0UL)                /*!< tx_bkprg0_pg_addr (Bit 0)                             */
#define MAC_tx_prg_reg_2_tx_bkprg0_pg_addr_Msk (0xffUL)             /*!< tx_bkprg0_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_tx_prg_reg_2_tx_bkprg1_pg_addr_Pos (8UL)                /*!< tx_bkprg1_pg_addr (Bit 8)                             */
#define MAC_tx_prg_reg_2_tx_bkprg1_pg_addr_Msk (0xff00UL)           /*!< tx_bkprg1_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_tx_prg_reg_2_tx_bkprg2_pg_addr_Pos (16UL)               /*!< tx_bkprg2_pg_addr (Bit 16)                            */
#define MAC_tx_prg_reg_2_tx_bkprg2_pg_addr_Msk (0xff0000UL)         /*!< tx_bkprg2_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_tx_prg_reg_2_tx_bkprg1_en_Pos (24UL)                    /*!< tx_bkprg1_en (Bit 24)                                 */
#define MAC_tx_prg_reg_2_tx_bkprg1_en_Msk (0x1000000UL)             /*!< tx_bkprg1_en (Bitfield-Mask: 0x01)                    */
#define MAC_tx_prg_reg_2_tx_bkprg2_en_Pos (25UL)                    /*!< tx_bkprg2_en (Bit 25)                                 */
#define MAC_tx_prg_reg_2_tx_bkprg2_en_Msk (0x2000000UL)             /*!< tx_bkprg2_en (Bitfield-Mask: 0x01)                    */
#define MAC_tx_prg_reg_2_rx_bkprg0_en_Pos (26UL)                    /*!< rx_bkprg0_en (Bit 26)                                 */
#define MAC_tx_prg_reg_2_rx_bkprg0_en_Msk (0x4000000UL)             /*!< rx_bkprg0_en (Bitfield-Mask: 0x01)                    */
#define MAC_tx_prg_reg_2_rx_bkprg1_en_Pos (27UL)                    /*!< rx_bkprg1_en (Bit 27)                                 */
#define MAC_tx_prg_reg_2_rx_bkprg1_en_Msk (0x8000000UL)             /*!< rx_bkprg1_en (Bitfield-Mask: 0x01)                    */
#define MAC_tx_prg_reg_2_rx_bkprg2_en_Pos (28UL)                    /*!< rx_bkprg2_en (Bit 28)                                 */
#define MAC_tx_prg_reg_2_rx_bkprg2_en_Msk (0x10000000UL)            /*!< rx_bkprg2_en (Bitfield-Mask: 0x01)                    */
#define MAC_tx_prg_reg_2_rx_bkprg0_mode_en_Pos (29UL)               /*!< rx_bkprg0_mode_en (Bit 29)                            */
#define MAC_tx_prg_reg_2_rx_bkprg0_mode_en_Msk (0x20000000UL)       /*!< rx_bkprg0_mode_en (Bitfield-Mask: 0x01)               */
#define MAC_tx_prg_reg_2_rx_bkprg1_mode_en_Pos (30UL)               /*!< rx_bkprg1_mode_en (Bit 30)                            */
#define MAC_tx_prg_reg_2_rx_bkprg1_mode_en_Msk (0x40000000UL)       /*!< rx_bkprg1_mode_en (Bitfield-Mask: 0x01)               */
#define MAC_tx_prg_reg_2_rx_bkprg2_mode_en_Pos (31UL)               /*!< rx_bkprg2_mode_en (Bit 31)                            */
#define MAC_tx_prg_reg_2_rx_bkprg2_mode_en_Msk (0x80000000UL)       /*!< rx_bkprg2_mode_en (Bitfield-Mask: 0x01)               */
/* =====================================================  rx_prg_reg_0  ====================================================== */
#define MAC_rx_prg_reg_0_rx_bkprg0_pg_data_Pos (0UL)                /*!< rx_bkprg0_pg_data (Bit 0)                             */
#define MAC_rx_prg_reg_0_rx_bkprg0_pg_data_Msk (0xffffUL)           /*!< rx_bkprg0_pg_data (Bitfield-Mask: 0xffff)             */
#define MAC_rx_prg_reg_0_rx_bkprg1_pg_data_Pos (16UL)               /*!< rx_bkprg1_pg_data (Bit 16)                            */
#define MAC_rx_prg_reg_0_rx_bkprg1_pg_data_Msk (0xffff0000UL)       /*!< rx_bkprg1_pg_data (Bitfield-Mask: 0xffff)             */
/* =====================================================  rx_prg_reg_1  ====================================================== */
#define MAC_rx_prg_reg_1_rx_bkprg2_pg_data_Pos (0UL)                /*!< rx_bkprg2_pg_data (Bit 0)                             */
#define MAC_rx_prg_reg_1_rx_bkprg2_pg_data_Msk (0xffffUL)           /*!< rx_bkprg2_pg_data (Bitfield-Mask: 0xffff)             */
#define MAC_rx_prg_reg_1_rx_bkprg0_pg_addr_Pos (16UL)               /*!< rx_bkprg0_pg_addr (Bit 16)                            */
#define MAC_rx_prg_reg_1_rx_bkprg0_pg_addr_Msk (0xff0000UL)         /*!< rx_bkprg0_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_rx_prg_reg_1_rx_bkprg1_pg_addr_Pos (24UL)               /*!< rx_bkprg1_pg_addr (Bit 24)                            */
#define MAC_rx_prg_reg_1_rx_bkprg1_pg_addr_Msk (0xff000000UL)       /*!< rx_bkprg1_pg_addr (Bitfield-Mask: 0xff)               */
/* =====================================================  rx_prg_reg_2r  ===================================================== */
#define MAC_rx_prg_reg_2r_rx_bkprg2_pg_addr_Pos (0UL)               /*!< rx_bkprg2_pg_addr (Bit 0)                             */
#define MAC_rx_prg_reg_2r_rx_bkprg2_pg_addr_Msk (0xffUL)            /*!< rx_bkprg2_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_rx_prg_reg_2r_channel_Pos     (8UL)                     /*!< channel (Bit 8)                                       */
#define MAC_rx_prg_reg_2r_channel_Msk     (0x7f00UL)                /*!< channel (Bitfield-Mask: 0x7f)                         */
#define MAC_rx_prg_reg_2r_opt_cca_ed_or_Pos (15UL)                  /*!< opt_cca_ed_or (Bit 15)                                */
#define MAC_rx_prg_reg_2r_opt_cca_ed_or_Msk (0x8000UL)              /*!< opt_cca_ed_or (Bitfield-Mask: 0x01)                   */
#define MAC_rx_prg_reg_2r_bkrpt0_read_data_Pos (16UL)               /*!< bkrpt0_read_data (Bit 16)                             */
#define MAC_rx_prg_reg_2r_bkrpt0_read_data_Msk (0xffff0000UL)       /*!< bkrpt0_read_data (Bitfield-Mask: 0xffff)              */
/* =====================================================  rx_prg_reg_2w  ===================================================== */
#define MAC_rx_prg_reg_2w_rx_bkprg2_pg_addr_Pos (0UL)               /*!< rx_bkprg2_pg_addr (Bit 0)                             */
#define MAC_rx_prg_reg_2w_rx_bkprg2_pg_addr_Msk (0xffUL)            /*!< rx_bkprg2_pg_addr (Bitfield-Mask: 0xff)               */
#define MAC_rx_prg_reg_2w_channel_Pos     (8UL)                     /*!< channel (Bit 8)                                       */
#define MAC_rx_prg_reg_2w_channel_Msk     (0x7f00UL)                /*!< channel (Bitfield-Mask: 0x7f)                         */
#define MAC_rx_prg_reg_2w_opt_cca_ed_or_Pos (15UL)                  /*!< opt_cca_ed_or (Bit 15)                                */
#define MAC_rx_prg_reg_2w_opt_cca_ed_or_Msk (0x8000UL)              /*!< opt_cca_ed_or (Bitfield-Mask: 0x01)                   */
#define MAC_rx_prg_reg_2w_bkrpt0_reg_addr_Pos (16UL)                /*!< bkrpt0_reg_addr (Bit 16)                              */
#define MAC_rx_prg_reg_2w_bkrpt0_reg_addr_Msk (0xff0000UL)          /*!< bkrpt0_reg_addr (Bitfield-Mask: 0xff)                 */
#define MAC_rx_prg_reg_2w_bkrpt0_en_Pos   (24UL)                    /*!< bkrpt0_en (Bit 24)                                    */
#define MAC_rx_prg_reg_2w_bkrpt0_en_Msk   (0x1000000UL)             /*!< bkrpt0_en (Bitfield-Mask: 0x01)                       */
/* ======================================================  rx_bkrpt0r  ======================================================= */
#define MAC_rx_bkrpt0r_bkrpt2_read_data_Pos (0UL)                   /*!< bkrpt2_read_data (Bit 0)                              */
#define MAC_rx_bkrpt0r_bkrpt2_read_data_Msk (0xffffUL)              /*!< bkrpt2_read_data (Bitfield-Mask: 0xffff)              */
#define MAC_rx_bkrpt0r_bkrpt1_read_data_Pos (16UL)                  /*!< bkrpt1_read_data (Bit 16)                             */
#define MAC_rx_bkrpt0r_bkrpt1_read_data_Msk (0xffff0000UL)          /*!< bkrpt1_read_data (Bitfield-Mask: 0xffff)              */
/* ======================================================  rx_bkrpt0w  ======================================================= */
#define MAC_rx_bkrpt0w_bkrpt2_reg_addr_Pos (0UL)                    /*!< bkrpt2_reg_addr (Bit 0)                               */
#define MAC_rx_bkrpt0w_bkrpt2_reg_addr_Msk (0xffUL)                 /*!< bkrpt2_reg_addr (Bitfield-Mask: 0xff)                 */
#define MAC_rx_bkrpt0w_bkrpt2_en_Pos      (8UL)                     /*!< bkrpt2_en (Bit 8)                                     */
#define MAC_rx_bkrpt0w_bkrpt2_en_Msk      (0x100UL)                 /*!< bkrpt2_en (Bitfield-Mask: 0x01)                       */
#define MAC_rx_bkrpt0w_bkrpt1_reg_addr_Pos (16UL)                   /*!< bkrpt1_reg_addr (Bit 16)                              */
#define MAC_rx_bkrpt0w_bkrpt1_reg_addr_Msk (0xff0000UL)             /*!< bkrpt1_reg_addr (Bitfield-Mask: 0xff)                 */
#define MAC_rx_bkrpt0w_bkrpt1_en_Pos      (24UL)                    /*!< bkrpt1_en (Bit 24)                                    */
#define MAC_rx_bkrpt0w_bkrpt1_en_Msk      (0x1000000UL)             /*!< bkrpt1_en (Bitfield-Mask: 0x01)                       */
/* ======================================================  rx_bkrpt1r  ======================================================= */
#define MAC_rx_bkrpt1r_bkrpt4_read_data_Pos (0UL)                   /*!< bkrpt4_read_data (Bit 0)                              */
#define MAC_rx_bkrpt1r_bkrpt4_read_data_Msk (0xffffUL)              /*!< bkrpt4_read_data (Bitfield-Mask: 0xffff)              */
#define MAC_rx_bkrpt1r_bkrpt3_read_data_Pos (16UL)                  /*!< bkrpt3_read_data (Bit 16)                             */
#define MAC_rx_bkrpt1r_bkrpt3_read_data_Msk (0xffff0000UL)          /*!< bkrpt3_read_data (Bitfield-Mask: 0xffff)              */
/* ======================================================  rx_bkrpt1w  ======================================================= */
#define MAC_rx_bkrpt1w_bkrpt4_reg_addr_Pos (0UL)                    /*!< bkrpt4_reg_addr (Bit 0)                               */
#define MAC_rx_bkrpt1w_bkrpt4_reg_addr_Msk (0xffUL)                 /*!< bkrpt4_reg_addr (Bitfield-Mask: 0xff)                 */
#define MAC_rx_bkrpt1w_bkrpt4_en_Pos      (8UL)                     /*!< bkrpt4_en (Bit 8)                                     */
#define MAC_rx_bkrpt1w_bkrpt4_en_Msk      (0x100UL)                 /*!< bkrpt4_en (Bitfield-Mask: 0x01)                       */
#define MAC_rx_bkrpt1w_bkrpt3_reg_addr_Pos (16UL)                   /*!< bkrpt3_reg_addr (Bit 16)                              */
#define MAC_rx_bkrpt1w_bkrpt3_reg_addr_Msk (0xff0000UL)             /*!< bkrpt3_reg_addr (Bitfield-Mask: 0xff)                 */
#define MAC_rx_bkrpt1w_bkrpt3_en_Pos      (24UL)                    /*!< bkrpt3_en (Bit 24)                                    */
#define MAC_rx_bkrpt1w_bkrpt3_en_Msk      (0x1000000UL)             /*!< bkrpt3_en (Bitfield-Mask: 0x01)                       */
/* =====================================================  phy_early_afe  ===================================================== */
#define MAC_phy_early_afe_rxon_early_afe_Pos (0UL)                  /*!< rxon_early_afe (Bit 0)                                */
#define MAC_phy_early_afe_rxon_early_afe_Msk (0xffUL)               /*!< rxon_early_afe (Bitfield-Mask: 0xff)                  */
#define MAC_phy_early_afe_txon_early_afe_Pos (8UL)                  /*!< txon_early_afe (Bit 8)                                */
#define MAC_phy_early_afe_txon_early_afe_Msk (0xff00UL)             /*!< txon_early_afe (Bitfield-Mask: 0xff)                  */
#define MAC_phy_early_afe_rampdown_delay_zb_Pos (16UL)              /*!< rampdown_delay_zb (Bit 16)                            */
#define MAC_phy_early_afe_rampdown_delay_zb_Msk (0x3f0000UL)        /*!< rampdown_delay_zb (Bitfield-Mask: 0x3f)               */
/* =====================================================  mac_rf_state  ====================================================== */
#define MAC_mac_rf_state_txrx_cst_Pos     (0UL)                     /*!< txrx_cst (Bit 0)                                      */
#define MAC_mac_rf_state_txrx_cst_Msk     (0x1fUL)                  /*!< txrx_cst (Bitfield-Mask: 0x1f)                        */
#define MAC_mac_rf_state_radio_cst_Pos    (5UL)                     /*!< radio_cst (Bit 5)                                     */
#define MAC_mac_rf_state_radio_cst_Msk    (0x3e0UL)                 /*!< radio_cst (Bitfield-Mask: 0x1f)                       */
#define MAC_mac_rf_state_dbg_sel_Pos      (10UL)                    /*!< dbg_sel (Bit 10)                                      */
#define MAC_mac_rf_state_dbg_sel_Msk      (0x3c00UL)                /*!< dbg_sel (Bitfield-Mask: 0x0f)                         */
#define MAC_mac_rf_state_zb_rx_hit_flg_Pos (14UL)                   /*!< zb_rx_hit_flg (Bit 14)                                */
#define MAC_mac_rf_state_zb_rx_hit_flg_Msk (0x4000UL)               /*!< zb_rx_hit_flg (Bitfield-Mask: 0x01)                   */
#define MAC_mac_rf_state_rxframe_Pos      (15UL)                    /*!< rxframe (Bit 15)                                      */
#define MAC_mac_rf_state_rxframe_Msk      (0x8000UL)                /*!< rxframe (Bitfield-Mask: 0x01)                         */
#define MAC_mac_rf_state_rxlength_Pos     (16UL)                    /*!< rxlength (Bit 16)                                     */
#define MAC_mac_rf_state_rxlength_Msk     (0x7f0000UL)              /*!< rxlength (Bitfield-Mask: 0x7f)                        */
#define MAC_mac_rf_state_zb_rx_full_and_hit_flg_Pos (23UL)          /*!< zb_rx_full_and_hit_flg (Bit 23)                       */
#define MAC_mac_rf_state_zb_rx_full_and_hit_flg_Msk (0x800000UL)    /*!< zb_rx_full_and_hit_flg (Bitfield-Mask: 0x01)          */
#define MAC_mac_rf_state_dbg_sel_b4_Pos   (24UL)                    /*!< dbg_sel_b4 (Bit 24)                                   */
#define MAC_mac_rf_state_dbg_sel_b4_Msk   (0x1000000UL)             /*!< dbg_sel_b4 (Bitfield-Mask: 0x01)                      */
#define MAC_mac_rf_state_zb_lut_state_Pos (25UL)                    /*!< zb_lut_state (Bit 25)                                 */
#define MAC_mac_rf_state_zb_lut_state_Msk (0x6000000UL)             /*!< zb_lut_state (Bitfield-Mask: 0x03)                    */
/* ========================================================  dbg_sig  ======================================================== */
#define MAC_dbg_sig_zb_rx_hit_cnt_Pos     (0UL)                     /*!< zb_rx_hit_cnt (Bit 0)                                 */
#define MAC_dbg_sig_zb_rx_hit_cnt_Msk     (0xffffUL)                /*!< zb_rx_hit_cnt (Bitfield-Mask: 0xffff)                 */
/* ========================================================  cca_dbg  ======================================================== */
#define MAC_cca_dbg_zb_cca_rpt_Pos        (0UL)                     /*!< zb_cca_rpt (Bit 0)                                    */
#define MAC_cca_dbg_zb_cca_rpt_Msk        (0xfUL)                   /*!< zb_cca_rpt (Bitfield-Mask: 0x0f)                      */
#define MAC_cca_dbg_zb_ed_rpt_Pos         (4UL)                     /*!< zb_ed_rpt (Bit 4)                                     */
#define MAC_cca_dbg_zb_ed_rpt_Msk         (0xff0UL)                 /*!< zb_ed_rpt (Bitfield-Mask: 0xff)                       */
#define MAC_cca_dbg_rx_cca_duration_Pos   (12UL)                    /*!< rx_cca_duration (Bit 12)                              */
#define MAC_cca_dbg_rx_cca_duration_Msk   (0x1000UL)                /*!< rx_cca_duration (Bitfield-Mask: 0x01)                 */
#define MAC_cca_dbg_not_cca_turn_tx_Pos   (13UL)                    /*!< not_cca_turn_tx (Bit 13)                              */
#define MAC_cca_dbg_not_cca_turn_tx_Msk   (0x2000UL)                /*!< not_cca_turn_tx (Bitfield-Mask: 0x01)                 */
#define MAC_cca_dbg_not_cca_turn_rx_Pos   (14UL)                    /*!< not_cca_turn_rx (Bit 14)                              */
#define MAC_cca_dbg_not_cca_turn_rx_Msk   (0x4000UL)                /*!< not_cca_turn_rx (Bitfield-Mask: 0x01)                 */
#define MAC_cca_dbg_phy_cca_i_Pos         (15UL)                    /*!< phy_cca_i (Bit 15)                                    */
#define MAC_cca_dbg_phy_cca_i_Msk         (0x8000UL)                /*!< phy_cca_i (Bitfield-Mask: 0x01)                       */
#define MAC_cca_dbg_txm_txpe_Pos          (16UL)                    /*!< txm_txpe (Bit 16)                                     */
#define MAC_cca_dbg_txm_txpe_Msk          (0x10000UL)               /*!< txm_txpe (Bitfield-Mask: 0x01)                        */
#define MAC_cca_dbg_no_cca_vld_flg_Pos    (17UL)                    /*!< no_cca_vld_flg (Bit 17)                               */
#define MAC_cca_dbg_no_cca_vld_flg_Msk    (0x20000UL)               /*!< no_cca_vld_flg (Bitfield-Mask: 0x01)                  */
/* =======================================================  cca_dbg1  ======================================================== */
#define MAC_cca_dbg1_zb_rx_cca_cnt_Pos    (0UL)                     /*!< zb_rx_cca_cnt (Bit 0)                                 */
#define MAC_cca_dbg1_zb_rx_cca_cnt_Msk    (0xffffUL)                /*!< zb_rx_cca_cnt (Bitfield-Mask: 0xffff)                 */
#define MAC_cca_dbg1_zb_cca_vld_cnt_Pos   (16UL)                    /*!< zb_cca_vld_cnt (Bit 16)                               */
#define MAC_cca_dbg1_zb_cca_vld_cnt_Msk   (0xffff0000UL)            /*!< zb_cca_vld_cnt (Bitfield-Mask: 0xffff)                */
/* ========================================================  rx_set1  ======================================================== */
#define MAC_rx_set1_rx_min_len_Pos        (0UL)                     /*!< rx_min_len (Bit 0)                                    */
#define MAC_rx_set1_rx_min_len_Msk        (0x7UL)                   /*!< rx_min_len (Bitfield-Mask: 0x07)                      */
#define MAC_rx_set1_rxon_off_dly_Pos      (3UL)                     /*!< rxon_off_dly (Bit 3)                                  */
#define MAC_rx_set1_rxon_off_dly_Msk      (0x3f8UL)                 /*!< rxon_off_dly (Bitfield-Mask: 0x7f)                    */
#define MAC_rx_set1_rxon2ccadt_dly_Pos    (10UL)                    /*!< rxon2ccadt_dly (Bit 10)                               */
#define MAC_rx_set1_rxon2ccadt_dly_Msk    (0x3c00UL)                /*!< rxon2ccadt_dly (Bitfield-Mask: 0x0f)                  */
#define MAC_rx_set1_ed_scan_rxon_delay_Pos (16UL)                   /*!< ed_scan_rxon_delay (Bit 16)                           */
#define MAC_rx_set1_ed_scan_rxon_delay_Msk (0xff0000UL)             /*!< ed_scan_rxon_delay (Bitfield-Mask: 0xff)              */
#define MAC_rx_set1_rx2tx_imm_ack_delay_Pos (24UL)                  /*!< rx2tx_imm_ack_delay (Bit 24)                          */
#define MAC_rx_set1_rx2tx_imm_ack_delay_Msk (0xff000000UL)          /*!< rx2tx_imm_ack_delay (Bitfield-Mask: 0xff)             */
/* ====================================================  tx_enh_ack_ctrl  ==================================================== */
#define MAC_tx_enh_ack_ctrl_gts_enh_ack_timer_Pos (0UL)             /*!< gts_enh_ack_timer (Bit 0)                             */
#define MAC_tx_enh_ack_ctrl_gts_enh_ack_timer_Msk (0xffUL)          /*!< gts_enh_ack_timer (Bitfield-Mask: 0xff)               */
#define MAC_tx_enh_ack_ctrl_rx2tx_enh_ack_delay_Pos (8UL)           /*!< rx2tx_enh_ack_delay (Bit 8)                           */
#define MAC_tx_enh_ack_ctrl_rx2tx_enh_ack_delay_Msk (0xff00UL)      /*!< rx2tx_enh_ack_delay (Bitfield-Mask: 0xff)             */
#define MAC_tx_enh_ack_ctrl_gts_enh_ack_trig_en_Pos (16UL)          /*!< gts_enh_ack_trig_en (Bit 16)                          */
#define MAC_tx_enh_ack_ctrl_gts_enh_ack_trig_en_Msk (0x10000UL)     /*!< gts_enh_ack_trig_en (Bitfield-Mask: 0x01)             */
#define MAC_tx_enh_ack_ctrl_alt_gts_enh_ack_mask_Pos (17UL)         /*!< alt_gts_enh_ack_mask (Bit 17)                         */
#define MAC_tx_enh_ack_ctrl_alt_gts_enh_ack_mask_Msk (0x20000UL)    /*!< alt_gts_enh_ack_mask (Bitfield-Mask: 0x01)            */
#define MAC_tx_enh_ack_ctrl_alt_gts_enh_ack_timer_Pos (24UL)        /*!< alt_gts_enh_ack_timer (Bit 24)                        */
#define MAC_tx_enh_ack_ctrl_alt_gts_enh_ack_timer_Msk (0xff000000UL) /*!< alt_gts_enh_ack_timer (Bitfield-Mask: 0xff)          */
/* =======================================================  pta_ctrl1  ======================================================= */
#define MAC_pta_ctrl1_pta_en_Pos          (0UL)                     /*!< pta_en (Bit 0)                                        */
#define MAC_pta_ctrl1_pta_en_Msk          (0x1UL)                   /*!< pta_en (Bitfield-Mask: 0x01)                          */
#define MAC_pta_ctrl1_pta_share_lna_Pos   (1UL)                     /*!< pta_share_lna (Bit 1)                                 */
#define MAC_pta_ctrl1_pta_share_lna_Msk   (0x2UL)                   /*!< pta_share_lna (Bitfield-Mask: 0x01)                   */
#define MAC_pta_ctrl1_cca_req_Pos         (2UL)                     /*!< cca_req (Bit 2)                                       */
#define MAC_pta_ctrl1_cca_req_Msk         (0x4UL)                   /*!< cca_req (Bitfield-Mask: 0x01)                         */
#define MAC_pta_ctrl1_tx_priority_Pos     (3UL)                     /*!< tx_priority (Bit 3)                                   */
#define MAC_pta_ctrl1_tx_priority_Msk     (0x8UL)                   /*!< tx_priority (Bitfield-Mask: 0x01)                     */
/* =======================================================  pta_ctrl0  ======================================================= */
#define MAC_pta_ctrl0_pta_duty_en_Pos     (0UL)                     /*!< pta_duty_en (Bit 0)                                   */
#define MAC_pta_ctrl0_pta_duty_en_Msk     (0x1UL)                   /*!< pta_duty_en (Bitfield-Mask: 0x01)                     */
#define MAC_pta_ctrl0_dis_lo_rx_req_Pos   (1UL)                     /*!< dis_lo_rx_req (Bit 1)                                 */
#define MAC_pta_ctrl0_dis_lo_rx_req_Msk   (0x2UL)                   /*!< dis_lo_rx_req (Bitfield-Mask: 0x01)                   */
#define MAC_pta_ctrl0_pta_tick_ctrl_Pos   (4UL)                     /*!< pta_tick_ctrl (Bit 4)                                 */
#define MAC_pta_ctrl0_pta_tick_ctrl_Msk   (0xfff0UL)                /*!< pta_tick_ctrl (Bitfield-Mask: 0xfff)                  */
#define MAC_pta_ctrl0_pta_low_duty_tick_Pos (16UL)                  /*!< pta_low_duty_tick (Bit 16)                            */
#define MAC_pta_ctrl0_pta_low_duty_tick_Msk (0xff0000UL)            /*!< pta_low_duty_tick (Bitfield-Mask: 0xff)               */
#define MAC_pta_ctrl0_pta_high_duty_tick_Pos (24UL)                 /*!< pta_high_duty_tick (Bit 24)                           */
#define MAC_pta_ctrl0_pta_high_duty_tick_Msk (0xff000000UL)         /*!< pta_high_duty_tick (Bitfield-Mask: 0xff)              */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* MAC_REG_MASK_H */


/** @} */ /* End of group rtl87x2g */

/** @} */ /* End of group Realtek Semiconductor Corp. */
