
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2015-2016 Wills Wang <wills.wang@live.com>
 */
/dts-v1/;
#include "qca955x.dtsi"

/ {
	model = "AP135 Reference Board";
	compatible = "qca,ap135", "qca,qca955x";

	aliases {
		spi0 = &spi0;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&xtal {
	clock-frequency = <40000000>;
};

&uart0 {
	status = "okay";
	uart-frequency = <25000000>;
};

&spi0 {
	status = "okay";
	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-flash";
		memory-map = <0x9f000000 0x00800000>;
		spi-max-frequency = <25000000>;
		reg = <0>;
	};
};

&mdio0 {
		status = "okay";

		phy17: ethernet-phy@11 {
			reg = <0x11>;
			phy-mode = "rgmii-id";
			
		};

		switch0@1f {
			compatible = "qca,ar8327";
			reg = <0x1f>;
			qca,ar8327-initvals = <
				0x04 0x87600000 /* PORT0 PAD MODE CTRL */
				0x0c 0x00080080 /* PORT6 PAD MODE CTRL */
				0x10 0x81000080 /* POWER_ON_STRIP */
				0x50 0xffb7ffb7 /* LED_CTRL0 */
				0x54 0xffb7ffb7 /* LED_CTRL1 */
				0x58 0xffb7ffb7 /* LED_CTRL2 */
				0x5c 0x03ffff00 /* LED_CTRL3 */
				0x7c 0x0000007e /* PORT0_STATUS */
				0x94 0x0000007e /* PORT6 STATUS */
			>;
		};
   
	};
			


&mdio1 {
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		phy-mode = "sgmii";
	};
};


&eth0 {
	status = "okay";

	pll-data = <0xa6000000 0x00000101 0x00001616>;
	phy-handle = <&phy17>;

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&eth1 {
	status = "okay";

	pll-data = <0x03000101 0x00000101 0x00001616>;
	phy-handle = <&phy1>;

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};