8x8 packet data switch implemented in Verilog/SystemVerilog
