#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 14 18:33:49 2024
# Process ID: 17456
# Current directory: C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.runs/synth_1
# Command line: vivado.exe -log CLA_64_Bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_64_Bit.tcl
# Log file: C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.runs/synth_1/CLA_64_Bit.vds
# Journal file: C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CLA_64_Bit.tcl -notrace
Command: synth_design -top CLA_64_Bit -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9972 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.371 ; gain = 99.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLA_64_Bit' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_64_Bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'SUM_64_bit' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_64-bIt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SUM_64_bit' (1#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_64-bIt.v:3]
INFO: [Synth 8-6157] synthesizing module 'generation_Logic_64Bit' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic_64Bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'generation_Logic_64Bit' (2#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic_64Bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Bit16_CLA' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:4]
INFO: [Synth 8-6157] synthesizing module 'bit_4_Carry_Look_Ahead' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/4-bit_Carry_Look_Ahead.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_4_Bit' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CLA_4_Bit' (3#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bit_4_Carry_Look_Ahead' (4#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/4-bit_Carry_Look_Ahead.v:4]
WARNING: [Synth 8-689] width (3) of port connection 'C' does not match port width (4) of module 'bit_4_Carry_Look_Ahead' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:26]
WARNING: [Synth 8-689] width (3) of port connection 'C' does not match port width (4) of module 'bit_4_Carry_Look_Ahead' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:36]
WARNING: [Synth 8-689] width (3) of port connection 'C' does not match port width (4) of module 'bit_4_Carry_Look_Ahead' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:46]
WARNING: [Synth 8-689] width (3) of port connection 'C' does not match port width (4) of module 'bit_4_Carry_Look_Ahead' [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Bit16_CLA' (5#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CLA_64_Bit' (6#1) [C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_64_Bit.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.344 ; gain = 154.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.344 ; gain = 154.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.344 ; gain = 154.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 411.344 ; gain = 154.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SUM_64_bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
Module generation_Logic_64Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |    44|
|3     |LUT4 |    31|
|4     |LUT5 |    78|
|5     |LUT6 |    32|
|6     |IBUF |   129|
|7     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   384|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 590.113 ; gain = 333.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 654.363 ; gain = 410.512
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.runs/synth_1/CLA_64_Bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_64_Bit_utilization_synth.rpt -pb CLA_64_Bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 654.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 18:34:05 2024...
