Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: multiplication_stage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multiplication_stage.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multiplication_stage"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : multiplication_stage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/PRNG_CONST.vhd" in Library work.
Architecture prng_const of Entity prng_const is up to date.
Compiling vhdl file "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd" in Library work.
Architecture behavioral of Entity multiplication_stage is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <multiplication_stage> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <multiplication_stage> in library <work> (Architecture <behavioral>).
Entity <multiplication_stage> analyzed. Unit <multiplication_stage> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <multiplication_stage>.
    Related source file is "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd".
WARNING:Xst:643 - "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd" line 20: The result of a 32x16-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/bowenliu/Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd" line 26: The result of a 32x13-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit addsub for signal <output>.
    Found 32x16-bit multiplier for signal <ay$mult0000> created at line 20.
    Found 32-bit subtractor for signal <output$addsub0000> created at line 35.
    Found 32-bit comparator lessequal for signal <output$cmp_le0000> created at line 39.
    Found 32x13-bit multiplier for signal <rz$mult0000> created at line 26.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <multiplication_stage> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x13-bit multiplier                                  : 1
 32x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x13-bit multiplier                                  : 1
 32x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <multiplication_stage> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multiplication_stage, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : multiplication_stage.ngr
Top Level Output File Name         : multiplication_stage
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 96

Cell Usage :
# BELS                             : 330
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 62
#      LUT3                        : 49
#      LUT4                        : 22
#      MUXCY                       : 99
#      VCC                         : 1
#      XORCY                       : 94
# IO Buffers                       : 96
#      IBUF                        : 64
#      OBUF                        : 32
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       71  out of   8672     0%  
 Number of 4 input LUTs:                135  out of  17344     0%  
 Number of IOs:                          96
 Number of bonded IOBs:                  96  out of    250    38%  
 Number of MULT18X18SIOs:                 4  out of     28    14%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 21.876ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98967800 / 32
-------------------------------------------------------------------------
Delay:               21.876ns (Levels of Logic = 55)
  Source:            Y<16> (PAD)
  Destination:       output<31> (PAD)

  Data Path: Y<16> to output<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  Y_16_IBUF (Y_16_IBUF)
     MULT18X18SIO:A16->P17    1   4.331   0.426  Mmult_ay_mult0000 (Mmult_ay_mult0000_P_to_Adder_A_17)
     LUT2:I1->O            1   0.612   0.000  Mmult_ay_mult00000_Madd_lut<17> (Mmult_ay_mult00000_Madd_lut<17>)
     MUXCY:S->O            1   0.404   0.000  Mmult_ay_mult00000_Madd_cy<17> (Mmult_ay_mult00000_Madd_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<18> (Mmult_ay_mult00000_Madd_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<19> (Mmult_ay_mult00000_Madd_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<20> (Mmult_ay_mult00000_Madd_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<21> (Mmult_ay_mult00000_Madd_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<22> (Mmult_ay_mult00000_Madd_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<23> (Mmult_ay_mult00000_Madd_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<24> (Mmult_ay_mult00000_Madd_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<25> (Mmult_ay_mult00000_Madd_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_ay_mult00000_Madd_cy<26> (Mmult_ay_mult00000_Madd_cy<26>)
     XORCY:CI->O           3   0.699   0.603  Mmult_ay_mult00000_Madd_xor<27> (ay<27>)
     LUT2:I0->O            1   0.612   0.000  Msub_output_addsub0000_lut<27> (Msub_output_addsub0000_lut<27>)
     MUXCY:S->O            1   0.404   0.000  Msub_output_addsub0000_cy<27> (Msub_output_addsub0000_cy<27>)
     XORCY:CI->O           3   0.699   0.603  Msub_output_addsub0000_xor<28> (output_addsub0000<28>)
     LUT3:I0->O            1   0.612   0.000  Mcompar_output_cmp_le0000_lut<7> (Mcompar_output_cmp_le0000_lut<7>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_output_cmp_le0000_cy<7> (Mcompar_output_cmp_le0000_cy<7>)
     MUXCY:CI->O          64   0.399   1.233  Mcompar_output_cmp_le0000_cy<8> (output_cmp_le0000)
     LUT3:I0->O            1   0.612   0.509  output_mux0000<0>1 (output_mux0000<0>)
     LUT3:I0->O            1   0.612   0.000  Maddsub_output_lut<0> (Maddsub_output_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_output_cy<0> (Maddsub_output_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<1> (Maddsub_output_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<2> (Maddsub_output_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<3> (Maddsub_output_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<4> (Maddsub_output_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<5> (Maddsub_output_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<6> (Maddsub_output_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<7> (Maddsub_output_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<8> (Maddsub_output_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<9> (Maddsub_output_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<10> (Maddsub_output_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<11> (Maddsub_output_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<12> (Maddsub_output_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<13> (Maddsub_output_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<14> (Maddsub_output_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<15> (Maddsub_output_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<16> (Maddsub_output_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<17> (Maddsub_output_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<18> (Maddsub_output_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<19> (Maddsub_output_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<20> (Maddsub_output_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<21> (Maddsub_output_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<22> (Maddsub_output_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<23> (Maddsub_output_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<24> (Maddsub_output_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<25> (Maddsub_output_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<26> (Maddsub_output_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<27> (Maddsub_output_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<28> (Maddsub_output_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_output_cy<29> (Maddsub_output_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maddsub_output_cy<30> (Maddsub_output_cy<30>)
     XORCY:CI->O           1   0.699   0.357  Maddsub_output_xor<31> (output_31_OBUF)
     OBUF:I->O                 3.169          output_31_OBUF (output<31>)
    ----------------------------------------
    Total                     21.876ns (17.787ns logic, 4.089ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.34 secs
 
--> 

Total memory usage is 268616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

