[2025-09-16 17:36:00] START suite=gap trace=bfs-8
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-8.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2860974 heartbeat IPC: 3.495 cumulative IPC: 3.495 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 7156311 heartbeat IPC: 2.328 cumulative IPC: 2.795 (Simulation time: 00 hr 01 min 27 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 7156311 cumulative IPC: 2.795 (Simulation time: 00 hr 01 min 27 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 7156311 cumulative IPC: 2.795 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 45000932 heartbeat IPC: 0.2642 cumulative IPC: 0.2642 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 85307233 heartbeat IPC: 0.2481 cumulative IPC: 0.2559 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 115207441 heartbeat IPC: 0.3344 cumulative IPC: 0.2776 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 123677816 heartbeat IPC: 1.181 cumulative IPC: 0.3433 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 140075073 heartbeat IPC: 0.6099 cumulative IPC: 0.3762 (Simulation time: 00 hr 12 min 31 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 168546684 heartbeat IPC: 0.3512 cumulative IPC: 0.3718 (Simulation time: 00 hr 15 min 05 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 204037862 heartbeat IPC: 0.2818 cumulative IPC: 0.3555 (Simulation time: 00 hr 17 min 53 sec)
Heartbeat CPU 0 instructions: 100000006 cycles: 239618019 heartbeat IPC: 0.2811 cumulative IPC: 0.3441 (Simulation time: 00 hr 20 min 43 sec)
Heartbeat CPU 0 instructions: 110000008 cycles: 284159464 heartbeat IPC: 0.2245 cumulative IPC: 0.3249 (Simulation time: 00 hr 24 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 316800587 cumulative IPC: 0.3157 (Simulation time: 00 hr 27 min 24 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 316800587 cumulative IPC: 0.3157 (Simulation time: 00 hr 27 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-8.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3157 instructions: 100000000 cycles: 316800587
CPU 0 Branch Prediction Accuracy: 83.07% MPKI: 35.86 Average ROB Occupancy at Mispredict: 5.805
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 35.86
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00022


====Backend Stall Breakdown====
ROB_STALL: 2745218
LQ_STALL: 0
SQ_STALL: 194539


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.077225
REPLAY_LOAD: 114.10459
NON_REPLAY_LOAD: 50.591595

== Total ==
ADDR_TRANS: 225300
REPLAY_LOAD: 338206
NON_REPLAY_LOAD: 2181712

== Counts ==
ADDR_TRANS: 1787
REPLAY_LOAD: 2964
NON_REPLAY_LOAD: 43124

cpu0->cpu0_STLB TOTAL        ACCESS:     184785 HIT:      61970 MISS:     122815 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     184785 HIT:      61970 MISS:     122815 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 202.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3271982 HIT:    1070999 MISS:    2200983 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2714889 HIT:     746680 MISS:    1968209 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      86619 HIT:       5943 MISS:      80676 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     314933 HIT:     314923 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     155541 HIT:       3453 MISS:     152088 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 115.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2475876 HIT:    2475861 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    2475876 HIT:    2475861 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24853279 HIT:   20001123 MISS:    4852156 MSHR_MERGE:    1895121
cpu0->cpu0_L1D LOAD         ACCESS:   21223686 HIT:   16792780 MISS:    4430906 MSHR_MERGE:    1716031
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3383477 HIT:    3124917 MISS:     258560 MSHR_MERGE:     171941
cpu0->cpu0_L1D TRANSLATION  ACCESS:     246116 HIT:      83426 MISS:     162690 MSHR_MERGE:       7149
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 98.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2424527 HIT:    2424527 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    2424527 HIT:    2424527 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24542762 HIT:   24294647 MISS:     248115 MSHR_MERGE:      63330
cpu0->cpu0_DTLB LOAD         ACCESS:   24542762 HIT:   24294647 MISS:     248115 MSHR_MERGE:      63330
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 137.7 cycles
cpu0->LLC TOTAL        ACCESS:    2509630 HIT:     437729 MISS:    2071901 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1968209 HIT:     122541 MISS:    1845668 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      80676 HIT:       2540 MISS:      78136 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     308657 HIT:     306563 MISS:       2094 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     152088 HIT:       6085 MISS:     146003 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.28 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      82929
  ROW_BUFFER_MISS:    1986862
  AVG DBUS CONGESTED CYCLE: 6.467
Channel 0 WQ ROW_BUFFER_HIT:      33295
  ROW_BUFFER_MISS:     273329
  FULL:          0
Channel 0 REFRESHES ISSUED:      26400

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         6362        11068        13859        57886
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           43          192       165038
  STLB miss resolved @ L2C                0            3           56          187         5592
  STLB miss resolved @ LLC                0            0          160         1082         5126
  STLB miss resolved @ MEM                0           49         1477         6671       143280

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:03:24] END   suite=gap trace=bfs-8 (rc=0)
