Command line:
   tesicik_isim_beh.exe
     -simmode  gui
     -simrunnum  0
     -socket  59018

Mon Jan 25 15:40:10 2016


 Elaboration Time: 0.0624 sec

 Current Memory Usage: 670.048 Meg

 Total Signals          : 32
 Total Nets             : 38
 Total Signal Drivers   : 12
 Total Blocks           : 5
 Total Primitive Blocks : 4
 Total Processes        : 7
 Total Traceable Variables  : 11
 Total Scalar Nets and Variables : 417
Total Line Count : 81

** Failure:Assertion violation
User(VHDL) Code Called Simulation Stop
In process tesicik.vhd:stim_proc 
 

Total Line Count : 81

** Failure:Assertion violation
User(VHDL) Code Called Simulation Stop
In process tesicik.vhd:stim_proc 
 


 Total Simulation Time: 0.218402 sec

 Current Memory Usage: 670.048 Meg

Mon Jan 25 16:35:26 2016

