%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:20:13: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.cast_wrapper_out_flat'
   20 | wire [11:0] cast_wrapper_out_flat;
      |             ^~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:20:13:      Example path: tb_top.dut.cast_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:137:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:31:12:      Example path: tb_top.dut.const_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_logic_wrapper.sv:24:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:32:13:      Example path: tb_top.dut.const_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:147:42:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:33:13:      Example path: tb_top.dut.const_nested_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_nested.sv:23:26:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_nested_wrapper.sv:18:14:      Example path: tb_top.dut.u_const_nested_wrapper.nested_c
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:63:48:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:23:13:      Example path: tb_top.dut.const_arith_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_arith_wrapper.sv:20:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:24:13:      Example path: tb_top.dut.const_arith_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:281:34:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:19:13:      Example path: tb_top.dut.cast_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/cast_wrapper.sv:17:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0112/top.sv:20:13:      Example path: tb_top.dut.cast_wrapper_out_flat
%Error: Exiting due to 1 warning(s)
