1
 
****************************************
Report : area
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           30
Number of nets:                            42
Number of cells:                           40
Number of combinational cells:             12
Number of sequential cells:                28
Number of macros/black boxes:               0
Number of buf/inv:                          9
Number of references:                       4

Combinational area:                 86.400003
Buf/Inv area:                       51.840002
Noncombinational area:             927.359970
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1013.759974
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
lfsr1                                  1.52e-03 4.98e-02 1.14e+03 5.13e-02 100.0
1
 
****************************************
Report : design
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U6                        XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U7                        XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U8                        CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U9                        CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U10                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U11                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U12                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U13                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U14                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U15                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U16                       CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U17                       XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
lfsr_out_reg[0]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[1]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[2]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[3]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[4]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[5]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[6]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[7]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[8]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[9]           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[10]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[11]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[12]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[13]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[14]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[15]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[16]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[17]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[18]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[19]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[20]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[21]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[22]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[23]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[24]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[25]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[26]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
lfsr_out_reg[27]          DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
--------------------------------------------------------------------------------
Total 40 cells                                            1013.759974
1
 
****************************************
Report : port
        -verbose
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --       0.00   --         d
resetn         in      0.0000   0.0000   --       0.00   --         
lfsr_out[0]    out     0.0010   0.0000   --      --      --         
lfsr_out[1]    out     0.0010   0.0000   --      --      --         
lfsr_out[2]    out     0.0010   0.0000   --      --      --         
lfsr_out[3]    out     0.0010   0.0000   --      --      --         
lfsr_out[4]    out     0.0010   0.0000   --      --      --         
lfsr_out[5]    out     0.0010   0.0000   --      --      --         
lfsr_out[6]    out     0.0010   0.0000   --      --      --         
lfsr_out[7]    out     0.0010   0.0000   --      --      --         
lfsr_out[8]    out     0.0010   0.0000   --      --      --         
lfsr_out[9]    out     0.0010   0.0000   --      --      --         
lfsr_out[10]   out     0.0010   0.0000   --      --      --         
lfsr_out[11]   out     0.0010   0.0000   --      --      --         
lfsr_out[12]   out     0.0010   0.0000   --      --      --         
lfsr_out[13]   out     0.0010   0.0000   --      --      --         
lfsr_out[14]   out     0.0010   0.0000   --      --      --         
lfsr_out[15]   out     0.0010   0.0000   --      --      --         
lfsr_out[16]   out     0.0010   0.0000   --      --      --         
lfsr_out[17]   out     0.0010   0.0000   --      --      --         
lfsr_out[18]   out     0.0010   0.0000   --      --      --         
lfsr_out[19]   out     0.0010   0.0000   --      --      --         
lfsr_out[20]   out     0.0010   0.0000   --      --      --         
lfsr_out[21]   out     0.0010   0.0000   --      --      --         
lfsr_out[22]   out     0.0010   0.0000   --      --      --         
lfsr_out[23]   out     0.0010   0.0000   --      --      --         
lfsr_out[24]   out     0.0010   0.0000   --      --      --         
lfsr_out[25]   out     0.0010   0.0000   --      --      --         
lfsr_out[26]   out     0.0010   0.0000   --      --      --         
lfsr_out[27]   out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
resetn             1      --              --              --        -- 
lfsr_out[0]        1      --              --              --        -- 
lfsr_out[1]        1      --              --              --        -- 
lfsr_out[2]        1      --              --              --        -- 
lfsr_out[3]        1      --              --              --        -- 
lfsr_out[4]        1      --              --              --        -- 
lfsr_out[5]        1      --              --              --        -- 
lfsr_out[6]        1      --              --              --        -- 
lfsr_out[7]        1      --              --              --        -- 
lfsr_out[8]        1      --              --              --        -- 
lfsr_out[9]        1      --              --              --        -- 
lfsr_out[10]       1      --              --              --        -- 
lfsr_out[11]       1      --              --              --        -- 
lfsr_out[12]       1      --              --              --        -- 
lfsr_out[13]       1      --              --              --        -- 
lfsr_out[14]       1      --              --              --        -- 
lfsr_out[15]       1      --              --              --        -- 
lfsr_out[16]       1      --              --              --        -- 
lfsr_out[17]       1      --              --              --        -- 
lfsr_out[18]       1      --              --              --        -- 
lfsr_out[19]       1      --              --              --        -- 
lfsr_out[20]       1      --              --              --        -- 
lfsr_out[21]       1      --              --              --        -- 
lfsr_out[22]       1      --              --              --        -- 
lfsr_out[23]       1      --              --              --        -- 
lfsr_out[24]       1      --              --              --        -- 
lfsr_out[25]       1      --              --              --        -- 
lfsr_out[26]       1      --              --              --        -- 
lfsr_out[27]       1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      2.00
resetn        0.00    0.00    0.00    0.00  clk       2.00  


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
resetn        --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
resetn        --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
lfsr_out[0]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[1]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[2]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[3]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[4]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[5]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[6]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[7]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[8]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[9]   3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[10]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[11]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[12]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[13]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[14]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[15]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[16]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[17]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[18]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[19]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[20]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[21]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[22]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[23]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[24]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[25]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[26]
              3.00    3.00    3.00    3.00  clk       0.00  
lfsr_out[27]
              3.00    3.00    3.00    3.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
lfsr1                                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************


    Net: resetn

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: lfsr1

    max_area               0.00
  - Current Area        1013.76
  ------------------------------
    Slack              -1013.76  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : lfsr1
Version: J-2014.09-SP2
Date   : Mon Feb 11 18:36:49 2019
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: lfsr_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[16]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[16]/Q (DFFRXLTS)            1.29       1.29 f
  lfsr_out[16] (out)                       0.00       1.29 f
  data arrival time                                   1.29

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         7.71


  Startpoint: lfsr_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[0]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[0]/Q (DFFRXLTS)             1.29       1.29 f
  lfsr_out[0] (out)                        0.00       1.29 f
  data arrival time                                   1.29

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         7.71


  Startpoint: lfsr_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[23]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[23]/Q (DFFRXLTS)            1.28       1.28 f
  lfsr_out[23] (out)                       0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         7.72


  Startpoint: lfsr_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[27]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[27]/Q (DFFRXLTS)            1.28       1.28 f
  lfsr_out[27] (out)                       0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         7.72


  Startpoint: lfsr_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[17]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[17]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[17] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[15]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[15]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[15] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[14]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[14]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[14] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[13]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[13]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[13] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[12]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[12]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[12] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[11]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[11]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[11] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[10]/CK (DFFRXLTS)           0.00       0.00 r
  lfsr_out_reg[10]/Q (DFFRXLTS)            1.25       1.25 f
  lfsr_out[10] (out)                       0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[9]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[9]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[9] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[8]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[8]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[8] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[7]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[7]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[7] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[6]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[6]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[6] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[5]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[5]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[5] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[4]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[4]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[4] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[3]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[3]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[3] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[2]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[2]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[2] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


  Startpoint: lfsr_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr_out[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  lfsr_out_reg[1]/CK (DFFRXLTS)            0.00       0.00 r
  lfsr_out_reg[1]/Q (DFFRXLTS)             1.25       1.25 f
  lfsr_out[1] (out)                        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         7.75


1
