<stg><name>receiver_Pipeline_VITIS_LOOP_149_11</name>


<trans_list>

<trans id="1701" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i12 140, i12 %i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body371:0 %i = load i12 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body371:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371:2 %icmp_ln149 = icmp_ult  i12 %i, i12 2380

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body371:3 %br_ln149 = br i1 %icmp_ln149, void %for.end394.exitStub, void %for.body371.split

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:2 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:3 %zext_ln149 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:4 %add_ln151 = add i12 %i, i12 3956

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:5 %zext_ln151 = zext i12 %add_ln151

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:6 %lshr_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:8 %matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:9 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:11 %preamble_upsampled_addr = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:12 %preamble_upsampled_load = load i12 %preamble_upsampled_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:18 %matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:19 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:25 %add_ln151_1 = add i12 %i, i12 3957

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:26 %zext_ln151_2 = zext i12 %add_ln151_1

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:27 %lshr_ln151_2 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_1, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:29 %matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_13_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:30 %matched_I_13_load = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="matched_I_13_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:32 %preamble_upsampled_addr_1 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:33 %preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:39 %matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_13_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:40 %matched_Q_13_load = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="matched_Q_13_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:46 %add_ln151_2 = add i12 %i, i12 3958

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:47 %zext_ln151_4 = zext i12 %add_ln151_2

]]></Node>
<StgValue><ssdm name="zext_ln151_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:48 %lshr_ln151_4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_2, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:50 %matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_14_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:51 %matched_I_14_load = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="matched_I_14_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:53 %preamble_upsampled_addr_2 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:54 %preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:60 %matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_14_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:61 %matched_Q_14_load = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="matched_Q_14_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:67 %add_ln151_3 = add i12 %i, i12 3959

]]></Node>
<StgValue><ssdm name="add_ln151_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:68 %zext_ln151_6 = zext i12 %add_ln151_3

]]></Node>
<StgValue><ssdm name="zext_ln151_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:69 %lshr_ln151_6 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_3, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:71 %matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_15_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:72 %matched_I_15_load = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="matched_I_15_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:74 %preamble_upsampled_addr_3 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:75 %preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:81 %matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_15_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:82 %matched_Q_15_load = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="matched_Q_15_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:88 %add_ln151_4 = add i12 %i, i12 3960

]]></Node>
<StgValue><ssdm name="add_ln151_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:89 %zext_ln151_8 = zext i12 %add_ln151_4

]]></Node>
<StgValue><ssdm name="zext_ln151_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:90 %lshr_ln151_8 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_4, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:92 %matched_I_16_addr = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_16_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:93 %matched_I_16_load = load i8 %matched_I_16_addr

]]></Node>
<StgValue><ssdm name="matched_I_16_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:95 %preamble_upsampled_addr_4 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:96 %preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:102 %matched_Q_16_addr = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_16_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:103 %matched_Q_16_load = load i8 %matched_Q_16_addr

]]></Node>
<StgValue><ssdm name="matched_Q_16_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:109 %add_ln151_5 = add i12 %i, i12 3961

]]></Node>
<StgValue><ssdm name="add_ln151_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:110 %zext_ln151_10 = zext i12 %add_ln151_5

]]></Node>
<StgValue><ssdm name="zext_ln151_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:111 %lshr_ln151_s = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_5, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:113 %matched_I_17_addr = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_17_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:114 %matched_I_17_load = load i8 %matched_I_17_addr

]]></Node>
<StgValue><ssdm name="matched_I_17_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:116 %preamble_upsampled_addr_5 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:117 %preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:123 %matched_Q_17_addr = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_17_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:124 %matched_Q_17_load = load i8 %matched_Q_17_addr

]]></Node>
<StgValue><ssdm name="matched_Q_17_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:130 %add_ln151_6 = add i12 %i, i12 3962

]]></Node>
<StgValue><ssdm name="add_ln151_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:131 %zext_ln151_12 = zext i12 %add_ln151_6

]]></Node>
<StgValue><ssdm name="zext_ln151_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:132 %lshr_ln151_1 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_6, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:134 %matched_I_18_addr = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_18_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:135 %matched_I_18_load = load i8 %matched_I_18_addr

]]></Node>
<StgValue><ssdm name="matched_I_18_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:137 %preamble_upsampled_addr_6 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_6"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:138 %preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:144 %matched_Q_18_addr = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_18_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:145 %matched_Q_18_load = load i8 %matched_Q_18_addr

]]></Node>
<StgValue><ssdm name="matched_Q_18_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:151 %add_ln151_7 = add i12 %i, i12 3963

]]></Node>
<StgValue><ssdm name="add_ln151_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:152 %zext_ln151_14 = zext i12 %add_ln151_7

]]></Node>
<StgValue><ssdm name="zext_ln151_14"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:153 %lshr_ln151_3 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_7, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:155 %matched_I_19_addr = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_19_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:156 %matched_I_19_load = load i8 %matched_I_19_addr

]]></Node>
<StgValue><ssdm name="matched_I_19_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:158 %preamble_upsampled_addr_7 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:159 %preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_7"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:165 %matched_Q_19_addr = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_19_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:166 %matched_Q_19_load = load i8 %matched_Q_19_addr

]]></Node>
<StgValue><ssdm name="matched_Q_19_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:172 %add_ln151_8 = add i12 %i, i12 3964

]]></Node>
<StgValue><ssdm name="add_ln151_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:173 %zext_ln151_16 = zext i12 %add_ln151_8

]]></Node>
<StgValue><ssdm name="zext_ln151_16"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:174 %lshr_ln151_5 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_8, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:176 %matched_I_20_addr = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_20_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:177 %matched_I_20_load = load i8 %matched_I_20_addr

]]></Node>
<StgValue><ssdm name="matched_I_20_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:179 %preamble_upsampled_addr_8 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:180 %preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:186 %matched_Q_20_addr = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_20_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:187 %matched_Q_20_load = load i8 %matched_Q_20_addr

]]></Node>
<StgValue><ssdm name="matched_Q_20_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:193 %add_ln151_9 = add i12 %i, i12 3965

]]></Node>
<StgValue><ssdm name="add_ln151_9"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:194 %zext_ln151_18 = zext i12 %add_ln151_9

]]></Node>
<StgValue><ssdm name="zext_ln151_18"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:195 %lshr_ln151_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_9, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_7"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:197 %matched_I_21_addr = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_21_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:198 %matched_I_21_load = load i8 %matched_I_21_addr

]]></Node>
<StgValue><ssdm name="matched_I_21_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:200 %preamble_upsampled_addr_9 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_9"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:201 %preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_9"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:207 %matched_Q_21_addr = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_21_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:208 %matched_Q_21_load = load i8 %matched_Q_21_addr

]]></Node>
<StgValue><ssdm name="matched_Q_21_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:214 %add_ln151_10 = add i12 %i, i12 3966

]]></Node>
<StgValue><ssdm name="add_ln151_10"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:215 %zext_ln151_20 = zext i12 %add_ln151_10

]]></Node>
<StgValue><ssdm name="zext_ln151_20"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:216 %lshr_ln151_9 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_10, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_9"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:218 %matched_I_22_addr = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_22_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:219 %matched_I_22_load = load i8 %matched_I_22_addr

]]></Node>
<StgValue><ssdm name="matched_I_22_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:221 %preamble_upsampled_addr_10 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:222 %preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:228 %matched_Q_22_addr = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_22_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:229 %matched_Q_22_load = load i8 %matched_Q_22_addr

]]></Node>
<StgValue><ssdm name="matched_Q_22_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:235 %add_ln151_11 = add i12 %i, i12 3967

]]></Node>
<StgValue><ssdm name="add_ln151_11"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:236 %zext_ln151_22 = zext i12 %add_ln151_11

]]></Node>
<StgValue><ssdm name="zext_ln151_22"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:237 %lshr_ln151_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_11, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_10"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:239 %matched_I_23_addr = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_23_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:240 %matched_I_23_load = load i8 %matched_I_23_addr

]]></Node>
<StgValue><ssdm name="matched_I_23_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:242 %preamble_upsampled_addr_11 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_11"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:243 %preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_11"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:249 %matched_Q_23_addr = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_23_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:250 %matched_Q_23_load = load i8 %matched_Q_23_addr

]]></Node>
<StgValue><ssdm name="matched_Q_23_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:256 %add_ln151_12 = add i12 %i, i12 3968

]]></Node>
<StgValue><ssdm name="add_ln151_12"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:257 %zext_ln151_24 = zext i12 %add_ln151_12

]]></Node>
<StgValue><ssdm name="zext_ln151_24"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:258 %lshr_ln151_11 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_12, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_11"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:260 %matched_I_24_addr = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_24_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:261 %matched_I_24_load = load i8 %matched_I_24_addr

]]></Node>
<StgValue><ssdm name="matched_I_24_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:263 %preamble_upsampled_addr_12 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_12"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:264 %preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:270 %matched_Q_24_addr = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_24_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:271 %matched_Q_24_load = load i8 %matched_Q_24_addr

]]></Node>
<StgValue><ssdm name="matched_Q_24_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:277 %add_ln151_13 = add i12 %i, i12 3969

]]></Node>
<StgValue><ssdm name="add_ln151_13"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:278 %zext_ln151_26 = zext i12 %add_ln151_13

]]></Node>
<StgValue><ssdm name="zext_ln151_26"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:279 %lshr_ln151_12 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_13, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_12"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:281 %matched_I_25_addr = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_25_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:282 %matched_I_25_load = load i8 %matched_I_25_addr

]]></Node>
<StgValue><ssdm name="matched_I_25_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:284 %preamble_upsampled_addr_13 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_13"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:285 %preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_13"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:291 %matched_Q_25_addr = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_25_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:292 %matched_Q_25_load = load i8 %matched_Q_25_addr

]]></Node>
<StgValue><ssdm name="matched_Q_25_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:298 %add_ln151_14 = add i12 %i, i12 3970

]]></Node>
<StgValue><ssdm name="add_ln151_14"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:299 %zext_ln151_28 = zext i12 %add_ln151_14

]]></Node>
<StgValue><ssdm name="zext_ln151_28"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:300 %lshr_ln151_13 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_14, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_13"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:302 %matched_I_26_addr = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_26_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:303 %matched_I_26_load = load i8 %matched_I_26_addr

]]></Node>
<StgValue><ssdm name="matched_I_26_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:305 %preamble_upsampled_addr_14 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_28

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_14"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:306 %preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:312 %matched_Q_26_addr = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_26_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:313 %matched_Q_26_load = load i8 %matched_Q_26_addr

]]></Node>
<StgValue><ssdm name="matched_Q_26_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:319 %add_ln151_15 = add i12 %i, i12 3971

]]></Node>
<StgValue><ssdm name="add_ln151_15"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:320 %zext_ln151_30 = zext i12 %add_ln151_15

]]></Node>
<StgValue><ssdm name="zext_ln151_30"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:321 %lshr_ln151_14 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_15, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_14"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:323 %matched_I_27_addr = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_27_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:324 %matched_I_27_load = load i8 %matched_I_27_addr

]]></Node>
<StgValue><ssdm name="matched_I_27_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:326 %preamble_upsampled_addr_15 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_30

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:327 %preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_15"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:333 %matched_Q_27_addr = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_27_addr"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:334 %matched_Q_27_load = load i8 %matched_Q_27_addr

]]></Node>
<StgValue><ssdm name="matched_Q_27_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:340 %add_ln151_16 = add i12 %i, i12 3972

]]></Node>
<StgValue><ssdm name="add_ln151_16"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:341 %zext_ln151_32 = zext i12 %add_ln151_16

]]></Node>
<StgValue><ssdm name="zext_ln151_32"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:342 %lshr_ln151_15 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_16, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_15"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:344 %matched_I_28_addr = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_28_addr"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:345 %matched_I_28_load = load i8 %matched_I_28_addr

]]></Node>
<StgValue><ssdm name="matched_I_28_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:347 %preamble_upsampled_addr_16 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_32

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_16"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:348 %preamble_upsampled_load_16 = load i12 %preamble_upsampled_addr_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_16"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:354 %matched_Q_28_addr = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_28_addr"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:355 %matched_Q_28_load = load i8 %matched_Q_28_addr

]]></Node>
<StgValue><ssdm name="matched_Q_28_load"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:361 %add_ln151_17 = add i12 %i, i12 3973

]]></Node>
<StgValue><ssdm name="add_ln151_17"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:362 %zext_ln151_34 = zext i12 %add_ln151_17

]]></Node>
<StgValue><ssdm name="zext_ln151_34"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:363 %lshr_ln151_16 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_17, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_16"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:365 %matched_I_29_addr = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_29_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:366 %matched_I_29_load = load i8 %matched_I_29_addr

]]></Node>
<StgValue><ssdm name="matched_I_29_load"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:368 %preamble_upsampled_addr_17 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_34

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_17"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:369 %preamble_upsampled_load_17 = load i12 %preamble_upsampled_addr_17

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_17"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:375 %matched_Q_29_addr = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_29_addr"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:376 %matched_Q_29_load = load i8 %matched_Q_29_addr

]]></Node>
<StgValue><ssdm name="matched_Q_29_load"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:382 %add_ln151_18 = add i12 %i, i12 3974

]]></Node>
<StgValue><ssdm name="add_ln151_18"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:383 %zext_ln151_36 = zext i12 %add_ln151_18

]]></Node>
<StgValue><ssdm name="zext_ln151_36"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:384 %lshr_ln151_17 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_18, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_17"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:386 %matched_I_30_addr = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_30_addr"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:387 %matched_I_30_load = load i8 %matched_I_30_addr

]]></Node>
<StgValue><ssdm name="matched_I_30_load"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:389 %preamble_upsampled_addr_18 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_36

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_18"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:390 %preamble_upsampled_load_18 = load i12 %preamble_upsampled_addr_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_18"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:396 %matched_Q_30_addr = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_30_addr"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:397 %matched_Q_30_load = load i8 %matched_Q_30_addr

]]></Node>
<StgValue><ssdm name="matched_Q_30_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:403 %add_ln151_19 = add i12 %i, i12 3975

]]></Node>
<StgValue><ssdm name="add_ln151_19"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:404 %zext_ln151_38 = zext i12 %add_ln151_19

]]></Node>
<StgValue><ssdm name="zext_ln151_38"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:405 %lshr_ln151_18 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_19, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_18"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:407 %matched_I_31_addr = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_I_31_addr"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:408 %matched_I_31_load = load i8 %matched_I_31_addr

]]></Node>
<StgValue><ssdm name="matched_I_31_load"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:410 %preamble_upsampled_addr_19 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_38

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_19"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:411 %preamble_upsampled_load_19 = load i12 %preamble_upsampled_addr_19

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_19"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:417 %matched_Q_31_addr = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="matched_Q_31_addr"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:418 %matched_Q_31_load = load i8 %matched_Q_31_addr

]]></Node>
<StgValue><ssdm name="matched_Q_31_load"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:424 %add_ln149 = add i12 %i, i12 20

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:425 %lshr_ln151_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_19"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:426 %zext_ln151_40 = zext i7 %lshr_ln151_19

]]></Node>
<StgValue><ssdm name="zext_ln151_40"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:427 %add_ln151_20 = add i12 %i, i12 3976

]]></Node>
<StgValue><ssdm name="add_ln151_20"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:428 %zext_ln151_41 = zext i12 %add_ln151_20

]]></Node>
<StgValue><ssdm name="zext_ln151_41"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:429 %lshr_ln151_20 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_20, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_20"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:431 %matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln151_40

]]></Node>
<StgValue><ssdm name="matched_I_0_addr"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:432 %matched_I_0_load = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="matched_I_0_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:434 %preamble_upsampled_addr_20 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_20"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:435 %preamble_upsampled_load_20 = load i12 %preamble_upsampled_addr_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_20"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:441 %matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln151_40

]]></Node>
<StgValue><ssdm name="matched_Q_0_addr"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:442 %matched_Q_0_load = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="matched_Q_0_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:448 %add_ln149_1 = add i12 %i, i12 21

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:449 %lshr_ln151_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_21"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:450 %zext_ln151_43 = zext i7 %lshr_ln151_21

]]></Node>
<StgValue><ssdm name="zext_ln151_43"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:451 %add_ln151_21 = add i12 %i, i12 3977

]]></Node>
<StgValue><ssdm name="add_ln151_21"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:452 %zext_ln151_44 = zext i12 %add_ln151_21

]]></Node>
<StgValue><ssdm name="zext_ln151_44"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:453 %lshr_ln151_22 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_21, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_22"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:455 %matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln151_43

]]></Node>
<StgValue><ssdm name="matched_I_1_addr"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:456 %matched_I_1_load = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="matched_I_1_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:458 %preamble_upsampled_addr_21 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_44

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_21"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:459 %preamble_upsampled_load_21 = load i12 %preamble_upsampled_addr_21

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_21"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:465 %matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln151_43

]]></Node>
<StgValue><ssdm name="matched_Q_1_addr"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:466 %matched_Q_1_load = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="matched_Q_1_load"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:472 %add_ln149_2 = add i12 %i, i12 22

]]></Node>
<StgValue><ssdm name="add_ln149_2"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:473 %lshr_ln151_23 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_23"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:474 %zext_ln151_46 = zext i7 %lshr_ln151_23

]]></Node>
<StgValue><ssdm name="zext_ln151_46"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:475 %add_ln151_22 = add i12 %i, i12 3978

]]></Node>
<StgValue><ssdm name="add_ln151_22"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:476 %zext_ln151_47 = zext i12 %add_ln151_22

]]></Node>
<StgValue><ssdm name="zext_ln151_47"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:477 %lshr_ln151_24 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_22, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_24"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:479 %matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln151_46

]]></Node>
<StgValue><ssdm name="matched_I_2_addr"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:480 %matched_I_2_load = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="matched_I_2_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:482 %preamble_upsampled_addr_22 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_22"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:483 %preamble_upsampled_load_22 = load i12 %preamble_upsampled_addr_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_22"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:489 %matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln151_46

]]></Node>
<StgValue><ssdm name="matched_Q_2_addr"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:490 %matched_Q_2_load = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="matched_Q_2_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:496 %add_ln149_3 = add i12 %i, i12 23

]]></Node>
<StgValue><ssdm name="add_ln149_3"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:497 %lshr_ln151_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_25"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:498 %zext_ln151_49 = zext i7 %lshr_ln151_25

]]></Node>
<StgValue><ssdm name="zext_ln151_49"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:499 %add_ln151_23 = add i12 %i, i12 3979

]]></Node>
<StgValue><ssdm name="add_ln151_23"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:500 %zext_ln151_50 = zext i12 %add_ln151_23

]]></Node>
<StgValue><ssdm name="zext_ln151_50"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:501 %lshr_ln151_26 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_23, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_26"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:503 %matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln151_49

]]></Node>
<StgValue><ssdm name="matched_I_3_addr"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:504 %matched_I_3_load = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="matched_I_3_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:506 %preamble_upsampled_addr_23 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_50

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_23"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:507 %preamble_upsampled_load_23 = load i12 %preamble_upsampled_addr_23

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_23"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:513 %matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln151_49

]]></Node>
<StgValue><ssdm name="matched_Q_3_addr"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:514 %matched_Q_3_load = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="matched_Q_3_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:520 %add_ln149_4 = add i12 %i, i12 24

]]></Node>
<StgValue><ssdm name="add_ln149_4"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:521 %lshr_ln151_27 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_27"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:522 %zext_ln151_52 = zext i7 %lshr_ln151_27

]]></Node>
<StgValue><ssdm name="zext_ln151_52"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:523 %add_ln151_24 = add i12 %i, i12 3980

]]></Node>
<StgValue><ssdm name="add_ln151_24"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:524 %zext_ln151_53 = zext i12 %add_ln151_24

]]></Node>
<StgValue><ssdm name="zext_ln151_53"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:525 %lshr_ln151_28 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_24, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_28"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:527 %matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln151_52

]]></Node>
<StgValue><ssdm name="matched_I_4_addr"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:528 %matched_I_4_load = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="matched_I_4_load"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:530 %preamble_upsampled_addr_24 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_24"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:531 %preamble_upsampled_load_24 = load i12 %preamble_upsampled_addr_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_24"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:537 %matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln151_52

]]></Node>
<StgValue><ssdm name="matched_Q_4_addr"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:538 %matched_Q_4_load = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="matched_Q_4_load"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:544 %add_ln149_5 = add i12 %i, i12 25

]]></Node>
<StgValue><ssdm name="add_ln149_5"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:545 %lshr_ln151_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_29"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:546 %zext_ln151_55 = zext i7 %lshr_ln151_29

]]></Node>
<StgValue><ssdm name="zext_ln151_55"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:547 %add_ln151_25 = add i12 %i, i12 3981

]]></Node>
<StgValue><ssdm name="add_ln151_25"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:548 %zext_ln151_56 = zext i12 %add_ln151_25

]]></Node>
<StgValue><ssdm name="zext_ln151_56"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:549 %lshr_ln151_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_25, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_30"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:551 %matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln151_55

]]></Node>
<StgValue><ssdm name="matched_I_5_addr"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:552 %matched_I_5_load = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="matched_I_5_load"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:554 %preamble_upsampled_addr_25 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_56

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_25"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:555 %preamble_upsampled_load_25 = load i12 %preamble_upsampled_addr_25

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_25"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:561 %matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln151_55

]]></Node>
<StgValue><ssdm name="matched_Q_5_addr"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:562 %matched_Q_5_load = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="matched_Q_5_load"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:568 %add_ln149_6 = add i12 %i, i12 26

]]></Node>
<StgValue><ssdm name="add_ln149_6"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:569 %lshr_ln151_31 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_31"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:570 %zext_ln151_58 = zext i7 %lshr_ln151_31

]]></Node>
<StgValue><ssdm name="zext_ln151_58"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:571 %add_ln151_26 = add i12 %i, i12 3982

]]></Node>
<StgValue><ssdm name="add_ln151_26"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:572 %zext_ln151_59 = zext i12 %add_ln151_26

]]></Node>
<StgValue><ssdm name="zext_ln151_59"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:573 %lshr_ln151_32 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_26, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_32"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:575 %matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln151_58

]]></Node>
<StgValue><ssdm name="matched_I_6_addr"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:576 %matched_I_6_load = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="matched_I_6_load"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:578 %preamble_upsampled_addr_26 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_26"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:579 %preamble_upsampled_load_26 = load i12 %preamble_upsampled_addr_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_26"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:585 %matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln151_58

]]></Node>
<StgValue><ssdm name="matched_Q_6_addr"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:586 %matched_Q_6_load = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="matched_Q_6_load"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:592 %add_ln149_7 = add i12 %i, i12 27

]]></Node>
<StgValue><ssdm name="add_ln149_7"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:593 %lshr_ln151_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_7, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_33"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:594 %zext_ln151_61 = zext i7 %lshr_ln151_33

]]></Node>
<StgValue><ssdm name="zext_ln151_61"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:595 %add_ln151_27 = add i12 %i, i12 3983

]]></Node>
<StgValue><ssdm name="add_ln151_27"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:596 %zext_ln151_62 = zext i12 %add_ln151_27

]]></Node>
<StgValue><ssdm name="zext_ln151_62"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:597 %lshr_ln151_34 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_27, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_34"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:599 %matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln151_61

]]></Node>
<StgValue><ssdm name="matched_I_7_addr"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:600 %matched_I_7_load = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="matched_I_7_load"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:602 %preamble_upsampled_addr_27 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_62

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_27"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:603 %preamble_upsampled_load_27 = load i12 %preamble_upsampled_addr_27

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_27"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:609 %matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln151_61

]]></Node>
<StgValue><ssdm name="matched_Q_7_addr"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:610 %matched_Q_7_load = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="matched_Q_7_load"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:616 %add_ln149_8 = add i12 %i, i12 28

]]></Node>
<StgValue><ssdm name="add_ln149_8"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:617 %lshr_ln151_35 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_8, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_35"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:618 %zext_ln151_64 = zext i7 %lshr_ln151_35

]]></Node>
<StgValue><ssdm name="zext_ln151_64"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:619 %add_ln151_28 = add i12 %i, i12 3984

]]></Node>
<StgValue><ssdm name="add_ln151_28"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:620 %zext_ln151_65 = zext i12 %add_ln151_28

]]></Node>
<StgValue><ssdm name="zext_ln151_65"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:621 %lshr_ln151_36 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_28, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_36"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:623 %matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln151_64

]]></Node>
<StgValue><ssdm name="matched_I_8_addr"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:624 %matched_I_8_load = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="matched_I_8_load"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:626 %preamble_upsampled_addr_28 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_65

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_28"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:627 %preamble_upsampled_load_28 = load i12 %preamble_upsampled_addr_28

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_28"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:633 %matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln151_64

]]></Node>
<StgValue><ssdm name="matched_Q_8_addr"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:634 %matched_Q_8_load = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="matched_Q_8_load"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:640 %add_ln149_9 = add i12 %i, i12 29

]]></Node>
<StgValue><ssdm name="add_ln149_9"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:641 %lshr_ln151_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_9, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_37"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:642 %zext_ln151_67 = zext i7 %lshr_ln151_37

]]></Node>
<StgValue><ssdm name="zext_ln151_67"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:643 %add_ln151_29 = add i12 %i, i12 3985

]]></Node>
<StgValue><ssdm name="add_ln151_29"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:644 %zext_ln151_68 = zext i12 %add_ln151_29

]]></Node>
<StgValue><ssdm name="zext_ln151_68"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:645 %lshr_ln151_38 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_29, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_38"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:647 %matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln151_67

]]></Node>
<StgValue><ssdm name="matched_I_9_addr"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:648 %matched_I_9_load = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="matched_I_9_load"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:650 %preamble_upsampled_addr_29 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_68

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_29"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:651 %preamble_upsampled_load_29 = load i12 %preamble_upsampled_addr_29

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_29"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:657 %matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln151_67

]]></Node>
<StgValue><ssdm name="matched_Q_9_addr"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:658 %matched_Q_9_load = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="matched_Q_9_load"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:664 %add_ln149_10 = add i12 %i, i12 30

]]></Node>
<StgValue><ssdm name="add_ln149_10"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:665 %lshr_ln151_39 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_10, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_39"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:666 %zext_ln151_70 = zext i7 %lshr_ln151_39

]]></Node>
<StgValue><ssdm name="zext_ln151_70"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:667 %add_ln151_30 = add i12 %i, i12 3986

]]></Node>
<StgValue><ssdm name="add_ln151_30"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:668 %zext_ln151_71 = zext i12 %add_ln151_30

]]></Node>
<StgValue><ssdm name="zext_ln151_71"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:669 %lshr_ln151_40 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_30, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_40"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:671 %matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln151_70

]]></Node>
<StgValue><ssdm name="matched_I_10_addr"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:672 %matched_I_10_load = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="matched_I_10_load"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:674 %preamble_upsampled_addr_30 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_71

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_30"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:675 %preamble_upsampled_load_30 = load i12 %preamble_upsampled_addr_30

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_30"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:681 %matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln151_70

]]></Node>
<StgValue><ssdm name="matched_Q_10_addr"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:682 %matched_Q_10_load = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="matched_Q_10_load"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:688 %add_ln149_11 = add i12 %i, i12 31

]]></Node>
<StgValue><ssdm name="add_ln149_11"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:689 %lshr_ln151_41 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_11, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_41"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:690 %zext_ln151_73 = zext i7 %lshr_ln151_41

]]></Node>
<StgValue><ssdm name="zext_ln151_73"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:691 %add_ln151_31 = add i12 %i, i12 3987

]]></Node>
<StgValue><ssdm name="add_ln151_31"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:692 %zext_ln151_74 = zext i12 %add_ln151_31

]]></Node>
<StgValue><ssdm name="zext_ln151_74"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:693 %lshr_ln151_42 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_31, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_42"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:695 %matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln151_73

]]></Node>
<StgValue><ssdm name="matched_I_11_addr"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:696 %matched_I_11_load = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="matched_I_11_load"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:698 %preamble_upsampled_addr_31 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_74

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_31"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:699 %preamble_upsampled_load_31 = load i12 %preamble_upsampled_addr_31

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_31"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:705 %matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln151_73

]]></Node>
<StgValue><ssdm name="matched_Q_11_addr"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:706 %matched_Q_11_load = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="matched_Q_11_load"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body371.split:712 %add_ln151_32 = add i7 %lshr_ln, i7 1

]]></Node>
<StgValue><ssdm name="add_ln151_32"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:713 %zext_ln151_76 = zext i7 %add_ln151_32

]]></Node>
<StgValue><ssdm name="zext_ln151_76"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:714 %add_ln151_33 = add i12 %i, i12 3988

]]></Node>
<StgValue><ssdm name="add_ln151_33"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:715 %zext_ln151_77 = zext i12 %add_ln151_33

]]></Node>
<StgValue><ssdm name="zext_ln151_77"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:716 %lshr_ln151_43 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_33, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_43"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:718 %matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln151_76

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:719 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:721 %preamble_upsampled_addr_32 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_77

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_32"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:722 %preamble_upsampled_load_32 = load i12 %preamble_upsampled_addr_32

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_32"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:728 %matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln151_76

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:729 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:735 %add_ln149_12 = add i12 %i, i12 33

]]></Node>
<StgValue><ssdm name="add_ln149_12"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:736 %lshr_ln151_44 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_12, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_44"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:737 %zext_ln151_79 = zext i7 %lshr_ln151_44

]]></Node>
<StgValue><ssdm name="zext_ln151_79"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:738 %add_ln151_34 = add i12 %i, i12 3989

]]></Node>
<StgValue><ssdm name="add_ln151_34"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:739 %zext_ln151_80 = zext i12 %add_ln151_34

]]></Node>
<StgValue><ssdm name="zext_ln151_80"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:740 %lshr_ln151_45 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_34, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_45"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:742 %matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln151_79

]]></Node>
<StgValue><ssdm name="matched_I_13_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:743 %matched_I_13_load_1 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_13_load_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:745 %preamble_upsampled_addr_33 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_80

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_33"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:746 %preamble_upsampled_load_33 = load i12 %preamble_upsampled_addr_33

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_33"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:752 %matched_Q_13_addr_1 = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln151_79

]]></Node>
<StgValue><ssdm name="matched_Q_13_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:753 %matched_Q_13_load_1 = load i8 %matched_Q_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_13_load_1"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:759 %add_ln149_13 = add i12 %i, i12 34

]]></Node>
<StgValue><ssdm name="add_ln149_13"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:760 %lshr_ln151_46 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_13, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_46"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:761 %zext_ln151_82 = zext i7 %lshr_ln151_46

]]></Node>
<StgValue><ssdm name="zext_ln151_82"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:762 %add_ln151_35 = add i12 %i, i12 3990

]]></Node>
<StgValue><ssdm name="add_ln151_35"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:763 %zext_ln151_83 = zext i12 %add_ln151_35

]]></Node>
<StgValue><ssdm name="zext_ln151_83"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:764 %lshr_ln151_47 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_35, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_47"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:766 %matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln151_82

]]></Node>
<StgValue><ssdm name="matched_I_14_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:767 %matched_I_14_load_1 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_14_load_1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:769 %preamble_upsampled_addr_34 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_83

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_34"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:770 %preamble_upsampled_load_34 = load i12 %preamble_upsampled_addr_34

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_34"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:776 %matched_Q_14_addr_1 = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln151_82

]]></Node>
<StgValue><ssdm name="matched_Q_14_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:777 %matched_Q_14_load_1 = load i8 %matched_Q_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_14_load_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:783 %add_ln149_14 = add i12 %i, i12 35

]]></Node>
<StgValue><ssdm name="add_ln149_14"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:784 %lshr_ln151_48 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_14, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_48"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:785 %zext_ln151_85 = zext i7 %lshr_ln151_48

]]></Node>
<StgValue><ssdm name="zext_ln151_85"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:786 %add_ln151_36 = add i12 %i, i12 3991

]]></Node>
<StgValue><ssdm name="add_ln151_36"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:787 %zext_ln151_86 = zext i12 %add_ln151_36

]]></Node>
<StgValue><ssdm name="zext_ln151_86"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:788 %lshr_ln151_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_36, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_49"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:790 %matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln151_85

]]></Node>
<StgValue><ssdm name="matched_I_15_addr_1"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:791 %matched_I_15_load_1 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_15_load_1"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:793 %preamble_upsampled_addr_35 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_86

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_35"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:794 %preamble_upsampled_load_35 = load i12 %preamble_upsampled_addr_35

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_35"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:800 %matched_Q_15_addr_1 = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln151_85

]]></Node>
<StgValue><ssdm name="matched_Q_15_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:801 %matched_Q_15_load_1 = load i8 %matched_Q_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_15_load_1"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:807 %add_ln149_15 = add i12 %i, i12 36

]]></Node>
<StgValue><ssdm name="add_ln149_15"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:808 %lshr_ln151_50 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_15, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_50"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:809 %zext_ln151_88 = zext i7 %lshr_ln151_50

]]></Node>
<StgValue><ssdm name="zext_ln151_88"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:810 %add_ln151_37 = add i12 %i, i12 3992

]]></Node>
<StgValue><ssdm name="add_ln151_37"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:811 %zext_ln151_89 = zext i12 %add_ln151_37

]]></Node>
<StgValue><ssdm name="zext_ln151_89"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:812 %lshr_ln151_51 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_37, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_51"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:814 %matched_I_16_addr_1 = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln151_88

]]></Node>
<StgValue><ssdm name="matched_I_16_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:815 %matched_I_16_load_1 = load i8 %matched_I_16_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_16_load_1"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:817 %preamble_upsampled_addr_36 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_89

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_36"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:818 %preamble_upsampled_load_36 = load i12 %preamble_upsampled_addr_36

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_36"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:824 %matched_Q_16_addr_1 = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln151_88

]]></Node>
<StgValue><ssdm name="matched_Q_16_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:825 %matched_Q_16_load_1 = load i8 %matched_Q_16_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_16_load_1"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:831 %add_ln149_16 = add i12 %i, i12 37

]]></Node>
<StgValue><ssdm name="add_ln149_16"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:832 %lshr_ln151_52 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_16, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_52"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:833 %zext_ln151_91 = zext i7 %lshr_ln151_52

]]></Node>
<StgValue><ssdm name="zext_ln151_91"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:834 %add_ln151_38 = add i12 %i, i12 3993

]]></Node>
<StgValue><ssdm name="add_ln151_38"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:835 %zext_ln151_92 = zext i12 %add_ln151_38

]]></Node>
<StgValue><ssdm name="zext_ln151_92"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:836 %lshr_ln151_53 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_38, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_53"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:838 %matched_I_17_addr_1 = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln151_91

]]></Node>
<StgValue><ssdm name="matched_I_17_addr_1"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:839 %matched_I_17_load_1 = load i8 %matched_I_17_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_17_load_1"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:841 %preamble_upsampled_addr_37 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_92

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_37"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:842 %preamble_upsampled_load_37 = load i12 %preamble_upsampled_addr_37

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_37"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:848 %matched_Q_17_addr_1 = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln151_91

]]></Node>
<StgValue><ssdm name="matched_Q_17_addr_1"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:849 %matched_Q_17_load_1 = load i8 %matched_Q_17_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_17_load_1"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:855 %add_ln149_17 = add i12 %i, i12 38

]]></Node>
<StgValue><ssdm name="add_ln149_17"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:856 %lshr_ln151_54 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_17, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_54"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:857 %zext_ln151_94 = zext i7 %lshr_ln151_54

]]></Node>
<StgValue><ssdm name="zext_ln151_94"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:858 %add_ln151_39 = add i12 %i, i12 3994

]]></Node>
<StgValue><ssdm name="add_ln151_39"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:859 %zext_ln151_95 = zext i12 %add_ln151_39

]]></Node>
<StgValue><ssdm name="zext_ln151_95"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:860 %lshr_ln151_55 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_39, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_55"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:862 %matched_I_18_addr_1 = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln151_94

]]></Node>
<StgValue><ssdm name="matched_I_18_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:863 %matched_I_18_load_1 = load i8 %matched_I_18_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_18_load_1"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:865 %preamble_upsampled_addr_38 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_95

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_38"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:866 %preamble_upsampled_load_38 = load i12 %preamble_upsampled_addr_38

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_38"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:872 %matched_Q_18_addr_1 = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln151_94

]]></Node>
<StgValue><ssdm name="matched_Q_18_addr_1"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:873 %matched_Q_18_load_1 = load i8 %matched_Q_18_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_18_load_1"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:879 %add_ln149_18 = add i12 %i, i12 39

]]></Node>
<StgValue><ssdm name="add_ln149_18"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:880 %lshr_ln151_56 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_18, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_56"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:881 %zext_ln151_97 = zext i7 %lshr_ln151_56

]]></Node>
<StgValue><ssdm name="zext_ln151_97"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:882 %add_ln151_40 = add i12 %i, i12 3995

]]></Node>
<StgValue><ssdm name="add_ln151_40"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:883 %zext_ln151_98 = zext i12 %add_ln151_40

]]></Node>
<StgValue><ssdm name="zext_ln151_98"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:884 %lshr_ln151_57 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_40, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_57"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:886 %matched_I_19_addr_1 = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln151_97

]]></Node>
<StgValue><ssdm name="matched_I_19_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:887 %matched_I_19_load_1 = load i8 %matched_I_19_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_19_load_1"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:889 %preamble_upsampled_addr_39 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_98

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_39"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:890 %preamble_upsampled_load_39 = load i12 %preamble_upsampled_addr_39

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_39"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:896 %matched_Q_19_addr_1 = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln151_97

]]></Node>
<StgValue><ssdm name="matched_Q_19_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:897 %matched_Q_19_load_1 = load i8 %matched_Q_19_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_19_load_1"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:903 %add_ln149_19 = add i12 %i, i12 40

]]></Node>
<StgValue><ssdm name="add_ln149_19"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:904 %lshr_ln151_58 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_19, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_58"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:905 %zext_ln151_100 = zext i7 %lshr_ln151_58

]]></Node>
<StgValue><ssdm name="zext_ln151_100"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:906 %add_ln151_41 = add i12 %i, i12 3996

]]></Node>
<StgValue><ssdm name="add_ln151_41"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:907 %zext_ln151_101 = zext i12 %add_ln151_41

]]></Node>
<StgValue><ssdm name="zext_ln151_101"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:908 %lshr_ln151_59 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_41, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_59"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:910 %matched_I_20_addr_1 = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln151_100

]]></Node>
<StgValue><ssdm name="matched_I_20_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:911 %matched_I_20_load_1 = load i8 %matched_I_20_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_20_load_1"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:913 %preamble_upsampled_addr_40 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_101

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_40"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:914 %preamble_upsampled_load_40 = load i12 %preamble_upsampled_addr_40

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_40"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:920 %matched_Q_20_addr_1 = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln151_100

]]></Node>
<StgValue><ssdm name="matched_Q_20_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:921 %matched_Q_20_load_1 = load i8 %matched_Q_20_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_20_load_1"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:927 %add_ln149_20 = add i12 %i, i12 41

]]></Node>
<StgValue><ssdm name="add_ln149_20"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:928 %lshr_ln151_60 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_20, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_60"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:929 %zext_ln151_103 = zext i7 %lshr_ln151_60

]]></Node>
<StgValue><ssdm name="zext_ln151_103"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:930 %add_ln151_42 = add i12 %i, i12 3997

]]></Node>
<StgValue><ssdm name="add_ln151_42"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:931 %zext_ln151_104 = zext i12 %add_ln151_42

]]></Node>
<StgValue><ssdm name="zext_ln151_104"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:932 %lshr_ln151_61 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_42, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_61"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:934 %matched_I_21_addr_1 = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln151_103

]]></Node>
<StgValue><ssdm name="matched_I_21_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:935 %matched_I_21_load_1 = load i8 %matched_I_21_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_21_load_1"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:937 %preamble_upsampled_addr_41 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_104

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_41"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:938 %preamble_upsampled_load_41 = load i12 %preamble_upsampled_addr_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_41"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:944 %matched_Q_21_addr_1 = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln151_103

]]></Node>
<StgValue><ssdm name="matched_Q_21_addr_1"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:945 %matched_Q_21_load_1 = load i8 %matched_Q_21_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_21_load_1"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:951 %add_ln149_21 = add i12 %i, i12 42

]]></Node>
<StgValue><ssdm name="add_ln149_21"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:952 %lshr_ln151_62 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_21, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_62"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:953 %zext_ln151_106 = zext i7 %lshr_ln151_62

]]></Node>
<StgValue><ssdm name="zext_ln151_106"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:954 %add_ln151_43 = add i12 %i, i12 3998

]]></Node>
<StgValue><ssdm name="add_ln151_43"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:955 %zext_ln151_107 = zext i12 %add_ln151_43

]]></Node>
<StgValue><ssdm name="zext_ln151_107"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:956 %lshr_ln151_63 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_43, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_63"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:958 %matched_I_22_addr_1 = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln151_106

]]></Node>
<StgValue><ssdm name="matched_I_22_addr_1"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:959 %matched_I_22_load_1 = load i8 %matched_I_22_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_22_load_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:961 %preamble_upsampled_addr_42 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_107

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_42"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:962 %preamble_upsampled_load_42 = load i12 %preamble_upsampled_addr_42

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_42"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:968 %matched_Q_22_addr_1 = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln151_106

]]></Node>
<StgValue><ssdm name="matched_Q_22_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:969 %matched_Q_22_load_1 = load i8 %matched_Q_22_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_22_load_1"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:975 %add_ln149_22 = add i12 %i, i12 43

]]></Node>
<StgValue><ssdm name="add_ln149_22"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:976 %lshr_ln151_64 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_22, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_64"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:977 %zext_ln151_109 = zext i7 %lshr_ln151_64

]]></Node>
<StgValue><ssdm name="zext_ln151_109"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:978 %add_ln151_44 = add i12 %i, i12 3999

]]></Node>
<StgValue><ssdm name="add_ln151_44"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:979 %zext_ln151_110 = zext i12 %add_ln151_44

]]></Node>
<StgValue><ssdm name="zext_ln151_110"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:980 %lshr_ln151_65 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_44, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_65"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:982 %matched_I_23_addr_1 = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln151_109

]]></Node>
<StgValue><ssdm name="matched_I_23_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:983 %matched_I_23_load_1 = load i8 %matched_I_23_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_23_load_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:985 %preamble_upsampled_addr_43 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_110

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_43"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:986 %preamble_upsampled_load_43 = load i12 %preamble_upsampled_addr_43

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_43"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:992 %matched_Q_23_addr_1 = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln151_109

]]></Node>
<StgValue><ssdm name="matched_Q_23_addr_1"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:993 %matched_Q_23_load_1 = load i8 %matched_Q_23_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_23_load_1"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:999 %add_ln149_23 = add i12 %i, i12 44

]]></Node>
<StgValue><ssdm name="add_ln149_23"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1000 %lshr_ln151_66 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_23, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_66"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1001 %zext_ln151_112 = zext i7 %lshr_ln151_66

]]></Node>
<StgValue><ssdm name="zext_ln151_112"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1002 %add_ln151_45 = add i12 %i, i12 4000

]]></Node>
<StgValue><ssdm name="add_ln151_45"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1003 %zext_ln151_113 = zext i12 %add_ln151_45

]]></Node>
<StgValue><ssdm name="zext_ln151_113"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1004 %lshr_ln151_67 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_45, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_67"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1006 %matched_I_24_addr_1 = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln151_112

]]></Node>
<StgValue><ssdm name="matched_I_24_addr_1"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1007 %matched_I_24_load_1 = load i8 %matched_I_24_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_24_load_1"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1009 %preamble_upsampled_addr_44 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_113

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_44"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1010 %preamble_upsampled_load_44 = load i12 %preamble_upsampled_addr_44

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_44"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1016 %matched_Q_24_addr_1 = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln151_112

]]></Node>
<StgValue><ssdm name="matched_Q_24_addr_1"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1017 %matched_Q_24_load_1 = load i8 %matched_Q_24_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_24_load_1"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1023 %add_ln149_24 = add i12 %i, i12 45

]]></Node>
<StgValue><ssdm name="add_ln149_24"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1024 %lshr_ln151_68 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_24, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_68"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1025 %zext_ln151_115 = zext i7 %lshr_ln151_68

]]></Node>
<StgValue><ssdm name="zext_ln151_115"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1026 %add_ln151_46 = add i12 %i, i12 4001

]]></Node>
<StgValue><ssdm name="add_ln151_46"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1027 %zext_ln151_116 = zext i12 %add_ln151_46

]]></Node>
<StgValue><ssdm name="zext_ln151_116"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1028 %lshr_ln151_69 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_46, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_69"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1030 %matched_I_25_addr_1 = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln151_115

]]></Node>
<StgValue><ssdm name="matched_I_25_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1031 %matched_I_25_load_1 = load i8 %matched_I_25_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_25_load_1"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1033 %preamble_upsampled_addr_45 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_116

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_45"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1034 %preamble_upsampled_load_45 = load i12 %preamble_upsampled_addr_45

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_45"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1040 %matched_Q_25_addr_1 = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln151_115

]]></Node>
<StgValue><ssdm name="matched_Q_25_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1041 %matched_Q_25_load_1 = load i8 %matched_Q_25_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_25_load_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1047 %add_ln149_25 = add i12 %i, i12 46

]]></Node>
<StgValue><ssdm name="add_ln149_25"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1048 %lshr_ln151_70 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_25, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_70"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1049 %zext_ln151_118 = zext i7 %lshr_ln151_70

]]></Node>
<StgValue><ssdm name="zext_ln151_118"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1050 %add_ln151_47 = add i12 %i, i12 4002

]]></Node>
<StgValue><ssdm name="add_ln151_47"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1051 %zext_ln151_119 = zext i12 %add_ln151_47

]]></Node>
<StgValue><ssdm name="zext_ln151_119"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1052 %lshr_ln151_71 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_47, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_71"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1054 %matched_I_26_addr_1 = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln151_118

]]></Node>
<StgValue><ssdm name="matched_I_26_addr_1"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1055 %matched_I_26_load_1 = load i8 %matched_I_26_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_26_load_1"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1057 %preamble_upsampled_addr_46 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_119

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_46"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1058 %preamble_upsampled_load_46 = load i12 %preamble_upsampled_addr_46

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_46"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1064 %matched_Q_26_addr_1 = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln151_118

]]></Node>
<StgValue><ssdm name="matched_Q_26_addr_1"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1065 %matched_Q_26_load_1 = load i8 %matched_Q_26_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_26_load_1"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1071 %add_ln149_26 = add i12 %i, i12 47

]]></Node>
<StgValue><ssdm name="add_ln149_26"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1072 %lshr_ln151_72 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_26, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_72"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1073 %zext_ln151_121 = zext i7 %lshr_ln151_72

]]></Node>
<StgValue><ssdm name="zext_ln151_121"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1074 %add_ln151_48 = add i12 %i, i12 4003

]]></Node>
<StgValue><ssdm name="add_ln151_48"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1075 %zext_ln151_122 = zext i12 %add_ln151_48

]]></Node>
<StgValue><ssdm name="zext_ln151_122"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1076 %lshr_ln151_73 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_48, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_73"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1078 %matched_I_27_addr_1 = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln151_121

]]></Node>
<StgValue><ssdm name="matched_I_27_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1079 %matched_I_27_load_1 = load i8 %matched_I_27_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_27_load_1"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1081 %preamble_upsampled_addr_47 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_122

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_47"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1082 %preamble_upsampled_load_47 = load i12 %preamble_upsampled_addr_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_47"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1088 %matched_Q_27_addr_1 = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln151_121

]]></Node>
<StgValue><ssdm name="matched_Q_27_addr_1"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1089 %matched_Q_27_load_1 = load i8 %matched_Q_27_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_27_load_1"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1095 %add_ln149_27 = add i12 %i, i12 48

]]></Node>
<StgValue><ssdm name="add_ln149_27"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1096 %lshr_ln151_74 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_27, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_74"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1097 %zext_ln151_124 = zext i7 %lshr_ln151_74

]]></Node>
<StgValue><ssdm name="zext_ln151_124"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1098 %add_ln151_49 = add i12 %i, i12 4004

]]></Node>
<StgValue><ssdm name="add_ln151_49"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1099 %zext_ln151_125 = zext i12 %add_ln151_49

]]></Node>
<StgValue><ssdm name="zext_ln151_125"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1100 %lshr_ln151_75 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_49, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_75"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1102 %matched_I_28_addr_1 = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln151_124

]]></Node>
<StgValue><ssdm name="matched_I_28_addr_1"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1103 %matched_I_28_load_1 = load i8 %matched_I_28_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_28_load_1"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1105 %preamble_upsampled_addr_48 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_125

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_48"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1106 %preamble_upsampled_load_48 = load i12 %preamble_upsampled_addr_48

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_48"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1112 %matched_Q_28_addr_1 = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln151_124

]]></Node>
<StgValue><ssdm name="matched_Q_28_addr_1"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1113 %matched_Q_28_load_1 = load i8 %matched_Q_28_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_28_load_1"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1119 %add_ln149_28 = add i12 %i, i12 49

]]></Node>
<StgValue><ssdm name="add_ln149_28"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1120 %lshr_ln151_76 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_28, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_76"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1121 %zext_ln151_127 = zext i7 %lshr_ln151_76

]]></Node>
<StgValue><ssdm name="zext_ln151_127"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1122 %add_ln151_50 = add i12 %i, i12 4005

]]></Node>
<StgValue><ssdm name="add_ln151_50"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1123 %zext_ln151_128 = zext i12 %add_ln151_50

]]></Node>
<StgValue><ssdm name="zext_ln151_128"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1124 %lshr_ln151_77 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_50, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_77"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1126 %matched_I_29_addr_1 = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln151_127

]]></Node>
<StgValue><ssdm name="matched_I_29_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1127 %matched_I_29_load_1 = load i8 %matched_I_29_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_29_load_1"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1129 %preamble_upsampled_addr_49 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_128

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_49"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1130 %preamble_upsampled_load_49 = load i12 %preamble_upsampled_addr_49

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_49"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1136 %matched_Q_29_addr_1 = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln151_127

]]></Node>
<StgValue><ssdm name="matched_Q_29_addr_1"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1137 %matched_Q_29_load_1 = load i8 %matched_Q_29_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_29_load_1"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1143 %add_ln149_29 = add i12 %i, i12 50

]]></Node>
<StgValue><ssdm name="add_ln149_29"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1144 %lshr_ln151_78 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_29, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_78"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1145 %zext_ln151_130 = zext i7 %lshr_ln151_78

]]></Node>
<StgValue><ssdm name="zext_ln151_130"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1146 %add_ln151_51 = add i12 %i, i12 4006

]]></Node>
<StgValue><ssdm name="add_ln151_51"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1147 %zext_ln151_131 = zext i12 %add_ln151_51

]]></Node>
<StgValue><ssdm name="zext_ln151_131"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1148 %lshr_ln151_79 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_51, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_79"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1150 %matched_I_30_addr_1 = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln151_130

]]></Node>
<StgValue><ssdm name="matched_I_30_addr_1"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1151 %matched_I_30_load_1 = load i8 %matched_I_30_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_30_load_1"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1153 %preamble_upsampled_addr_50 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_131

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_50"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1154 %preamble_upsampled_load_50 = load i12 %preamble_upsampled_addr_50

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_50"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1160 %matched_Q_30_addr_1 = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln151_130

]]></Node>
<StgValue><ssdm name="matched_Q_30_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1161 %matched_Q_30_load_1 = load i8 %matched_Q_30_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_30_load_1"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1167 %add_ln149_30 = add i12 %i, i12 51

]]></Node>
<StgValue><ssdm name="add_ln149_30"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1168 %lshr_ln151_80 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_30, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_80"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1169 %zext_ln151_133 = zext i7 %lshr_ln151_80

]]></Node>
<StgValue><ssdm name="zext_ln151_133"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1170 %add_ln151_52 = add i12 %i, i12 4007

]]></Node>
<StgValue><ssdm name="add_ln151_52"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1171 %zext_ln151_134 = zext i12 %add_ln151_52

]]></Node>
<StgValue><ssdm name="zext_ln151_134"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1172 %lshr_ln151_81 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_52, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_81"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1174 %matched_I_31_addr_1 = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln151_133

]]></Node>
<StgValue><ssdm name="matched_I_31_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1175 %matched_I_31_load_1 = load i8 %matched_I_31_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_31_load_1"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1177 %preamble_upsampled_addr_51 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_134

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_51"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1178 %preamble_upsampled_load_51 = load i12 %preamble_upsampled_addr_51

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_51"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1184 %matched_Q_31_addr_1 = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln151_133

]]></Node>
<StgValue><ssdm name="matched_Q_31_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1185 %matched_Q_31_load_1 = load i8 %matched_Q_31_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_31_load_1"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1191 %add_ln149_31 = add i12 %i, i12 52

]]></Node>
<StgValue><ssdm name="add_ln149_31"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1192 %lshr_ln151_82 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_31, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_82"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1193 %zext_ln151_136 = zext i7 %lshr_ln151_82

]]></Node>
<StgValue><ssdm name="zext_ln151_136"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1194 %add_ln151_53 = add i12 %i, i12 4008

]]></Node>
<StgValue><ssdm name="add_ln151_53"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1195 %zext_ln151_137 = zext i12 %add_ln151_53

]]></Node>
<StgValue><ssdm name="zext_ln151_137"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1196 %lshr_ln151_83 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_53, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_83"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1198 %matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln151_136

]]></Node>
<StgValue><ssdm name="matched_I_0_addr_1"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1199 %matched_I_0_load_1 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_0_load_1"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1201 %preamble_upsampled_addr_52 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_137

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_52"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1202 %preamble_upsampled_load_52 = load i12 %preamble_upsampled_addr_52

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_52"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1208 %matched_Q_0_addr_1 = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln151_136

]]></Node>
<StgValue><ssdm name="matched_Q_0_addr_1"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1209 %matched_Q_0_load_1 = load i8 %matched_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_0_load_1"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1215 %add_ln149_32 = add i12 %i, i12 53

]]></Node>
<StgValue><ssdm name="add_ln149_32"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1216 %lshr_ln151_84 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_32, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_84"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1217 %zext_ln151_139 = zext i7 %lshr_ln151_84

]]></Node>
<StgValue><ssdm name="zext_ln151_139"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1218 %add_ln151_54 = add i12 %i, i12 4009

]]></Node>
<StgValue><ssdm name="add_ln151_54"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1219 %zext_ln151_140 = zext i12 %add_ln151_54

]]></Node>
<StgValue><ssdm name="zext_ln151_140"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1220 %lshr_ln151_85 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_54, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_85"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1222 %matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln151_139

]]></Node>
<StgValue><ssdm name="matched_I_1_addr_1"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1223 %matched_I_1_load_1 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_1_load_1"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1225 %preamble_upsampled_addr_53 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_140

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_53"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1226 %preamble_upsampled_load_53 = load i12 %preamble_upsampled_addr_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_53"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1232 %matched_Q_1_addr_1 = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln151_139

]]></Node>
<StgValue><ssdm name="matched_Q_1_addr_1"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1233 %matched_Q_1_load_1 = load i8 %matched_Q_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_1_load_1"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1239 %add_ln149_33 = add i12 %i, i12 54

]]></Node>
<StgValue><ssdm name="add_ln149_33"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1240 %lshr_ln151_86 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_33, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_86"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1241 %zext_ln151_142 = zext i7 %lshr_ln151_86

]]></Node>
<StgValue><ssdm name="zext_ln151_142"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1242 %add_ln151_55 = add i12 %i, i12 4010

]]></Node>
<StgValue><ssdm name="add_ln151_55"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1243 %zext_ln151_143 = zext i12 %add_ln151_55

]]></Node>
<StgValue><ssdm name="zext_ln151_143"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1244 %lshr_ln151_87 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_55, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_87"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1246 %matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln151_142

]]></Node>
<StgValue><ssdm name="matched_I_2_addr_1"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1247 %matched_I_2_load_1 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_2_load_1"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1249 %preamble_upsampled_addr_54 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_143

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_54"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1250 %preamble_upsampled_load_54 = load i12 %preamble_upsampled_addr_54

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_54"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1256 %matched_Q_2_addr_1 = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln151_142

]]></Node>
<StgValue><ssdm name="matched_Q_2_addr_1"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1257 %matched_Q_2_load_1 = load i8 %matched_Q_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_2_load_1"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1263 %add_ln149_34 = add i12 %i, i12 55

]]></Node>
<StgValue><ssdm name="add_ln149_34"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1264 %lshr_ln151_88 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_34, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_88"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1265 %zext_ln151_145 = zext i7 %lshr_ln151_88

]]></Node>
<StgValue><ssdm name="zext_ln151_145"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1266 %add_ln151_56 = add i12 %i, i12 4011

]]></Node>
<StgValue><ssdm name="add_ln151_56"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1267 %zext_ln151_146 = zext i12 %add_ln151_56

]]></Node>
<StgValue><ssdm name="zext_ln151_146"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1268 %lshr_ln151_89 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_56, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_89"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1270 %matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln151_145

]]></Node>
<StgValue><ssdm name="matched_I_3_addr_1"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1271 %matched_I_3_load_1 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_3_load_1"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1273 %preamble_upsampled_addr_55 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_146

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_55"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1274 %preamble_upsampled_load_55 = load i12 %preamble_upsampled_addr_55

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_55"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1280 %matched_Q_3_addr_1 = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln151_145

]]></Node>
<StgValue><ssdm name="matched_Q_3_addr_1"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1281 %matched_Q_3_load_1 = load i8 %matched_Q_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_3_load_1"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1287 %add_ln149_35 = add i12 %i, i12 56

]]></Node>
<StgValue><ssdm name="add_ln149_35"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1288 %lshr_ln151_90 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_35, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_90"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1289 %zext_ln151_148 = zext i7 %lshr_ln151_90

]]></Node>
<StgValue><ssdm name="zext_ln151_148"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1290 %add_ln151_57 = add i12 %i, i12 4012

]]></Node>
<StgValue><ssdm name="add_ln151_57"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1291 %zext_ln151_149 = zext i12 %add_ln151_57

]]></Node>
<StgValue><ssdm name="zext_ln151_149"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1292 %lshr_ln151_91 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_57, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_91"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1294 %matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln151_148

]]></Node>
<StgValue><ssdm name="matched_I_4_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1295 %matched_I_4_load_1 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_4_load_1"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1297 %preamble_upsampled_addr_56 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_149

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_56"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1298 %preamble_upsampled_load_56 = load i12 %preamble_upsampled_addr_56

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_56"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1304 %matched_Q_4_addr_1 = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln151_148

]]></Node>
<StgValue><ssdm name="matched_Q_4_addr_1"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1305 %matched_Q_4_load_1 = load i8 %matched_Q_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_4_load_1"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1311 %add_ln149_36 = add i12 %i, i12 57

]]></Node>
<StgValue><ssdm name="add_ln149_36"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1312 %lshr_ln151_92 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_36, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_92"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1313 %zext_ln151_151 = zext i7 %lshr_ln151_92

]]></Node>
<StgValue><ssdm name="zext_ln151_151"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1314 %add_ln151_58 = add i12 %i, i12 4013

]]></Node>
<StgValue><ssdm name="add_ln151_58"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1315 %zext_ln151_152 = zext i12 %add_ln151_58

]]></Node>
<StgValue><ssdm name="zext_ln151_152"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1316 %lshr_ln151_93 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_58, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_93"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1318 %matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln151_151

]]></Node>
<StgValue><ssdm name="matched_I_5_addr_1"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1319 %matched_I_5_load_1 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_5_load_1"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1321 %preamble_upsampled_addr_57 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_152

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_57"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1322 %preamble_upsampled_load_57 = load i12 %preamble_upsampled_addr_57

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_57"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1328 %matched_Q_5_addr_1 = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln151_151

]]></Node>
<StgValue><ssdm name="matched_Q_5_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1329 %matched_Q_5_load_1 = load i8 %matched_Q_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_5_load_1"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1335 %add_ln149_37 = add i12 %i, i12 58

]]></Node>
<StgValue><ssdm name="add_ln149_37"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1336 %lshr_ln151_94 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_37, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_94"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1337 %zext_ln151_154 = zext i7 %lshr_ln151_94

]]></Node>
<StgValue><ssdm name="zext_ln151_154"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1338 %add_ln151_59 = add i12 %i, i12 4014

]]></Node>
<StgValue><ssdm name="add_ln151_59"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1339 %zext_ln151_155 = zext i12 %add_ln151_59

]]></Node>
<StgValue><ssdm name="zext_ln151_155"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1340 %lshr_ln151_95 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_59, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_95"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1342 %matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln151_154

]]></Node>
<StgValue><ssdm name="matched_I_6_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1343 %matched_I_6_load_1 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_6_load_1"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1345 %preamble_upsampled_addr_58 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_155

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_58"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1346 %preamble_upsampled_load_58 = load i12 %preamble_upsampled_addr_58

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_58"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1352 %matched_Q_6_addr_1 = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln151_154

]]></Node>
<StgValue><ssdm name="matched_Q_6_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1353 %matched_Q_6_load_1 = load i8 %matched_Q_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_6_load_1"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1359 %add_ln149_38 = add i12 %i, i12 59

]]></Node>
<StgValue><ssdm name="add_ln149_38"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1360 %lshr_ln151_96 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_38, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_96"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1361 %zext_ln151_157 = zext i7 %lshr_ln151_96

]]></Node>
<StgValue><ssdm name="zext_ln151_157"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1362 %add_ln151_60 = add i12 %i, i12 4015

]]></Node>
<StgValue><ssdm name="add_ln151_60"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1363 %zext_ln151_158 = zext i12 %add_ln151_60

]]></Node>
<StgValue><ssdm name="zext_ln151_158"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1364 %lshr_ln151_97 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_60, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_97"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1366 %matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln151_157

]]></Node>
<StgValue><ssdm name="matched_I_7_addr_1"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1367 %matched_I_7_load_1 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_7_load_1"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1369 %preamble_upsampled_addr_59 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_158

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_59"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1370 %preamble_upsampled_load_59 = load i12 %preamble_upsampled_addr_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_59"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1376 %matched_Q_7_addr_1 = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln151_157

]]></Node>
<StgValue><ssdm name="matched_Q_7_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1377 %matched_Q_7_load_1 = load i8 %matched_Q_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_7_load_1"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1383 %add_ln149_39 = add i12 %i, i12 60

]]></Node>
<StgValue><ssdm name="add_ln149_39"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1384 %lshr_ln151_98 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_39, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_98"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1385 %zext_ln151_160 = zext i7 %lshr_ln151_98

]]></Node>
<StgValue><ssdm name="zext_ln151_160"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1386 %add_ln151_61 = add i12 %i, i12 4016

]]></Node>
<StgValue><ssdm name="add_ln151_61"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1387 %zext_ln151_161 = zext i12 %add_ln151_61

]]></Node>
<StgValue><ssdm name="zext_ln151_161"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1388 %lshr_ln151_99 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_61, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_99"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1390 %matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln151_160

]]></Node>
<StgValue><ssdm name="matched_I_8_addr_1"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1391 %matched_I_8_load_1 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_8_load_1"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1393 %preamble_upsampled_addr_60 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_161

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_60"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1394 %preamble_upsampled_load_60 = load i12 %preamble_upsampled_addr_60

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_60"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1400 %matched_Q_8_addr_1 = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln151_160

]]></Node>
<StgValue><ssdm name="matched_Q_8_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1401 %matched_Q_8_load_1 = load i8 %matched_Q_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_8_load_1"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1407 %add_ln149_40 = add i12 %i, i12 61

]]></Node>
<StgValue><ssdm name="add_ln149_40"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1408 %lshr_ln151_100 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_40, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_100"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1409 %zext_ln151_163 = zext i7 %lshr_ln151_100

]]></Node>
<StgValue><ssdm name="zext_ln151_163"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1410 %add_ln151_62 = add i12 %i, i12 4017

]]></Node>
<StgValue><ssdm name="add_ln151_62"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1411 %zext_ln151_164 = zext i12 %add_ln151_62

]]></Node>
<StgValue><ssdm name="zext_ln151_164"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1412 %lshr_ln151_101 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_62, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_101"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1414 %matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln151_163

]]></Node>
<StgValue><ssdm name="matched_I_9_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1415 %matched_I_9_load_1 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_9_load_1"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1417 %preamble_upsampled_addr_61 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_164

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_61"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1418 %preamble_upsampled_load_61 = load i12 %preamble_upsampled_addr_61

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_61"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1424 %matched_Q_9_addr_1 = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln151_163

]]></Node>
<StgValue><ssdm name="matched_Q_9_addr_1"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1425 %matched_Q_9_load_1 = load i8 %matched_Q_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_9_load_1"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1431 %add_ln149_41 = add i12 %i, i12 62

]]></Node>
<StgValue><ssdm name="add_ln149_41"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1432 %lshr_ln151_102 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_41, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_102"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1433 %zext_ln151_166 = zext i7 %lshr_ln151_102

]]></Node>
<StgValue><ssdm name="zext_ln151_166"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1434 %add_ln151_63 = add i12 %i, i12 4018

]]></Node>
<StgValue><ssdm name="add_ln151_63"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1435 %zext_ln151_167 = zext i12 %add_ln151_63

]]></Node>
<StgValue><ssdm name="zext_ln151_167"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1436 %lshr_ln151_103 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_63, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_103"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1438 %matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln151_166

]]></Node>
<StgValue><ssdm name="matched_I_10_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1439 %matched_I_10_load_1 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_10_load_1"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1441 %preamble_upsampled_addr_62 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_167

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_62"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1442 %preamble_upsampled_load_62 = load i12 %preamble_upsampled_addr_62

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_62"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1448 %matched_Q_10_addr_1 = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln151_166

]]></Node>
<StgValue><ssdm name="matched_Q_10_addr_1"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1449 %matched_Q_10_load_1 = load i8 %matched_Q_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_10_load_1"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1455 %add_ln149_42 = add i12 %i, i12 63

]]></Node>
<StgValue><ssdm name="add_ln149_42"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1456 %lshr_ln151_104 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_42, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_104"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="7">
<![CDATA[
for.body371.split:1457 %zext_ln151_169 = zext i7 %lshr_ln151_104

]]></Node>
<StgValue><ssdm name="zext_ln151_169"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1458 %add_ln151_64 = add i12 %i, i12 4019

]]></Node>
<StgValue><ssdm name="add_ln151_64"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="12">
<![CDATA[
for.body371.split:1459 %zext_ln151_170 = zext i12 %add_ln151_64

]]></Node>
<StgValue><ssdm name="zext_ln151_170"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1460 %lshr_ln151_105 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_64, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln151_105"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1462 %matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln151_169

]]></Node>
<StgValue><ssdm name="matched_I_11_addr_1"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1463 %matched_I_11_load_1 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_11_load_1"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1465 %preamble_upsampled_addr_63 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_170

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_63"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1466 %preamble_upsampled_load_63 = load i12 %preamble_upsampled_addr_63

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_63"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1472 %matched_Q_11_addr_1 = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln151_169

]]></Node>
<StgValue><ssdm name="matched_Q_11_addr_1"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1473 %matched_Q_11_load_1 = load i8 %matched_Q_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_11_load_1"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body371.split:1479 %add_ln149_43 = add i12 %i, i12 64

]]></Node>
<StgValue><ssdm name="add_ln149_43"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body371.split:1480 %store_ln149 = store i12 %add_ln149_43, i12 %i_10

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="725" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:9 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:12 %preamble_upsampled_load = load i12 %preamble_upsampled_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:19 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:30 %matched_I_13_load = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="matched_I_13_load"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:33 %preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_1"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:40 %matched_Q_13_load = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="matched_Q_13_load"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:51 %matched_I_14_load = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="matched_I_14_load"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:54 %preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_2"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:61 %matched_Q_14_load = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="matched_Q_14_load"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:72 %matched_I_15_load = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="matched_I_15_load"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:75 %preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_3"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:82 %matched_Q_15_load = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="matched_Q_15_load"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:93 %matched_I_16_load = load i8 %matched_I_16_addr

]]></Node>
<StgValue><ssdm name="matched_I_16_load"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:96 %preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_4"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:103 %matched_Q_16_load = load i8 %matched_Q_16_addr

]]></Node>
<StgValue><ssdm name="matched_Q_16_load"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:114 %matched_I_17_load = load i8 %matched_I_17_addr

]]></Node>
<StgValue><ssdm name="matched_I_17_load"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:117 %preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_5"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:124 %matched_Q_17_load = load i8 %matched_Q_17_addr

]]></Node>
<StgValue><ssdm name="matched_Q_17_load"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:135 %matched_I_18_load = load i8 %matched_I_18_addr

]]></Node>
<StgValue><ssdm name="matched_I_18_load"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:138 %preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_6"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:145 %matched_Q_18_load = load i8 %matched_Q_18_addr

]]></Node>
<StgValue><ssdm name="matched_Q_18_load"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:156 %matched_I_19_load = load i8 %matched_I_19_addr

]]></Node>
<StgValue><ssdm name="matched_I_19_load"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:159 %preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_7"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:166 %matched_Q_19_load = load i8 %matched_Q_19_addr

]]></Node>
<StgValue><ssdm name="matched_Q_19_load"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:177 %matched_I_20_load = load i8 %matched_I_20_addr

]]></Node>
<StgValue><ssdm name="matched_I_20_load"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:180 %preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_8"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:187 %matched_Q_20_load = load i8 %matched_Q_20_addr

]]></Node>
<StgValue><ssdm name="matched_Q_20_load"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:198 %matched_I_21_load = load i8 %matched_I_21_addr

]]></Node>
<StgValue><ssdm name="matched_I_21_load"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:201 %preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_9"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:208 %matched_Q_21_load = load i8 %matched_Q_21_addr

]]></Node>
<StgValue><ssdm name="matched_Q_21_load"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:219 %matched_I_22_load = load i8 %matched_I_22_addr

]]></Node>
<StgValue><ssdm name="matched_I_22_load"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:222 %preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_10"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:229 %matched_Q_22_load = load i8 %matched_Q_22_addr

]]></Node>
<StgValue><ssdm name="matched_Q_22_load"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:240 %matched_I_23_load = load i8 %matched_I_23_addr

]]></Node>
<StgValue><ssdm name="matched_I_23_load"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:243 %preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_11"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:250 %matched_Q_23_load = load i8 %matched_Q_23_addr

]]></Node>
<StgValue><ssdm name="matched_Q_23_load"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:261 %matched_I_24_load = load i8 %matched_I_24_addr

]]></Node>
<StgValue><ssdm name="matched_I_24_load"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:264 %preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_12"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:271 %matched_Q_24_load = load i8 %matched_Q_24_addr

]]></Node>
<StgValue><ssdm name="matched_Q_24_load"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:282 %matched_I_25_load = load i8 %matched_I_25_addr

]]></Node>
<StgValue><ssdm name="matched_I_25_load"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:285 %preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_13"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:292 %matched_Q_25_load = load i8 %matched_Q_25_addr

]]></Node>
<StgValue><ssdm name="matched_Q_25_load"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:303 %matched_I_26_load = load i8 %matched_I_26_addr

]]></Node>
<StgValue><ssdm name="matched_I_26_load"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:306 %preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_14"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:313 %matched_Q_26_load = load i8 %matched_Q_26_addr

]]></Node>
<StgValue><ssdm name="matched_Q_26_load"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:324 %matched_I_27_load = load i8 %matched_I_27_addr

]]></Node>
<StgValue><ssdm name="matched_I_27_load"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:327 %preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_15"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:334 %matched_Q_27_load = load i8 %matched_Q_27_addr

]]></Node>
<StgValue><ssdm name="matched_Q_27_load"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:345 %matched_I_28_load = load i8 %matched_I_28_addr

]]></Node>
<StgValue><ssdm name="matched_I_28_load"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:348 %preamble_upsampled_load_16 = load i12 %preamble_upsampled_addr_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_16"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:355 %matched_Q_28_load = load i8 %matched_Q_28_addr

]]></Node>
<StgValue><ssdm name="matched_Q_28_load"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:366 %matched_I_29_load = load i8 %matched_I_29_addr

]]></Node>
<StgValue><ssdm name="matched_I_29_load"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:369 %preamble_upsampled_load_17 = load i12 %preamble_upsampled_addr_17

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_17"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:376 %matched_Q_29_load = load i8 %matched_Q_29_addr

]]></Node>
<StgValue><ssdm name="matched_Q_29_load"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:387 %matched_I_30_load = load i8 %matched_I_30_addr

]]></Node>
<StgValue><ssdm name="matched_I_30_load"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:390 %preamble_upsampled_load_18 = load i12 %preamble_upsampled_addr_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_18"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:397 %matched_Q_30_load = load i8 %matched_Q_30_addr

]]></Node>
<StgValue><ssdm name="matched_Q_30_load"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:408 %matched_I_31_load = load i8 %matched_I_31_addr

]]></Node>
<StgValue><ssdm name="matched_I_31_load"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:411 %preamble_upsampled_load_19 = load i12 %preamble_upsampled_addr_19

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_19"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:418 %matched_Q_31_load = load i8 %matched_Q_31_addr

]]></Node>
<StgValue><ssdm name="matched_Q_31_load"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:432 %matched_I_0_load = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="matched_I_0_load"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:435 %preamble_upsampled_load_20 = load i12 %preamble_upsampled_addr_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_20"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:442 %matched_Q_0_load = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="matched_Q_0_load"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:456 %matched_I_1_load = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="matched_I_1_load"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:459 %preamble_upsampled_load_21 = load i12 %preamble_upsampled_addr_21

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_21"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:466 %matched_Q_1_load = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="matched_Q_1_load"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:480 %matched_I_2_load = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="matched_I_2_load"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:483 %preamble_upsampled_load_22 = load i12 %preamble_upsampled_addr_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_22"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:490 %matched_Q_2_load = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="matched_Q_2_load"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:504 %matched_I_3_load = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="matched_I_3_load"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:507 %preamble_upsampled_load_23 = load i12 %preamble_upsampled_addr_23

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_23"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:514 %matched_Q_3_load = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="matched_Q_3_load"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:528 %matched_I_4_load = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="matched_I_4_load"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:531 %preamble_upsampled_load_24 = load i12 %preamble_upsampled_addr_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_24"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:538 %matched_Q_4_load = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="matched_Q_4_load"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:552 %matched_I_5_load = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="matched_I_5_load"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:555 %preamble_upsampled_load_25 = load i12 %preamble_upsampled_addr_25

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_25"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:562 %matched_Q_5_load = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="matched_Q_5_load"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:576 %matched_I_6_load = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="matched_I_6_load"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:579 %preamble_upsampled_load_26 = load i12 %preamble_upsampled_addr_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_26"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:586 %matched_Q_6_load = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="matched_Q_6_load"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:600 %matched_I_7_load = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="matched_I_7_load"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:603 %preamble_upsampled_load_27 = load i12 %preamble_upsampled_addr_27

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_27"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:610 %matched_Q_7_load = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="matched_Q_7_load"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:624 %matched_I_8_load = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="matched_I_8_load"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:627 %preamble_upsampled_load_28 = load i12 %preamble_upsampled_addr_28

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_28"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:634 %matched_Q_8_load = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="matched_Q_8_load"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:648 %matched_I_9_load = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="matched_I_9_load"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:651 %preamble_upsampled_load_29 = load i12 %preamble_upsampled_addr_29

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_29"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:658 %matched_Q_9_load = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="matched_Q_9_load"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:672 %matched_I_10_load = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="matched_I_10_load"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:675 %preamble_upsampled_load_30 = load i12 %preamble_upsampled_addr_30

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_30"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:682 %matched_Q_10_load = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="matched_Q_10_load"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:696 %matched_I_11_load = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="matched_I_11_load"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:699 %preamble_upsampled_load_31 = load i12 %preamble_upsampled_addr_31

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_31"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:706 %matched_Q_11_load = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="matched_Q_11_load"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:719 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:722 %preamble_upsampled_load_32 = load i12 %preamble_upsampled_addr_32

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_32"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:729 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:743 %matched_I_13_load_1 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_13_load_1"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:746 %preamble_upsampled_load_33 = load i12 %preamble_upsampled_addr_33

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_33"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:753 %matched_Q_13_load_1 = load i8 %matched_Q_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_13_load_1"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:767 %matched_I_14_load_1 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_14_load_1"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:770 %preamble_upsampled_load_34 = load i12 %preamble_upsampled_addr_34

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_34"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:777 %matched_Q_14_load_1 = load i8 %matched_Q_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_14_load_1"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:791 %matched_I_15_load_1 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_15_load_1"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:794 %preamble_upsampled_load_35 = load i12 %preamble_upsampled_addr_35

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_35"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:801 %matched_Q_15_load_1 = load i8 %matched_Q_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_15_load_1"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:815 %matched_I_16_load_1 = load i8 %matched_I_16_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_16_load_1"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:818 %preamble_upsampled_load_36 = load i12 %preamble_upsampled_addr_36

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_36"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:825 %matched_Q_16_load_1 = load i8 %matched_Q_16_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_16_load_1"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:839 %matched_I_17_load_1 = load i8 %matched_I_17_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_17_load_1"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:842 %preamble_upsampled_load_37 = load i12 %preamble_upsampled_addr_37

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_37"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:849 %matched_Q_17_load_1 = load i8 %matched_Q_17_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_17_load_1"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:863 %matched_I_18_load_1 = load i8 %matched_I_18_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_18_load_1"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:866 %preamble_upsampled_load_38 = load i12 %preamble_upsampled_addr_38

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_38"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:873 %matched_Q_18_load_1 = load i8 %matched_Q_18_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_18_load_1"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:887 %matched_I_19_load_1 = load i8 %matched_I_19_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_19_load_1"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:890 %preamble_upsampled_load_39 = load i12 %preamble_upsampled_addr_39

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_39"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:897 %matched_Q_19_load_1 = load i8 %matched_Q_19_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_19_load_1"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:911 %matched_I_20_load_1 = load i8 %matched_I_20_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_20_load_1"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:914 %preamble_upsampled_load_40 = load i12 %preamble_upsampled_addr_40

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_40"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:921 %matched_Q_20_load_1 = load i8 %matched_Q_20_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_20_load_1"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:935 %matched_I_21_load_1 = load i8 %matched_I_21_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_21_load_1"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:938 %preamble_upsampled_load_41 = load i12 %preamble_upsampled_addr_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_41"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:945 %matched_Q_21_load_1 = load i8 %matched_Q_21_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_21_load_1"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:959 %matched_I_22_load_1 = load i8 %matched_I_22_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_22_load_1"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:962 %preamble_upsampled_load_42 = load i12 %preamble_upsampled_addr_42

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_42"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:969 %matched_Q_22_load_1 = load i8 %matched_Q_22_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_22_load_1"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:983 %matched_I_23_load_1 = load i8 %matched_I_23_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_23_load_1"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:986 %preamble_upsampled_load_43 = load i12 %preamble_upsampled_addr_43

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_43"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:993 %matched_Q_23_load_1 = load i8 %matched_Q_23_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_23_load_1"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1007 %matched_I_24_load_1 = load i8 %matched_I_24_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_24_load_1"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1010 %preamble_upsampled_load_44 = load i12 %preamble_upsampled_addr_44

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_44"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1017 %matched_Q_24_load_1 = load i8 %matched_Q_24_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_24_load_1"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1031 %matched_I_25_load_1 = load i8 %matched_I_25_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_25_load_1"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1034 %preamble_upsampled_load_45 = load i12 %preamble_upsampled_addr_45

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_45"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1041 %matched_Q_25_load_1 = load i8 %matched_Q_25_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_25_load_1"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1055 %matched_I_26_load_1 = load i8 %matched_I_26_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_26_load_1"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1058 %preamble_upsampled_load_46 = load i12 %preamble_upsampled_addr_46

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_46"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1065 %matched_Q_26_load_1 = load i8 %matched_Q_26_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_26_load_1"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1079 %matched_I_27_load_1 = load i8 %matched_I_27_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_27_load_1"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1082 %preamble_upsampled_load_47 = load i12 %preamble_upsampled_addr_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_47"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1089 %matched_Q_27_load_1 = load i8 %matched_Q_27_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_27_load_1"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1103 %matched_I_28_load_1 = load i8 %matched_I_28_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_28_load_1"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1106 %preamble_upsampled_load_48 = load i12 %preamble_upsampled_addr_48

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_48"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1113 %matched_Q_28_load_1 = load i8 %matched_Q_28_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_28_load_1"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1127 %matched_I_29_load_1 = load i8 %matched_I_29_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_29_load_1"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1130 %preamble_upsampled_load_49 = load i12 %preamble_upsampled_addr_49

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_49"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1137 %matched_Q_29_load_1 = load i8 %matched_Q_29_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_29_load_1"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1151 %matched_I_30_load_1 = load i8 %matched_I_30_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_30_load_1"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1154 %preamble_upsampled_load_50 = load i12 %preamble_upsampled_addr_50

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_50"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1161 %matched_Q_30_load_1 = load i8 %matched_Q_30_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_30_load_1"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1175 %matched_I_31_load_1 = load i8 %matched_I_31_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_31_load_1"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1178 %preamble_upsampled_load_51 = load i12 %preamble_upsampled_addr_51

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_51"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1185 %matched_Q_31_load_1 = load i8 %matched_Q_31_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_31_load_1"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1199 %matched_I_0_load_1 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_0_load_1"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1202 %preamble_upsampled_load_52 = load i12 %preamble_upsampled_addr_52

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_52"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1209 %matched_Q_0_load_1 = load i8 %matched_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_0_load_1"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1223 %matched_I_1_load_1 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_1_load_1"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1226 %preamble_upsampled_load_53 = load i12 %preamble_upsampled_addr_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_53"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1233 %matched_Q_1_load_1 = load i8 %matched_Q_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_1_load_1"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1247 %matched_I_2_load_1 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_2_load_1"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1250 %preamble_upsampled_load_54 = load i12 %preamble_upsampled_addr_54

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_54"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1257 %matched_Q_2_load_1 = load i8 %matched_Q_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_2_load_1"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1271 %matched_I_3_load_1 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_3_load_1"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1274 %preamble_upsampled_load_55 = load i12 %preamble_upsampled_addr_55

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_55"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1281 %matched_Q_3_load_1 = load i8 %matched_Q_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_3_load_1"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1295 %matched_I_4_load_1 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_4_load_1"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1298 %preamble_upsampled_load_56 = load i12 %preamble_upsampled_addr_56

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_56"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1305 %matched_Q_4_load_1 = load i8 %matched_Q_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_4_load_1"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1319 %matched_I_5_load_1 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_5_load_1"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1322 %preamble_upsampled_load_57 = load i12 %preamble_upsampled_addr_57

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_57"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1329 %matched_Q_5_load_1 = load i8 %matched_Q_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_5_load_1"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1343 %matched_I_6_load_1 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_6_load_1"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1346 %preamble_upsampled_load_58 = load i12 %preamble_upsampled_addr_58

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_58"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1353 %matched_Q_6_load_1 = load i8 %matched_Q_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_6_load_1"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1367 %matched_I_7_load_1 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_7_load_1"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1370 %preamble_upsampled_load_59 = load i12 %preamble_upsampled_addr_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_59"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1377 %matched_Q_7_load_1 = load i8 %matched_Q_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_7_load_1"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1391 %matched_I_8_load_1 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_8_load_1"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1394 %preamble_upsampled_load_60 = load i12 %preamble_upsampled_addr_60

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_60"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1401 %matched_Q_8_load_1 = load i8 %matched_Q_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_8_load_1"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1415 %matched_I_9_load_1 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_9_load_1"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1418 %preamble_upsampled_load_61 = load i12 %preamble_upsampled_addr_61

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_61"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1425 %matched_Q_9_load_1 = load i8 %matched_Q_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_9_load_1"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1439 %matched_I_10_load_1 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_10_load_1"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1442 %preamble_upsampled_load_62 = load i12 %preamble_upsampled_addr_62

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_62"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1449 %matched_Q_10_load_1 = load i8 %matched_Q_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_10_load_1"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1463 %matched_I_11_load_1 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_11_load_1"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="12">
<![CDATA[
for.body371.split:1466 %preamble_upsampled_load_63 = load i12 %preamble_upsampled_addr_63

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_63"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="8">
<![CDATA[
for.body371.split:1473 %matched_Q_11_load_1 = load i8 %matched_Q_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_11_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:10 %sext_ln151 = sext i18 %matched_I_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:13 %sext_ln151_1 = sext i16 %preamble_upsampled_load

]]></Node>
<StgValue><ssdm name="sext_ln151_1"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:14 %mul_ln151 = mul i34 %sext_ln151_1, i34 %sext_ln151

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:15 %trunc_ln6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:20 %sext_ln152 = sext i18 %matched_Q_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:21 %mul_ln152 = mul i34 %sext_ln152, i34 %sext_ln151_1

]]></Node>
<StgValue><ssdm name="mul_ln152"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:22 %trunc_ln7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:31 %sext_ln151_2 = sext i18 %matched_I_13_load

]]></Node>
<StgValue><ssdm name="sext_ln151_2"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:34 %sext_ln151_3 = sext i16 %preamble_upsampled_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_3"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:35 %mul_ln151_1 = mul i34 %sext_ln151_3, i34 %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln151_1"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:36 %trunc_ln151_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_1"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:41 %sext_ln152_1 = sext i18 %matched_Q_13_load

]]></Node>
<StgValue><ssdm name="sext_ln152_1"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:42 %mul_ln152_1 = mul i34 %sext_ln152_1, i34 %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln152_1"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:43 %trunc_ln152_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_1"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:52 %sext_ln151_4 = sext i18 %matched_I_14_load

]]></Node>
<StgValue><ssdm name="sext_ln151_4"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:55 %sext_ln151_5 = sext i16 %preamble_upsampled_load_2

]]></Node>
<StgValue><ssdm name="sext_ln151_5"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:56 %mul_ln151_2 = mul i34 %sext_ln151_5, i34 %sext_ln151_4

]]></Node>
<StgValue><ssdm name="mul_ln151_2"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:57 %trunc_ln151_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_2"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:62 %sext_ln152_2 = sext i18 %matched_Q_14_load

]]></Node>
<StgValue><ssdm name="sext_ln152_2"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:63 %mul_ln152_2 = mul i34 %sext_ln152_2, i34 %sext_ln151_5

]]></Node>
<StgValue><ssdm name="mul_ln152_2"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:64 %trunc_ln152_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_2"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:73 %sext_ln151_6 = sext i18 %matched_I_15_load

]]></Node>
<StgValue><ssdm name="sext_ln151_6"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:76 %sext_ln151_7 = sext i16 %preamble_upsampled_load_3

]]></Node>
<StgValue><ssdm name="sext_ln151_7"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:77 %mul_ln151_3 = mul i34 %sext_ln151_7, i34 %sext_ln151_6

]]></Node>
<StgValue><ssdm name="mul_ln151_3"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:78 %trunc_ln151_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_3"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:83 %sext_ln152_3 = sext i18 %matched_Q_15_load

]]></Node>
<StgValue><ssdm name="sext_ln152_3"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:84 %mul_ln152_3 = mul i34 %sext_ln152_3, i34 %sext_ln151_7

]]></Node>
<StgValue><ssdm name="mul_ln152_3"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:85 %trunc_ln152_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_3"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:94 %sext_ln151_8 = sext i18 %matched_I_16_load

]]></Node>
<StgValue><ssdm name="sext_ln151_8"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:97 %sext_ln151_9 = sext i16 %preamble_upsampled_load_4

]]></Node>
<StgValue><ssdm name="sext_ln151_9"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:98 %mul_ln151_4 = mul i34 %sext_ln151_9, i34 %sext_ln151_8

]]></Node>
<StgValue><ssdm name="mul_ln151_4"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:99 %trunc_ln151_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_4"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:104 %sext_ln152_4 = sext i18 %matched_Q_16_load

]]></Node>
<StgValue><ssdm name="sext_ln152_4"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:105 %mul_ln152_4 = mul i34 %sext_ln152_4, i34 %sext_ln151_9

]]></Node>
<StgValue><ssdm name="mul_ln152_4"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:106 %trunc_ln152_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_4"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:115 %sext_ln151_10 = sext i18 %matched_I_17_load

]]></Node>
<StgValue><ssdm name="sext_ln151_10"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:118 %sext_ln151_11 = sext i16 %preamble_upsampled_load_5

]]></Node>
<StgValue><ssdm name="sext_ln151_11"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:119 %mul_ln151_5 = mul i34 %sext_ln151_11, i34 %sext_ln151_10

]]></Node>
<StgValue><ssdm name="mul_ln151_5"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:120 %trunc_ln151_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_5"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:125 %sext_ln152_5 = sext i18 %matched_Q_17_load

]]></Node>
<StgValue><ssdm name="sext_ln152_5"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:126 %mul_ln152_5 = mul i34 %sext_ln152_5, i34 %sext_ln151_11

]]></Node>
<StgValue><ssdm name="mul_ln152_5"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:127 %trunc_ln152_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_5"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:136 %sext_ln151_12 = sext i18 %matched_I_18_load

]]></Node>
<StgValue><ssdm name="sext_ln151_12"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:139 %sext_ln151_13 = sext i16 %preamble_upsampled_load_6

]]></Node>
<StgValue><ssdm name="sext_ln151_13"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:140 %mul_ln151_6 = mul i34 %sext_ln151_13, i34 %sext_ln151_12

]]></Node>
<StgValue><ssdm name="mul_ln151_6"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:141 %trunc_ln151_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_6"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:146 %sext_ln152_6 = sext i18 %matched_Q_18_load

]]></Node>
<StgValue><ssdm name="sext_ln152_6"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:147 %mul_ln152_6 = mul i34 %sext_ln152_6, i34 %sext_ln151_13

]]></Node>
<StgValue><ssdm name="mul_ln152_6"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:148 %trunc_ln152_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_6"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:157 %sext_ln151_14 = sext i18 %matched_I_19_load

]]></Node>
<StgValue><ssdm name="sext_ln151_14"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:160 %sext_ln151_15 = sext i16 %preamble_upsampled_load_7

]]></Node>
<StgValue><ssdm name="sext_ln151_15"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:161 %mul_ln151_7 = mul i34 %sext_ln151_15, i34 %sext_ln151_14

]]></Node>
<StgValue><ssdm name="mul_ln151_7"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:162 %trunc_ln151_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_7"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:167 %sext_ln152_7 = sext i18 %matched_Q_19_load

]]></Node>
<StgValue><ssdm name="sext_ln152_7"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:168 %mul_ln152_7 = mul i34 %sext_ln152_7, i34 %sext_ln151_15

]]></Node>
<StgValue><ssdm name="mul_ln152_7"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:169 %trunc_ln152_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_7"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:178 %sext_ln151_16 = sext i18 %matched_I_20_load

]]></Node>
<StgValue><ssdm name="sext_ln151_16"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:181 %sext_ln151_17 = sext i16 %preamble_upsampled_load_8

]]></Node>
<StgValue><ssdm name="sext_ln151_17"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:182 %mul_ln151_8 = mul i34 %sext_ln151_17, i34 %sext_ln151_16

]]></Node>
<StgValue><ssdm name="mul_ln151_8"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:183 %trunc_ln151_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_8, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_8"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:188 %sext_ln152_8 = sext i18 %matched_Q_20_load

]]></Node>
<StgValue><ssdm name="sext_ln152_8"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:189 %mul_ln152_8 = mul i34 %sext_ln152_8, i34 %sext_ln151_17

]]></Node>
<StgValue><ssdm name="mul_ln152_8"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:190 %trunc_ln152_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_8, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_8"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:199 %sext_ln151_18 = sext i18 %matched_I_21_load

]]></Node>
<StgValue><ssdm name="sext_ln151_18"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:202 %sext_ln151_19 = sext i16 %preamble_upsampled_load_9

]]></Node>
<StgValue><ssdm name="sext_ln151_19"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:203 %mul_ln151_9 = mul i34 %sext_ln151_19, i34 %sext_ln151_18

]]></Node>
<StgValue><ssdm name="mul_ln151_9"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:204 %trunc_ln151_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_9, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_9"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:209 %sext_ln152_9 = sext i18 %matched_Q_21_load

]]></Node>
<StgValue><ssdm name="sext_ln152_9"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:210 %mul_ln152_9 = mul i34 %sext_ln152_9, i34 %sext_ln151_19

]]></Node>
<StgValue><ssdm name="mul_ln152_9"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:211 %trunc_ln152_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_9, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_9"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:220 %sext_ln151_20 = sext i18 %matched_I_22_load

]]></Node>
<StgValue><ssdm name="sext_ln151_20"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:223 %sext_ln151_21 = sext i16 %preamble_upsampled_load_10

]]></Node>
<StgValue><ssdm name="sext_ln151_21"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:224 %mul_ln151_10 = mul i34 %sext_ln151_21, i34 %sext_ln151_20

]]></Node>
<StgValue><ssdm name="mul_ln151_10"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:225 %trunc_ln151_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_10, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_s"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:230 %sext_ln152_10 = sext i18 %matched_Q_22_load

]]></Node>
<StgValue><ssdm name="sext_ln152_10"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:231 %mul_ln152_10 = mul i34 %sext_ln152_10, i34 %sext_ln151_21

]]></Node>
<StgValue><ssdm name="mul_ln152_10"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:232 %trunc_ln152_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_10, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_s"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:241 %sext_ln151_22 = sext i18 %matched_I_23_load

]]></Node>
<StgValue><ssdm name="sext_ln151_22"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:244 %sext_ln151_23 = sext i16 %preamble_upsampled_load_11

]]></Node>
<StgValue><ssdm name="sext_ln151_23"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:245 %mul_ln151_11 = mul i34 %sext_ln151_23, i34 %sext_ln151_22

]]></Node>
<StgValue><ssdm name="mul_ln151_11"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:246 %trunc_ln151_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_11, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_10"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:251 %sext_ln152_11 = sext i18 %matched_Q_23_load

]]></Node>
<StgValue><ssdm name="sext_ln152_11"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:252 %mul_ln152_11 = mul i34 %sext_ln152_11, i34 %sext_ln151_23

]]></Node>
<StgValue><ssdm name="mul_ln152_11"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:253 %trunc_ln152_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_11, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_10"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:262 %sext_ln151_24 = sext i18 %matched_I_24_load

]]></Node>
<StgValue><ssdm name="sext_ln151_24"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:265 %sext_ln151_25 = sext i16 %preamble_upsampled_load_12

]]></Node>
<StgValue><ssdm name="sext_ln151_25"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:266 %mul_ln151_12 = mul i34 %sext_ln151_25, i34 %sext_ln151_24

]]></Node>
<StgValue><ssdm name="mul_ln151_12"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:267 %trunc_ln151_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_12, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_11"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:272 %sext_ln152_12 = sext i18 %matched_Q_24_load

]]></Node>
<StgValue><ssdm name="sext_ln152_12"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:273 %mul_ln152_12 = mul i34 %sext_ln152_12, i34 %sext_ln151_25

]]></Node>
<StgValue><ssdm name="mul_ln152_12"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:274 %trunc_ln152_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_12, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_11"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:283 %sext_ln151_26 = sext i18 %matched_I_25_load

]]></Node>
<StgValue><ssdm name="sext_ln151_26"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:286 %sext_ln151_27 = sext i16 %preamble_upsampled_load_13

]]></Node>
<StgValue><ssdm name="sext_ln151_27"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:287 %mul_ln151_13 = mul i34 %sext_ln151_27, i34 %sext_ln151_26

]]></Node>
<StgValue><ssdm name="mul_ln151_13"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:288 %trunc_ln151_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_13, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_12"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:293 %sext_ln152_13 = sext i18 %matched_Q_25_load

]]></Node>
<StgValue><ssdm name="sext_ln152_13"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:294 %mul_ln152_13 = mul i34 %sext_ln152_13, i34 %sext_ln151_27

]]></Node>
<StgValue><ssdm name="mul_ln152_13"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:295 %trunc_ln152_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_13, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_12"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:304 %sext_ln151_28 = sext i18 %matched_I_26_load

]]></Node>
<StgValue><ssdm name="sext_ln151_28"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:307 %sext_ln151_29 = sext i16 %preamble_upsampled_load_14

]]></Node>
<StgValue><ssdm name="sext_ln151_29"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:308 %mul_ln151_14 = mul i34 %sext_ln151_29, i34 %sext_ln151_28

]]></Node>
<StgValue><ssdm name="mul_ln151_14"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:309 %trunc_ln151_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_14, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_13"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:314 %sext_ln152_14 = sext i18 %matched_Q_26_load

]]></Node>
<StgValue><ssdm name="sext_ln152_14"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:315 %mul_ln152_14 = mul i34 %sext_ln152_14, i34 %sext_ln151_29

]]></Node>
<StgValue><ssdm name="mul_ln152_14"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:316 %trunc_ln152_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_14, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_13"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:325 %sext_ln151_30 = sext i18 %matched_I_27_load

]]></Node>
<StgValue><ssdm name="sext_ln151_30"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:328 %sext_ln151_31 = sext i16 %preamble_upsampled_load_15

]]></Node>
<StgValue><ssdm name="sext_ln151_31"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:329 %mul_ln151_15 = mul i34 %sext_ln151_31, i34 %sext_ln151_30

]]></Node>
<StgValue><ssdm name="mul_ln151_15"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:330 %trunc_ln151_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_15, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_14"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:335 %sext_ln152_15 = sext i18 %matched_Q_27_load

]]></Node>
<StgValue><ssdm name="sext_ln152_15"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:336 %mul_ln152_15 = mul i34 %sext_ln152_15, i34 %sext_ln151_31

]]></Node>
<StgValue><ssdm name="mul_ln152_15"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:337 %trunc_ln152_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_15, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_14"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:346 %sext_ln151_32 = sext i18 %matched_I_28_load

]]></Node>
<StgValue><ssdm name="sext_ln151_32"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:349 %sext_ln151_33 = sext i16 %preamble_upsampled_load_16

]]></Node>
<StgValue><ssdm name="sext_ln151_33"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:350 %mul_ln151_16 = mul i34 %sext_ln151_33, i34 %sext_ln151_32

]]></Node>
<StgValue><ssdm name="mul_ln151_16"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:351 %trunc_ln151_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_16, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_15"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:356 %sext_ln152_16 = sext i18 %matched_Q_28_load

]]></Node>
<StgValue><ssdm name="sext_ln152_16"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:357 %mul_ln152_16 = mul i34 %sext_ln152_16, i34 %sext_ln151_33

]]></Node>
<StgValue><ssdm name="mul_ln152_16"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:358 %trunc_ln152_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_16, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_15"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:367 %sext_ln151_34 = sext i18 %matched_I_29_load

]]></Node>
<StgValue><ssdm name="sext_ln151_34"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:370 %sext_ln151_35 = sext i16 %preamble_upsampled_load_17

]]></Node>
<StgValue><ssdm name="sext_ln151_35"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:371 %mul_ln151_17 = mul i34 %sext_ln151_35, i34 %sext_ln151_34

]]></Node>
<StgValue><ssdm name="mul_ln151_17"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:372 %trunc_ln151_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_17, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_16"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:377 %sext_ln152_17 = sext i18 %matched_Q_29_load

]]></Node>
<StgValue><ssdm name="sext_ln152_17"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:378 %mul_ln152_17 = mul i34 %sext_ln152_17, i34 %sext_ln151_35

]]></Node>
<StgValue><ssdm name="mul_ln152_17"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:379 %trunc_ln152_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_17, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_16"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:388 %sext_ln151_36 = sext i18 %matched_I_30_load

]]></Node>
<StgValue><ssdm name="sext_ln151_36"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:391 %sext_ln151_37 = sext i16 %preamble_upsampled_load_18

]]></Node>
<StgValue><ssdm name="sext_ln151_37"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:392 %mul_ln151_18 = mul i34 %sext_ln151_37, i34 %sext_ln151_36

]]></Node>
<StgValue><ssdm name="mul_ln151_18"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:393 %trunc_ln151_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_18, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_17"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:398 %sext_ln152_18 = sext i18 %matched_Q_30_load

]]></Node>
<StgValue><ssdm name="sext_ln152_18"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:399 %mul_ln152_18 = mul i34 %sext_ln152_18, i34 %sext_ln151_37

]]></Node>
<StgValue><ssdm name="mul_ln152_18"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:400 %trunc_ln152_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_18, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_17"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:409 %sext_ln151_38 = sext i18 %matched_I_31_load

]]></Node>
<StgValue><ssdm name="sext_ln151_38"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:412 %sext_ln151_39 = sext i16 %preamble_upsampled_load_19

]]></Node>
<StgValue><ssdm name="sext_ln151_39"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:413 %mul_ln151_19 = mul i34 %sext_ln151_39, i34 %sext_ln151_38

]]></Node>
<StgValue><ssdm name="mul_ln151_19"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:414 %trunc_ln151_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_19, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_18"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:419 %sext_ln152_19 = sext i18 %matched_Q_31_load

]]></Node>
<StgValue><ssdm name="sext_ln152_19"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:420 %mul_ln152_19 = mul i34 %sext_ln152_19, i34 %sext_ln151_39

]]></Node>
<StgValue><ssdm name="mul_ln152_19"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:421 %trunc_ln152_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_19, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_18"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:433 %sext_ln151_40 = sext i18 %matched_I_0_load

]]></Node>
<StgValue><ssdm name="sext_ln151_40"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:436 %sext_ln151_41 = sext i16 %preamble_upsampled_load_20

]]></Node>
<StgValue><ssdm name="sext_ln151_41"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:437 %mul_ln151_20 = mul i34 %sext_ln151_41, i34 %sext_ln151_40

]]></Node>
<StgValue><ssdm name="mul_ln151_20"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:438 %trunc_ln151_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_20, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_19"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:443 %sext_ln152_20 = sext i18 %matched_Q_0_load

]]></Node>
<StgValue><ssdm name="sext_ln152_20"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:444 %mul_ln152_20 = mul i34 %sext_ln152_20, i34 %sext_ln151_41

]]></Node>
<StgValue><ssdm name="mul_ln152_20"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:445 %trunc_ln152_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_20, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_19"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:457 %sext_ln151_42 = sext i18 %matched_I_1_load

]]></Node>
<StgValue><ssdm name="sext_ln151_42"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:460 %sext_ln151_43 = sext i16 %preamble_upsampled_load_21

]]></Node>
<StgValue><ssdm name="sext_ln151_43"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:461 %mul_ln151_21 = mul i34 %sext_ln151_43, i34 %sext_ln151_42

]]></Node>
<StgValue><ssdm name="mul_ln151_21"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:462 %trunc_ln151_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_21, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_20"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:467 %sext_ln152_21 = sext i18 %matched_Q_1_load

]]></Node>
<StgValue><ssdm name="sext_ln152_21"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:468 %mul_ln152_21 = mul i34 %sext_ln152_21, i34 %sext_ln151_43

]]></Node>
<StgValue><ssdm name="mul_ln152_21"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:469 %trunc_ln152_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_21, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_20"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:481 %sext_ln151_44 = sext i18 %matched_I_2_load

]]></Node>
<StgValue><ssdm name="sext_ln151_44"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:484 %sext_ln151_45 = sext i16 %preamble_upsampled_load_22

]]></Node>
<StgValue><ssdm name="sext_ln151_45"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:485 %mul_ln151_22 = mul i34 %sext_ln151_45, i34 %sext_ln151_44

]]></Node>
<StgValue><ssdm name="mul_ln151_22"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:486 %trunc_ln151_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_22, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_21"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:491 %sext_ln152_22 = sext i18 %matched_Q_2_load

]]></Node>
<StgValue><ssdm name="sext_ln152_22"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:492 %mul_ln152_22 = mul i34 %sext_ln152_22, i34 %sext_ln151_45

]]></Node>
<StgValue><ssdm name="mul_ln152_22"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:493 %trunc_ln152_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_22, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_21"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:505 %sext_ln151_46 = sext i18 %matched_I_3_load

]]></Node>
<StgValue><ssdm name="sext_ln151_46"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:508 %sext_ln151_47 = sext i16 %preamble_upsampled_load_23

]]></Node>
<StgValue><ssdm name="sext_ln151_47"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:509 %mul_ln151_23 = mul i34 %sext_ln151_47, i34 %sext_ln151_46

]]></Node>
<StgValue><ssdm name="mul_ln151_23"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:510 %trunc_ln151_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_23, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_22"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:515 %sext_ln152_23 = sext i18 %matched_Q_3_load

]]></Node>
<StgValue><ssdm name="sext_ln152_23"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:516 %mul_ln152_23 = mul i34 %sext_ln152_23, i34 %sext_ln151_47

]]></Node>
<StgValue><ssdm name="mul_ln152_23"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:517 %trunc_ln152_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_23, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_22"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:529 %sext_ln151_48 = sext i18 %matched_I_4_load

]]></Node>
<StgValue><ssdm name="sext_ln151_48"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:532 %sext_ln151_49 = sext i16 %preamble_upsampled_load_24

]]></Node>
<StgValue><ssdm name="sext_ln151_49"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:533 %mul_ln151_24 = mul i34 %sext_ln151_49, i34 %sext_ln151_48

]]></Node>
<StgValue><ssdm name="mul_ln151_24"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:534 %trunc_ln151_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_24, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_23"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:539 %sext_ln152_24 = sext i18 %matched_Q_4_load

]]></Node>
<StgValue><ssdm name="sext_ln152_24"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:540 %mul_ln152_24 = mul i34 %sext_ln152_24, i34 %sext_ln151_49

]]></Node>
<StgValue><ssdm name="mul_ln152_24"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:541 %trunc_ln152_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_24, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_23"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:553 %sext_ln151_50 = sext i18 %matched_I_5_load

]]></Node>
<StgValue><ssdm name="sext_ln151_50"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:556 %sext_ln151_51 = sext i16 %preamble_upsampled_load_25

]]></Node>
<StgValue><ssdm name="sext_ln151_51"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:557 %mul_ln151_25 = mul i34 %sext_ln151_51, i34 %sext_ln151_50

]]></Node>
<StgValue><ssdm name="mul_ln151_25"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:558 %trunc_ln151_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_25, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_24"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:563 %sext_ln152_25 = sext i18 %matched_Q_5_load

]]></Node>
<StgValue><ssdm name="sext_ln152_25"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:564 %mul_ln152_25 = mul i34 %sext_ln152_25, i34 %sext_ln151_51

]]></Node>
<StgValue><ssdm name="mul_ln152_25"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:565 %trunc_ln152_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_25, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_24"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:577 %sext_ln151_52 = sext i18 %matched_I_6_load

]]></Node>
<StgValue><ssdm name="sext_ln151_52"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:580 %sext_ln151_53 = sext i16 %preamble_upsampled_load_26

]]></Node>
<StgValue><ssdm name="sext_ln151_53"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:581 %mul_ln151_26 = mul i34 %sext_ln151_53, i34 %sext_ln151_52

]]></Node>
<StgValue><ssdm name="mul_ln151_26"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:582 %trunc_ln151_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_26, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_25"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:587 %sext_ln152_26 = sext i18 %matched_Q_6_load

]]></Node>
<StgValue><ssdm name="sext_ln152_26"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:588 %mul_ln152_26 = mul i34 %sext_ln152_26, i34 %sext_ln151_53

]]></Node>
<StgValue><ssdm name="mul_ln152_26"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:589 %trunc_ln152_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_26, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_25"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:601 %sext_ln151_54 = sext i18 %matched_I_7_load

]]></Node>
<StgValue><ssdm name="sext_ln151_54"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:604 %sext_ln151_55 = sext i16 %preamble_upsampled_load_27

]]></Node>
<StgValue><ssdm name="sext_ln151_55"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:605 %mul_ln151_27 = mul i34 %sext_ln151_55, i34 %sext_ln151_54

]]></Node>
<StgValue><ssdm name="mul_ln151_27"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:606 %trunc_ln151_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_27, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_26"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:611 %sext_ln152_27 = sext i18 %matched_Q_7_load

]]></Node>
<StgValue><ssdm name="sext_ln152_27"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:612 %mul_ln152_27 = mul i34 %sext_ln152_27, i34 %sext_ln151_55

]]></Node>
<StgValue><ssdm name="mul_ln152_27"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:613 %trunc_ln152_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_27, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_26"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:625 %sext_ln151_56 = sext i18 %matched_I_8_load

]]></Node>
<StgValue><ssdm name="sext_ln151_56"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:628 %sext_ln151_57 = sext i16 %preamble_upsampled_load_28

]]></Node>
<StgValue><ssdm name="sext_ln151_57"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:629 %mul_ln151_28 = mul i34 %sext_ln151_57, i34 %sext_ln151_56

]]></Node>
<StgValue><ssdm name="mul_ln151_28"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:630 %trunc_ln151_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_28, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_27"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:635 %sext_ln152_28 = sext i18 %matched_Q_8_load

]]></Node>
<StgValue><ssdm name="sext_ln152_28"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:636 %mul_ln152_28 = mul i34 %sext_ln152_28, i34 %sext_ln151_57

]]></Node>
<StgValue><ssdm name="mul_ln152_28"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:637 %trunc_ln152_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_28, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_27"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:649 %sext_ln151_58 = sext i18 %matched_I_9_load

]]></Node>
<StgValue><ssdm name="sext_ln151_58"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:652 %sext_ln151_59 = sext i16 %preamble_upsampled_load_29

]]></Node>
<StgValue><ssdm name="sext_ln151_59"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:653 %mul_ln151_29 = mul i34 %sext_ln151_59, i34 %sext_ln151_58

]]></Node>
<StgValue><ssdm name="mul_ln151_29"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:654 %trunc_ln151_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_29, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_28"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:659 %sext_ln152_29 = sext i18 %matched_Q_9_load

]]></Node>
<StgValue><ssdm name="sext_ln152_29"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:660 %mul_ln152_29 = mul i34 %sext_ln152_29, i34 %sext_ln151_59

]]></Node>
<StgValue><ssdm name="mul_ln152_29"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:661 %trunc_ln152_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_29, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_28"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:673 %sext_ln151_60 = sext i18 %matched_I_10_load

]]></Node>
<StgValue><ssdm name="sext_ln151_60"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:676 %sext_ln151_61 = sext i16 %preamble_upsampled_load_30

]]></Node>
<StgValue><ssdm name="sext_ln151_61"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:677 %mul_ln151_30 = mul i34 %sext_ln151_61, i34 %sext_ln151_60

]]></Node>
<StgValue><ssdm name="mul_ln151_30"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:678 %trunc_ln151_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_30, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_29"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:683 %sext_ln152_30 = sext i18 %matched_Q_10_load

]]></Node>
<StgValue><ssdm name="sext_ln152_30"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:684 %mul_ln152_30 = mul i34 %sext_ln152_30, i34 %sext_ln151_61

]]></Node>
<StgValue><ssdm name="mul_ln152_30"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:685 %trunc_ln152_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_30, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_29"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:697 %sext_ln151_62 = sext i18 %matched_I_11_load

]]></Node>
<StgValue><ssdm name="sext_ln151_62"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:700 %sext_ln151_63 = sext i16 %preamble_upsampled_load_31

]]></Node>
<StgValue><ssdm name="sext_ln151_63"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:701 %mul_ln151_31 = mul i34 %sext_ln151_63, i34 %sext_ln151_62

]]></Node>
<StgValue><ssdm name="mul_ln151_31"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:702 %trunc_ln151_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_31, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_30"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:707 %sext_ln152_31 = sext i18 %matched_Q_11_load

]]></Node>
<StgValue><ssdm name="sext_ln152_31"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:708 %mul_ln152_31 = mul i34 %sext_ln152_31, i34 %sext_ln151_63

]]></Node>
<StgValue><ssdm name="mul_ln152_31"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:709 %trunc_ln152_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_31, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_30"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:720 %sext_ln151_64 = sext i18 %matched_I_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln151_64"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:723 %sext_ln151_65 = sext i16 %preamble_upsampled_load_32

]]></Node>
<StgValue><ssdm name="sext_ln151_65"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:724 %mul_ln151_32 = mul i34 %sext_ln151_65, i34 %sext_ln151_64

]]></Node>
<StgValue><ssdm name="mul_ln151_32"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:725 %trunc_ln151_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_32, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_31"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:730 %sext_ln152_32 = sext i18 %matched_Q_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln152_32"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:731 %mul_ln152_32 = mul i34 %sext_ln152_32, i34 %sext_ln151_65

]]></Node>
<StgValue><ssdm name="mul_ln152_32"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:732 %trunc_ln152_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_32, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_31"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:744 %sext_ln151_66 = sext i18 %matched_I_13_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_66"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:747 %sext_ln151_67 = sext i16 %preamble_upsampled_load_33

]]></Node>
<StgValue><ssdm name="sext_ln151_67"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:748 %mul_ln151_33 = mul i34 %sext_ln151_67, i34 %sext_ln151_66

]]></Node>
<StgValue><ssdm name="mul_ln151_33"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:749 %trunc_ln151_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_33, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_32"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:754 %sext_ln152_33 = sext i18 %matched_Q_13_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_33"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:755 %mul_ln152_33 = mul i34 %sext_ln152_33, i34 %sext_ln151_67

]]></Node>
<StgValue><ssdm name="mul_ln152_33"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:756 %trunc_ln152_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_33, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_32"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:768 %sext_ln151_68 = sext i18 %matched_I_14_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_68"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:771 %sext_ln151_69 = sext i16 %preamble_upsampled_load_34

]]></Node>
<StgValue><ssdm name="sext_ln151_69"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:772 %mul_ln151_34 = mul i34 %sext_ln151_69, i34 %sext_ln151_68

]]></Node>
<StgValue><ssdm name="mul_ln151_34"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:773 %trunc_ln151_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_34, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_33"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:778 %sext_ln152_34 = sext i18 %matched_Q_14_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_34"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:779 %mul_ln152_34 = mul i34 %sext_ln152_34, i34 %sext_ln151_69

]]></Node>
<StgValue><ssdm name="mul_ln152_34"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:780 %trunc_ln152_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_34, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_33"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:792 %sext_ln151_70 = sext i18 %matched_I_15_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_70"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:795 %sext_ln151_71 = sext i16 %preamble_upsampled_load_35

]]></Node>
<StgValue><ssdm name="sext_ln151_71"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:796 %mul_ln151_35 = mul i34 %sext_ln151_71, i34 %sext_ln151_70

]]></Node>
<StgValue><ssdm name="mul_ln151_35"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:797 %trunc_ln151_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_35, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_34"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:802 %sext_ln152_35 = sext i18 %matched_Q_15_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_35"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:803 %mul_ln152_35 = mul i34 %sext_ln152_35, i34 %sext_ln151_71

]]></Node>
<StgValue><ssdm name="mul_ln152_35"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:804 %trunc_ln152_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_35, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_34"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:816 %sext_ln151_72 = sext i18 %matched_I_16_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_72"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:819 %sext_ln151_73 = sext i16 %preamble_upsampled_load_36

]]></Node>
<StgValue><ssdm name="sext_ln151_73"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:820 %mul_ln151_36 = mul i34 %sext_ln151_73, i34 %sext_ln151_72

]]></Node>
<StgValue><ssdm name="mul_ln151_36"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:821 %trunc_ln151_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_36, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_35"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:826 %sext_ln152_36 = sext i18 %matched_Q_16_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_36"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:827 %mul_ln152_36 = mul i34 %sext_ln152_36, i34 %sext_ln151_73

]]></Node>
<StgValue><ssdm name="mul_ln152_36"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:828 %trunc_ln152_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_36, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_35"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:840 %sext_ln151_74 = sext i18 %matched_I_17_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_74"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:843 %sext_ln151_75 = sext i16 %preamble_upsampled_load_37

]]></Node>
<StgValue><ssdm name="sext_ln151_75"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:844 %mul_ln151_37 = mul i34 %sext_ln151_75, i34 %sext_ln151_74

]]></Node>
<StgValue><ssdm name="mul_ln151_37"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:845 %trunc_ln151_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_37, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_36"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:850 %sext_ln152_37 = sext i18 %matched_Q_17_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_37"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:851 %mul_ln152_37 = mul i34 %sext_ln152_37, i34 %sext_ln151_75

]]></Node>
<StgValue><ssdm name="mul_ln152_37"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:852 %trunc_ln152_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_37, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_36"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:864 %sext_ln151_76 = sext i18 %matched_I_18_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_76"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:867 %sext_ln151_77 = sext i16 %preamble_upsampled_load_38

]]></Node>
<StgValue><ssdm name="sext_ln151_77"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:868 %mul_ln151_38 = mul i34 %sext_ln151_77, i34 %sext_ln151_76

]]></Node>
<StgValue><ssdm name="mul_ln151_38"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:869 %trunc_ln151_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_38, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_37"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:874 %sext_ln152_38 = sext i18 %matched_Q_18_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_38"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:875 %mul_ln152_38 = mul i34 %sext_ln152_38, i34 %sext_ln151_77

]]></Node>
<StgValue><ssdm name="mul_ln152_38"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:876 %trunc_ln152_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_38, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_37"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:888 %sext_ln151_78 = sext i18 %matched_I_19_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_78"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:891 %sext_ln151_79 = sext i16 %preamble_upsampled_load_39

]]></Node>
<StgValue><ssdm name="sext_ln151_79"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:892 %mul_ln151_39 = mul i34 %sext_ln151_79, i34 %sext_ln151_78

]]></Node>
<StgValue><ssdm name="mul_ln151_39"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:893 %trunc_ln151_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_39, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_38"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:898 %sext_ln152_39 = sext i18 %matched_Q_19_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_39"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:899 %mul_ln152_39 = mul i34 %sext_ln152_39, i34 %sext_ln151_79

]]></Node>
<StgValue><ssdm name="mul_ln152_39"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:900 %trunc_ln152_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_39, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_38"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:912 %sext_ln151_80 = sext i18 %matched_I_20_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_80"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:915 %sext_ln151_81 = sext i16 %preamble_upsampled_load_40

]]></Node>
<StgValue><ssdm name="sext_ln151_81"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:916 %mul_ln151_40 = mul i34 %sext_ln151_81, i34 %sext_ln151_80

]]></Node>
<StgValue><ssdm name="mul_ln151_40"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:917 %trunc_ln151_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_40, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_39"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:922 %sext_ln152_40 = sext i18 %matched_Q_20_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_40"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:923 %mul_ln152_40 = mul i34 %sext_ln152_40, i34 %sext_ln151_81

]]></Node>
<StgValue><ssdm name="mul_ln152_40"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:924 %trunc_ln152_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_40, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_39"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:936 %sext_ln151_82 = sext i18 %matched_I_21_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_82"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:939 %sext_ln151_83 = sext i16 %preamble_upsampled_load_41

]]></Node>
<StgValue><ssdm name="sext_ln151_83"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:940 %mul_ln151_41 = mul i34 %sext_ln151_83, i34 %sext_ln151_82

]]></Node>
<StgValue><ssdm name="mul_ln151_41"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:941 %trunc_ln151_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_41, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_40"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:946 %sext_ln152_41 = sext i18 %matched_Q_21_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_41"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:947 %mul_ln152_41 = mul i34 %sext_ln152_41, i34 %sext_ln151_83

]]></Node>
<StgValue><ssdm name="mul_ln152_41"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:948 %trunc_ln152_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_41, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_40"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:960 %sext_ln151_84 = sext i18 %matched_I_22_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_84"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:963 %sext_ln151_85 = sext i16 %preamble_upsampled_load_42

]]></Node>
<StgValue><ssdm name="sext_ln151_85"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:964 %mul_ln151_42 = mul i34 %sext_ln151_85, i34 %sext_ln151_84

]]></Node>
<StgValue><ssdm name="mul_ln151_42"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:965 %trunc_ln151_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_42, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_41"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:970 %sext_ln152_42 = sext i18 %matched_Q_22_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_42"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:971 %mul_ln152_42 = mul i34 %sext_ln152_42, i34 %sext_ln151_85

]]></Node>
<StgValue><ssdm name="mul_ln152_42"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:972 %trunc_ln152_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_42, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_41"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:984 %sext_ln151_86 = sext i18 %matched_I_23_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_86"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:987 %sext_ln151_87 = sext i16 %preamble_upsampled_load_43

]]></Node>
<StgValue><ssdm name="sext_ln151_87"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:988 %mul_ln151_43 = mul i34 %sext_ln151_87, i34 %sext_ln151_86

]]></Node>
<StgValue><ssdm name="mul_ln151_43"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:989 %trunc_ln151_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_43, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_42"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:994 %sext_ln152_43 = sext i18 %matched_Q_23_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_43"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:995 %mul_ln152_43 = mul i34 %sext_ln152_43, i34 %sext_ln151_87

]]></Node>
<StgValue><ssdm name="mul_ln152_43"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:996 %trunc_ln152_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_43, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_42"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1008 %sext_ln151_88 = sext i18 %matched_I_24_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_88"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1011 %sext_ln151_89 = sext i16 %preamble_upsampled_load_44

]]></Node>
<StgValue><ssdm name="sext_ln151_89"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1012 %mul_ln151_44 = mul i34 %sext_ln151_89, i34 %sext_ln151_88

]]></Node>
<StgValue><ssdm name="mul_ln151_44"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1013 %trunc_ln151_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_44, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_43"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1018 %sext_ln152_44 = sext i18 %matched_Q_24_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_44"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1019 %mul_ln152_44 = mul i34 %sext_ln152_44, i34 %sext_ln151_89

]]></Node>
<StgValue><ssdm name="mul_ln152_44"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1020 %trunc_ln152_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_44, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_43"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1032 %sext_ln151_90 = sext i18 %matched_I_25_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_90"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1035 %sext_ln151_91 = sext i16 %preamble_upsampled_load_45

]]></Node>
<StgValue><ssdm name="sext_ln151_91"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1036 %mul_ln151_45 = mul i34 %sext_ln151_91, i34 %sext_ln151_90

]]></Node>
<StgValue><ssdm name="mul_ln151_45"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1037 %trunc_ln151_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_45, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_44"/></StgValue>
</operation>

<operation id="1236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1042 %sext_ln152_45 = sext i18 %matched_Q_25_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_45"/></StgValue>
</operation>

<operation id="1237" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1043 %mul_ln152_45 = mul i34 %sext_ln152_45, i34 %sext_ln151_91

]]></Node>
<StgValue><ssdm name="mul_ln152_45"/></StgValue>
</operation>

<operation id="1238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1044 %trunc_ln152_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_45, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_44"/></StgValue>
</operation>

<operation id="1239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1056 %sext_ln151_92 = sext i18 %matched_I_26_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_92"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1059 %sext_ln151_93 = sext i16 %preamble_upsampled_load_46

]]></Node>
<StgValue><ssdm name="sext_ln151_93"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1060 %mul_ln151_46 = mul i34 %sext_ln151_93, i34 %sext_ln151_92

]]></Node>
<StgValue><ssdm name="mul_ln151_46"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1061 %trunc_ln151_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_46, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_45"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1066 %sext_ln152_46 = sext i18 %matched_Q_26_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_46"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1067 %mul_ln152_46 = mul i34 %sext_ln152_46, i34 %sext_ln151_93

]]></Node>
<StgValue><ssdm name="mul_ln152_46"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1068 %trunc_ln152_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_46, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_45"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1080 %sext_ln151_94 = sext i18 %matched_I_27_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_94"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1083 %sext_ln151_95 = sext i16 %preamble_upsampled_load_47

]]></Node>
<StgValue><ssdm name="sext_ln151_95"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1084 %mul_ln151_47 = mul i34 %sext_ln151_95, i34 %sext_ln151_94

]]></Node>
<StgValue><ssdm name="mul_ln151_47"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1085 %trunc_ln151_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_47, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_46"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1090 %sext_ln152_47 = sext i18 %matched_Q_27_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_47"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1091 %mul_ln152_47 = mul i34 %sext_ln152_47, i34 %sext_ln151_95

]]></Node>
<StgValue><ssdm name="mul_ln152_47"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1092 %trunc_ln152_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_47, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_46"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1104 %sext_ln151_96 = sext i18 %matched_I_28_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_96"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1107 %sext_ln151_97 = sext i16 %preamble_upsampled_load_48

]]></Node>
<StgValue><ssdm name="sext_ln151_97"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1108 %mul_ln151_48 = mul i34 %sext_ln151_97, i34 %sext_ln151_96

]]></Node>
<StgValue><ssdm name="mul_ln151_48"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1109 %trunc_ln151_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_48, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_47"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1114 %sext_ln152_48 = sext i18 %matched_Q_28_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_48"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1115 %mul_ln152_48 = mul i34 %sext_ln152_48, i34 %sext_ln151_97

]]></Node>
<StgValue><ssdm name="mul_ln152_48"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1116 %trunc_ln152_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_48, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_47"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1128 %sext_ln151_98 = sext i18 %matched_I_29_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_98"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1131 %sext_ln151_99 = sext i16 %preamble_upsampled_load_49

]]></Node>
<StgValue><ssdm name="sext_ln151_99"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1132 %mul_ln151_49 = mul i34 %sext_ln151_99, i34 %sext_ln151_98

]]></Node>
<StgValue><ssdm name="mul_ln151_49"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1133 %trunc_ln151_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_49, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_48"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1138 %sext_ln152_49 = sext i18 %matched_Q_29_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_49"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1139 %mul_ln152_49 = mul i34 %sext_ln152_49, i34 %sext_ln151_99

]]></Node>
<StgValue><ssdm name="mul_ln152_49"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1140 %trunc_ln152_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_49, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_48"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1152 %sext_ln151_100 = sext i18 %matched_I_30_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_100"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1155 %sext_ln151_101 = sext i16 %preamble_upsampled_load_50

]]></Node>
<StgValue><ssdm name="sext_ln151_101"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1156 %mul_ln151_50 = mul i34 %sext_ln151_101, i34 %sext_ln151_100

]]></Node>
<StgValue><ssdm name="mul_ln151_50"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1157 %trunc_ln151_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_50, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_49"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1162 %sext_ln152_50 = sext i18 %matched_Q_30_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_50"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1163 %mul_ln152_50 = mul i34 %sext_ln152_50, i34 %sext_ln151_101

]]></Node>
<StgValue><ssdm name="mul_ln152_50"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1164 %trunc_ln152_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_50, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_49"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1176 %sext_ln151_102 = sext i18 %matched_I_31_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_102"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1179 %sext_ln151_103 = sext i16 %preamble_upsampled_load_51

]]></Node>
<StgValue><ssdm name="sext_ln151_103"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1180 %mul_ln151_51 = mul i34 %sext_ln151_103, i34 %sext_ln151_102

]]></Node>
<StgValue><ssdm name="mul_ln151_51"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1181 %trunc_ln151_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_51, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_50"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1186 %sext_ln152_51 = sext i18 %matched_Q_31_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_51"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1187 %mul_ln152_51 = mul i34 %sext_ln152_51, i34 %sext_ln151_103

]]></Node>
<StgValue><ssdm name="mul_ln152_51"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1188 %trunc_ln152_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_51, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_50"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1200 %sext_ln151_104 = sext i18 %matched_I_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_104"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1203 %sext_ln151_105 = sext i16 %preamble_upsampled_load_52

]]></Node>
<StgValue><ssdm name="sext_ln151_105"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1204 %mul_ln151_52 = mul i34 %sext_ln151_105, i34 %sext_ln151_104

]]></Node>
<StgValue><ssdm name="mul_ln151_52"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1205 %trunc_ln151_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_52, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_51"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1210 %sext_ln152_52 = sext i18 %matched_Q_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_52"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1211 %mul_ln152_52 = mul i34 %sext_ln152_52, i34 %sext_ln151_105

]]></Node>
<StgValue><ssdm name="mul_ln152_52"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1212 %trunc_ln152_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_52, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_51"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1224 %sext_ln151_106 = sext i18 %matched_I_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_106"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1227 %sext_ln151_107 = sext i16 %preamble_upsampled_load_53

]]></Node>
<StgValue><ssdm name="sext_ln151_107"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1228 %mul_ln151_53 = mul i34 %sext_ln151_107, i34 %sext_ln151_106

]]></Node>
<StgValue><ssdm name="mul_ln151_53"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1229 %trunc_ln151_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_53, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_52"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1234 %sext_ln152_53 = sext i18 %matched_Q_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_53"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1235 %mul_ln152_53 = mul i34 %sext_ln152_53, i34 %sext_ln151_107

]]></Node>
<StgValue><ssdm name="mul_ln152_53"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1236 %trunc_ln152_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_53, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_52"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1248 %sext_ln151_108 = sext i18 %matched_I_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_108"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1251 %sext_ln151_109 = sext i16 %preamble_upsampled_load_54

]]></Node>
<StgValue><ssdm name="sext_ln151_109"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1252 %mul_ln151_54 = mul i34 %sext_ln151_109, i34 %sext_ln151_108

]]></Node>
<StgValue><ssdm name="mul_ln151_54"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1253 %trunc_ln151_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_54, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_53"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1258 %sext_ln152_54 = sext i18 %matched_Q_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_54"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1259 %mul_ln152_54 = mul i34 %sext_ln152_54, i34 %sext_ln151_109

]]></Node>
<StgValue><ssdm name="mul_ln152_54"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1260 %trunc_ln152_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_54, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_53"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1272 %sext_ln151_110 = sext i18 %matched_I_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_110"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1275 %sext_ln151_111 = sext i16 %preamble_upsampled_load_55

]]></Node>
<StgValue><ssdm name="sext_ln151_111"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1276 %mul_ln151_55 = mul i34 %sext_ln151_111, i34 %sext_ln151_110

]]></Node>
<StgValue><ssdm name="mul_ln151_55"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1277 %trunc_ln151_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_55, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_54"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1282 %sext_ln152_55 = sext i18 %matched_Q_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_55"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1283 %mul_ln152_55 = mul i34 %sext_ln152_55, i34 %sext_ln151_111

]]></Node>
<StgValue><ssdm name="mul_ln152_55"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1284 %trunc_ln152_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_55, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_54"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1296 %sext_ln151_112 = sext i18 %matched_I_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_112"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1299 %sext_ln151_113 = sext i16 %preamble_upsampled_load_56

]]></Node>
<StgValue><ssdm name="sext_ln151_113"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1300 %mul_ln151_56 = mul i34 %sext_ln151_113, i34 %sext_ln151_112

]]></Node>
<StgValue><ssdm name="mul_ln151_56"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1301 %trunc_ln151_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_56, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_55"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1306 %sext_ln152_56 = sext i18 %matched_Q_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_56"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1307 %mul_ln152_56 = mul i34 %sext_ln152_56, i34 %sext_ln151_113

]]></Node>
<StgValue><ssdm name="mul_ln152_56"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1308 %trunc_ln152_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_56, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_55"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1320 %sext_ln151_114 = sext i18 %matched_I_5_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_114"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1323 %sext_ln151_115 = sext i16 %preamble_upsampled_load_57

]]></Node>
<StgValue><ssdm name="sext_ln151_115"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1324 %mul_ln151_57 = mul i34 %sext_ln151_115, i34 %sext_ln151_114

]]></Node>
<StgValue><ssdm name="mul_ln151_57"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1325 %trunc_ln151_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_57, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_56"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1330 %sext_ln152_57 = sext i18 %matched_Q_5_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_57"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1331 %mul_ln152_57 = mul i34 %sext_ln152_57, i34 %sext_ln151_115

]]></Node>
<StgValue><ssdm name="mul_ln152_57"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1332 %trunc_ln152_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_57, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_56"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1344 %sext_ln151_116 = sext i18 %matched_I_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_116"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1347 %sext_ln151_117 = sext i16 %preamble_upsampled_load_58

]]></Node>
<StgValue><ssdm name="sext_ln151_117"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1348 %mul_ln151_58 = mul i34 %sext_ln151_117, i34 %sext_ln151_116

]]></Node>
<StgValue><ssdm name="mul_ln151_58"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1349 %trunc_ln151_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_58, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_57"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1354 %sext_ln152_58 = sext i18 %matched_Q_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_58"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1355 %mul_ln152_58 = mul i34 %sext_ln152_58, i34 %sext_ln151_117

]]></Node>
<StgValue><ssdm name="mul_ln152_58"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1356 %trunc_ln152_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_58, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_57"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1368 %sext_ln151_118 = sext i18 %matched_I_7_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_118"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1371 %sext_ln151_119 = sext i16 %preamble_upsampled_load_59

]]></Node>
<StgValue><ssdm name="sext_ln151_119"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1372 %mul_ln151_59 = mul i34 %sext_ln151_119, i34 %sext_ln151_118

]]></Node>
<StgValue><ssdm name="mul_ln151_59"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1373 %trunc_ln151_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_59, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_58"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1378 %sext_ln152_59 = sext i18 %matched_Q_7_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_59"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1379 %mul_ln152_59 = mul i34 %sext_ln152_59, i34 %sext_ln151_119

]]></Node>
<StgValue><ssdm name="mul_ln152_59"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1380 %trunc_ln152_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_59, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_58"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1392 %sext_ln151_120 = sext i18 %matched_I_8_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_120"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1395 %sext_ln151_121 = sext i16 %preamble_upsampled_load_60

]]></Node>
<StgValue><ssdm name="sext_ln151_121"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1396 %mul_ln151_60 = mul i34 %sext_ln151_121, i34 %sext_ln151_120

]]></Node>
<StgValue><ssdm name="mul_ln151_60"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1397 %trunc_ln151_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_60, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_59"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1402 %sext_ln152_60 = sext i18 %matched_Q_8_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_60"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1403 %mul_ln152_60 = mul i34 %sext_ln152_60, i34 %sext_ln151_121

]]></Node>
<StgValue><ssdm name="mul_ln152_60"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1404 %trunc_ln152_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_60, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_59"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1416 %sext_ln151_122 = sext i18 %matched_I_9_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_122"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1419 %sext_ln151_123 = sext i16 %preamble_upsampled_load_61

]]></Node>
<StgValue><ssdm name="sext_ln151_123"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1420 %mul_ln151_61 = mul i34 %sext_ln151_123, i34 %sext_ln151_122

]]></Node>
<StgValue><ssdm name="mul_ln151_61"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1421 %trunc_ln151_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_61, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_60"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1426 %sext_ln152_61 = sext i18 %matched_Q_9_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_61"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1427 %mul_ln152_61 = mul i34 %sext_ln152_61, i34 %sext_ln151_123

]]></Node>
<StgValue><ssdm name="mul_ln152_61"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1428 %trunc_ln152_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_61, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_60"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1440 %sext_ln151_124 = sext i18 %matched_I_10_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_124"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1443 %sext_ln151_125 = sext i16 %preamble_upsampled_load_62

]]></Node>
<StgValue><ssdm name="sext_ln151_125"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1444 %mul_ln151_62 = mul i34 %sext_ln151_125, i34 %sext_ln151_124

]]></Node>
<StgValue><ssdm name="mul_ln151_62"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1445 %trunc_ln151_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_62, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_61"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1450 %sext_ln152_62 = sext i18 %matched_Q_10_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_62"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1451 %mul_ln152_62 = mul i34 %sext_ln152_62, i34 %sext_ln151_125

]]></Node>
<StgValue><ssdm name="mul_ln152_62"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1452 %trunc_ln152_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_62, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_61"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1464 %sext_ln151_126 = sext i18 %matched_I_11_load_1

]]></Node>
<StgValue><ssdm name="sext_ln151_126"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="34" op_0_bw="16">
<![CDATA[
for.body371.split:1467 %sext_ln151_127 = sext i16 %preamble_upsampled_load_63

]]></Node>
<StgValue><ssdm name="sext_ln151_127"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1468 %mul_ln151_63 = mul i34 %sext_ln151_127, i34 %sext_ln151_126

]]></Node>
<StgValue><ssdm name="mul_ln151_63"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1469 %trunc_ln151_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_63, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln151_62"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="34" op_0_bw="18">
<![CDATA[
for.body371.split:1474 %sext_ln152_63 = sext i18 %matched_Q_11_load_1

]]></Node>
<StgValue><ssdm name="sext_ln152_63"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body371.split:1475 %mul_ln152_63 = mul i34 %sext_ln152_63, i34 %sext_ln151_127

]]></Node>
<StgValue><ssdm name="mul_ln152_63"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body371.split:1476 %trunc_ln152_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_63, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln152_62"/></StgValue>
</operation>

<operation id="1688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0">
<![CDATA[
for.end394.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body371.split:0 %speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln149"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body371.split:1 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:7 %zext_ln151_1 = zext i6 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:16 %arr_I_addr = getelementptr i18 %arr_I, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="arr_I_addr"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:17 %store_ln151 = store i18 %trunc_ln6, i6 %arr_I_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:23 %arr_Q_addr = getelementptr i18 %arr_Q, i64 0, i64 %zext_ln151_1

]]></Node>
<StgValue><ssdm name="arr_Q_addr"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:24 %store_ln152 = store i18 %trunc_ln7, i6 %arr_Q_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:28 %zext_ln151_3 = zext i6 %lshr_ln151_2

]]></Node>
<StgValue><ssdm name="zext_ln151_3"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:37 %arr_I_1_addr = getelementptr i18 %arr_I_1, i64 0, i64 %zext_ln151_3

]]></Node>
<StgValue><ssdm name="arr_I_1_addr"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:38 %store_ln151 = store i18 %trunc_ln151_1, i6 %arr_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:44 %arr_Q_1_addr = getelementptr i18 %arr_Q_1, i64 0, i64 %zext_ln151_3

]]></Node>
<StgValue><ssdm name="arr_Q_1_addr"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:45 %store_ln152 = store i18 %trunc_ln152_1, i6 %arr_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:49 %zext_ln151_5 = zext i6 %lshr_ln151_4

]]></Node>
<StgValue><ssdm name="zext_ln151_5"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:58 %arr_I_2_addr = getelementptr i18 %arr_I_2, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="arr_I_2_addr"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:59 %store_ln151 = store i18 %trunc_ln151_2, i6 %arr_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:65 %arr_Q_2_addr = getelementptr i18 %arr_Q_2, i64 0, i64 %zext_ln151_5

]]></Node>
<StgValue><ssdm name="arr_Q_2_addr"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:66 %store_ln152 = store i18 %trunc_ln152_2, i6 %arr_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:70 %zext_ln151_7 = zext i6 %lshr_ln151_6

]]></Node>
<StgValue><ssdm name="zext_ln151_7"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:79 %arr_I_3_addr = getelementptr i18 %arr_I_3, i64 0, i64 %zext_ln151_7

]]></Node>
<StgValue><ssdm name="arr_I_3_addr"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:80 %store_ln151 = store i18 %trunc_ln151_3, i6 %arr_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:86 %arr_Q_3_addr = getelementptr i18 %arr_Q_3, i64 0, i64 %zext_ln151_7

]]></Node>
<StgValue><ssdm name="arr_Q_3_addr"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:87 %store_ln152 = store i18 %trunc_ln152_3, i6 %arr_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:91 %zext_ln151_9 = zext i6 %lshr_ln151_8

]]></Node>
<StgValue><ssdm name="zext_ln151_9"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:100 %arr_I_4_addr = getelementptr i18 %arr_I_4, i64 0, i64 %zext_ln151_9

]]></Node>
<StgValue><ssdm name="arr_I_4_addr"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:101 %store_ln151 = store i18 %trunc_ln151_4, i6 %arr_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:107 %arr_Q_4_addr = getelementptr i18 %arr_Q_4, i64 0, i64 %zext_ln151_9

]]></Node>
<StgValue><ssdm name="arr_Q_4_addr"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:108 %store_ln152 = store i18 %trunc_ln152_4, i6 %arr_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:112 %zext_ln151_11 = zext i6 %lshr_ln151_s

]]></Node>
<StgValue><ssdm name="zext_ln151_11"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:121 %arr_I_5_addr = getelementptr i18 %arr_I_5, i64 0, i64 %zext_ln151_11

]]></Node>
<StgValue><ssdm name="arr_I_5_addr"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:122 %store_ln151 = store i18 %trunc_ln151_5, i6 %arr_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:128 %arr_Q_5_addr = getelementptr i18 %arr_Q_5, i64 0, i64 %zext_ln151_11

]]></Node>
<StgValue><ssdm name="arr_Q_5_addr"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:129 %store_ln152 = store i18 %trunc_ln152_5, i6 %arr_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:133 %zext_ln151_13 = zext i6 %lshr_ln151_1

]]></Node>
<StgValue><ssdm name="zext_ln151_13"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:142 %arr_I_6_addr = getelementptr i18 %arr_I_6, i64 0, i64 %zext_ln151_13

]]></Node>
<StgValue><ssdm name="arr_I_6_addr"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:143 %store_ln151 = store i18 %trunc_ln151_6, i6 %arr_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:149 %arr_Q_6_addr = getelementptr i18 %arr_Q_6, i64 0, i64 %zext_ln151_13

]]></Node>
<StgValue><ssdm name="arr_Q_6_addr"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:150 %store_ln152 = store i18 %trunc_ln152_6, i6 %arr_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:154 %zext_ln151_15 = zext i6 %lshr_ln151_3

]]></Node>
<StgValue><ssdm name="zext_ln151_15"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:163 %arr_I_7_addr = getelementptr i18 %arr_I_7, i64 0, i64 %zext_ln151_15

]]></Node>
<StgValue><ssdm name="arr_I_7_addr"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:164 %store_ln151 = store i18 %trunc_ln151_7, i6 %arr_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:170 %arr_Q_7_addr = getelementptr i18 %arr_Q_7, i64 0, i64 %zext_ln151_15

]]></Node>
<StgValue><ssdm name="arr_Q_7_addr"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:171 %store_ln152 = store i18 %trunc_ln152_7, i6 %arr_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:175 %zext_ln151_17 = zext i6 %lshr_ln151_5

]]></Node>
<StgValue><ssdm name="zext_ln151_17"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:184 %arr_I_8_addr = getelementptr i18 %arr_I_8, i64 0, i64 %zext_ln151_17

]]></Node>
<StgValue><ssdm name="arr_I_8_addr"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:185 %store_ln151 = store i18 %trunc_ln151_8, i6 %arr_I_8_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:191 %arr_Q_8_addr = getelementptr i18 %arr_Q_8, i64 0, i64 %zext_ln151_17

]]></Node>
<StgValue><ssdm name="arr_Q_8_addr"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:192 %store_ln152 = store i18 %trunc_ln152_8, i6 %arr_Q_8_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:196 %zext_ln151_19 = zext i6 %lshr_ln151_7

]]></Node>
<StgValue><ssdm name="zext_ln151_19"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:205 %arr_I_9_addr = getelementptr i18 %arr_I_9, i64 0, i64 %zext_ln151_19

]]></Node>
<StgValue><ssdm name="arr_I_9_addr"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:206 %store_ln151 = store i18 %trunc_ln151_9, i6 %arr_I_9_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:212 %arr_Q_9_addr = getelementptr i18 %arr_Q_9, i64 0, i64 %zext_ln151_19

]]></Node>
<StgValue><ssdm name="arr_Q_9_addr"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:213 %store_ln152 = store i18 %trunc_ln152_9, i6 %arr_Q_9_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:217 %zext_ln151_21 = zext i6 %lshr_ln151_9

]]></Node>
<StgValue><ssdm name="zext_ln151_21"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:226 %arr_I_10_addr = getelementptr i18 %arr_I_10, i64 0, i64 %zext_ln151_21

]]></Node>
<StgValue><ssdm name="arr_I_10_addr"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:227 %store_ln151 = store i18 %trunc_ln151_s, i6 %arr_I_10_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:233 %arr_Q_10_addr = getelementptr i18 %arr_Q_10, i64 0, i64 %zext_ln151_21

]]></Node>
<StgValue><ssdm name="arr_Q_10_addr"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:234 %store_ln152 = store i18 %trunc_ln152_s, i6 %arr_Q_10_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:238 %zext_ln151_23 = zext i6 %lshr_ln151_10

]]></Node>
<StgValue><ssdm name="zext_ln151_23"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:247 %arr_I_11_addr = getelementptr i18 %arr_I_11, i64 0, i64 %zext_ln151_23

]]></Node>
<StgValue><ssdm name="arr_I_11_addr"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:248 %store_ln151 = store i18 %trunc_ln151_10, i6 %arr_I_11_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:254 %arr_Q_11_addr = getelementptr i18 %arr_Q_11, i64 0, i64 %zext_ln151_23

]]></Node>
<StgValue><ssdm name="arr_Q_11_addr"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:255 %store_ln152 = store i18 %trunc_ln152_10, i6 %arr_Q_11_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:259 %zext_ln151_25 = zext i6 %lshr_ln151_11

]]></Node>
<StgValue><ssdm name="zext_ln151_25"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:268 %arr_I_12_addr = getelementptr i18 %arr_I_12, i64 0, i64 %zext_ln151_25

]]></Node>
<StgValue><ssdm name="arr_I_12_addr"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:269 %store_ln151 = store i18 %trunc_ln151_11, i6 %arr_I_12_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:275 %arr_Q_12_addr = getelementptr i18 %arr_Q_12, i64 0, i64 %zext_ln151_25

]]></Node>
<StgValue><ssdm name="arr_Q_12_addr"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:276 %store_ln152 = store i18 %trunc_ln152_11, i6 %arr_Q_12_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:280 %zext_ln151_27 = zext i6 %lshr_ln151_12

]]></Node>
<StgValue><ssdm name="zext_ln151_27"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:289 %arr_I_13_addr = getelementptr i18 %arr_I_13, i64 0, i64 %zext_ln151_27

]]></Node>
<StgValue><ssdm name="arr_I_13_addr"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:290 %store_ln151 = store i18 %trunc_ln151_12, i6 %arr_I_13_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:296 %arr_Q_13_addr = getelementptr i18 %arr_Q_13, i64 0, i64 %zext_ln151_27

]]></Node>
<StgValue><ssdm name="arr_Q_13_addr"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:297 %store_ln152 = store i18 %trunc_ln152_12, i6 %arr_Q_13_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:301 %zext_ln151_29 = zext i6 %lshr_ln151_13

]]></Node>
<StgValue><ssdm name="zext_ln151_29"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:310 %arr_I_14_addr = getelementptr i18 %arr_I_14, i64 0, i64 %zext_ln151_29

]]></Node>
<StgValue><ssdm name="arr_I_14_addr"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:311 %store_ln151 = store i18 %trunc_ln151_13, i6 %arr_I_14_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:317 %arr_Q_14_addr = getelementptr i18 %arr_Q_14, i64 0, i64 %zext_ln151_29

]]></Node>
<StgValue><ssdm name="arr_Q_14_addr"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:318 %store_ln152 = store i18 %trunc_ln152_13, i6 %arr_Q_14_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:322 %zext_ln151_31 = zext i6 %lshr_ln151_14

]]></Node>
<StgValue><ssdm name="zext_ln151_31"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:331 %arr_I_15_addr = getelementptr i18 %arr_I_15, i64 0, i64 %zext_ln151_31

]]></Node>
<StgValue><ssdm name="arr_I_15_addr"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:332 %store_ln151 = store i18 %trunc_ln151_14, i6 %arr_I_15_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:338 %arr_Q_15_addr = getelementptr i18 %arr_Q_15, i64 0, i64 %zext_ln151_31

]]></Node>
<StgValue><ssdm name="arr_Q_15_addr"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:339 %store_ln152 = store i18 %trunc_ln152_14, i6 %arr_Q_15_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:343 %zext_ln151_33 = zext i6 %lshr_ln151_15

]]></Node>
<StgValue><ssdm name="zext_ln151_33"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:352 %arr_I_16_addr = getelementptr i18 %arr_I_16, i64 0, i64 %zext_ln151_33

]]></Node>
<StgValue><ssdm name="arr_I_16_addr"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:353 %store_ln151 = store i18 %trunc_ln151_15, i6 %arr_I_16_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:359 %arr_Q_16_addr = getelementptr i18 %arr_Q_16, i64 0, i64 %zext_ln151_33

]]></Node>
<StgValue><ssdm name="arr_Q_16_addr"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:360 %store_ln152 = store i18 %trunc_ln152_15, i6 %arr_Q_16_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:364 %zext_ln151_35 = zext i6 %lshr_ln151_16

]]></Node>
<StgValue><ssdm name="zext_ln151_35"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:373 %arr_I_17_addr = getelementptr i18 %arr_I_17, i64 0, i64 %zext_ln151_35

]]></Node>
<StgValue><ssdm name="arr_I_17_addr"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:374 %store_ln151 = store i18 %trunc_ln151_16, i6 %arr_I_17_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:380 %arr_Q_17_addr = getelementptr i18 %arr_Q_17, i64 0, i64 %zext_ln151_35

]]></Node>
<StgValue><ssdm name="arr_Q_17_addr"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:381 %store_ln152 = store i18 %trunc_ln152_16, i6 %arr_Q_17_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:385 %zext_ln151_37 = zext i6 %lshr_ln151_17

]]></Node>
<StgValue><ssdm name="zext_ln151_37"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:394 %arr_I_18_addr = getelementptr i18 %arr_I_18, i64 0, i64 %zext_ln151_37

]]></Node>
<StgValue><ssdm name="arr_I_18_addr"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:395 %store_ln151 = store i18 %trunc_ln151_17, i6 %arr_I_18_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:401 %arr_Q_18_addr = getelementptr i18 %arr_Q_18, i64 0, i64 %zext_ln151_37

]]></Node>
<StgValue><ssdm name="arr_Q_18_addr"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:402 %store_ln152 = store i18 %trunc_ln152_17, i6 %arr_Q_18_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:406 %zext_ln151_39 = zext i6 %lshr_ln151_18

]]></Node>
<StgValue><ssdm name="zext_ln151_39"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:415 %arr_I_19_addr = getelementptr i18 %arr_I_19, i64 0, i64 %zext_ln151_39

]]></Node>
<StgValue><ssdm name="arr_I_19_addr"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:416 %store_ln151 = store i18 %trunc_ln151_18, i6 %arr_I_19_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:422 %arr_Q_19_addr = getelementptr i18 %arr_Q_19, i64 0, i64 %zext_ln151_39

]]></Node>
<StgValue><ssdm name="arr_Q_19_addr"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:423 %store_ln152 = store i18 %trunc_ln152_18, i6 %arr_Q_19_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:430 %zext_ln151_42 = zext i6 %lshr_ln151_20

]]></Node>
<StgValue><ssdm name="zext_ln151_42"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:439 %arr_I_20_addr = getelementptr i18 %arr_I_20, i64 0, i64 %zext_ln151_42

]]></Node>
<StgValue><ssdm name="arr_I_20_addr"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:440 %store_ln151 = store i18 %trunc_ln151_19, i6 %arr_I_20_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:446 %arr_Q_20_addr = getelementptr i18 %arr_Q_20, i64 0, i64 %zext_ln151_42

]]></Node>
<StgValue><ssdm name="arr_Q_20_addr"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:447 %store_ln152 = store i18 %trunc_ln152_19, i6 %arr_Q_20_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:454 %zext_ln151_45 = zext i6 %lshr_ln151_22

]]></Node>
<StgValue><ssdm name="zext_ln151_45"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:463 %arr_I_21_addr = getelementptr i18 %arr_I_21, i64 0, i64 %zext_ln151_45

]]></Node>
<StgValue><ssdm name="arr_I_21_addr"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:464 %store_ln151 = store i18 %trunc_ln151_20, i6 %arr_I_21_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:470 %arr_Q_21_addr = getelementptr i18 %arr_Q_21, i64 0, i64 %zext_ln151_45

]]></Node>
<StgValue><ssdm name="arr_Q_21_addr"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:471 %store_ln152 = store i18 %trunc_ln152_20, i6 %arr_Q_21_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:478 %zext_ln151_48 = zext i6 %lshr_ln151_24

]]></Node>
<StgValue><ssdm name="zext_ln151_48"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:487 %arr_I_22_addr = getelementptr i18 %arr_I_22, i64 0, i64 %zext_ln151_48

]]></Node>
<StgValue><ssdm name="arr_I_22_addr"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:488 %store_ln151 = store i18 %trunc_ln151_21, i6 %arr_I_22_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:494 %arr_Q_22_addr = getelementptr i18 %arr_Q_22, i64 0, i64 %zext_ln151_48

]]></Node>
<StgValue><ssdm name="arr_Q_22_addr"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:495 %store_ln152 = store i18 %trunc_ln152_21, i6 %arr_Q_22_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:502 %zext_ln151_51 = zext i6 %lshr_ln151_26

]]></Node>
<StgValue><ssdm name="zext_ln151_51"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:511 %arr_I_23_addr = getelementptr i18 %arr_I_23, i64 0, i64 %zext_ln151_51

]]></Node>
<StgValue><ssdm name="arr_I_23_addr"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:512 %store_ln151 = store i18 %trunc_ln151_22, i6 %arr_I_23_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:518 %arr_Q_23_addr = getelementptr i18 %arr_Q_23, i64 0, i64 %zext_ln151_51

]]></Node>
<StgValue><ssdm name="arr_Q_23_addr"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:519 %store_ln152 = store i18 %trunc_ln152_22, i6 %arr_Q_23_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:526 %zext_ln151_54 = zext i6 %lshr_ln151_28

]]></Node>
<StgValue><ssdm name="zext_ln151_54"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:535 %arr_I_24_addr = getelementptr i18 %arr_I_24, i64 0, i64 %zext_ln151_54

]]></Node>
<StgValue><ssdm name="arr_I_24_addr"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:536 %store_ln151 = store i18 %trunc_ln151_23, i6 %arr_I_24_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:542 %arr_Q_24_addr = getelementptr i18 %arr_Q_24, i64 0, i64 %zext_ln151_54

]]></Node>
<StgValue><ssdm name="arr_Q_24_addr"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:543 %store_ln152 = store i18 %trunc_ln152_23, i6 %arr_Q_24_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:550 %zext_ln151_57 = zext i6 %lshr_ln151_30

]]></Node>
<StgValue><ssdm name="zext_ln151_57"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:559 %arr_I_25_addr = getelementptr i18 %arr_I_25, i64 0, i64 %zext_ln151_57

]]></Node>
<StgValue><ssdm name="arr_I_25_addr"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:560 %store_ln151 = store i18 %trunc_ln151_24, i6 %arr_I_25_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:566 %arr_Q_25_addr = getelementptr i18 %arr_Q_25, i64 0, i64 %zext_ln151_57

]]></Node>
<StgValue><ssdm name="arr_Q_25_addr"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:567 %store_ln152 = store i18 %trunc_ln152_24, i6 %arr_Q_25_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:574 %zext_ln151_60 = zext i6 %lshr_ln151_32

]]></Node>
<StgValue><ssdm name="zext_ln151_60"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:583 %arr_I_26_addr = getelementptr i18 %arr_I_26, i64 0, i64 %zext_ln151_60

]]></Node>
<StgValue><ssdm name="arr_I_26_addr"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:584 %store_ln151 = store i18 %trunc_ln151_25, i6 %arr_I_26_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:590 %arr_Q_26_addr = getelementptr i18 %arr_Q_26, i64 0, i64 %zext_ln151_60

]]></Node>
<StgValue><ssdm name="arr_Q_26_addr"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:591 %store_ln152 = store i18 %trunc_ln152_25, i6 %arr_Q_26_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:598 %zext_ln151_63 = zext i6 %lshr_ln151_34

]]></Node>
<StgValue><ssdm name="zext_ln151_63"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:607 %arr_I_27_addr = getelementptr i18 %arr_I_27, i64 0, i64 %zext_ln151_63

]]></Node>
<StgValue><ssdm name="arr_I_27_addr"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:608 %store_ln151 = store i18 %trunc_ln151_26, i6 %arr_I_27_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:614 %arr_Q_27_addr = getelementptr i18 %arr_Q_27, i64 0, i64 %zext_ln151_63

]]></Node>
<StgValue><ssdm name="arr_Q_27_addr"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:615 %store_ln152 = store i18 %trunc_ln152_26, i6 %arr_Q_27_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:622 %zext_ln151_66 = zext i6 %lshr_ln151_36

]]></Node>
<StgValue><ssdm name="zext_ln151_66"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:631 %arr_I_28_addr = getelementptr i18 %arr_I_28, i64 0, i64 %zext_ln151_66

]]></Node>
<StgValue><ssdm name="arr_I_28_addr"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:632 %store_ln151 = store i18 %trunc_ln151_27, i6 %arr_I_28_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:638 %arr_Q_28_addr = getelementptr i18 %arr_Q_28, i64 0, i64 %zext_ln151_66

]]></Node>
<StgValue><ssdm name="arr_Q_28_addr"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:639 %store_ln152 = store i18 %trunc_ln152_27, i6 %arr_Q_28_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:646 %zext_ln151_69 = zext i6 %lshr_ln151_38

]]></Node>
<StgValue><ssdm name="zext_ln151_69"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:655 %arr_I_29_addr = getelementptr i18 %arr_I_29, i64 0, i64 %zext_ln151_69

]]></Node>
<StgValue><ssdm name="arr_I_29_addr"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:656 %store_ln151 = store i18 %trunc_ln151_28, i6 %arr_I_29_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:662 %arr_Q_29_addr = getelementptr i18 %arr_Q_29, i64 0, i64 %zext_ln151_69

]]></Node>
<StgValue><ssdm name="arr_Q_29_addr"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:663 %store_ln152 = store i18 %trunc_ln152_28, i6 %arr_Q_29_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:670 %zext_ln151_72 = zext i6 %lshr_ln151_40

]]></Node>
<StgValue><ssdm name="zext_ln151_72"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:679 %arr_I_30_addr = getelementptr i18 %arr_I_30, i64 0, i64 %zext_ln151_72

]]></Node>
<StgValue><ssdm name="arr_I_30_addr"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:680 %store_ln151 = store i18 %trunc_ln151_29, i6 %arr_I_30_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:686 %arr_Q_30_addr = getelementptr i18 %arr_Q_30, i64 0, i64 %zext_ln151_72

]]></Node>
<StgValue><ssdm name="arr_Q_30_addr"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:687 %store_ln152 = store i18 %trunc_ln152_29, i6 %arr_Q_30_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:694 %zext_ln151_75 = zext i6 %lshr_ln151_42

]]></Node>
<StgValue><ssdm name="zext_ln151_75"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:703 %arr_I_31_addr = getelementptr i18 %arr_I_31, i64 0, i64 %zext_ln151_75

]]></Node>
<StgValue><ssdm name="arr_I_31_addr"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:704 %store_ln151 = store i18 %trunc_ln151_30, i6 %arr_I_31_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:710 %arr_Q_31_addr = getelementptr i18 %arr_Q_31, i64 0, i64 %zext_ln151_75

]]></Node>
<StgValue><ssdm name="arr_Q_31_addr"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:711 %store_ln152 = store i18 %trunc_ln152_30, i6 %arr_Q_31_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:717 %zext_ln151_78 = zext i6 %lshr_ln151_43

]]></Node>
<StgValue><ssdm name="zext_ln151_78"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:726 %arr_I_32_addr = getelementptr i18 %arr_I_32, i64 0, i64 %zext_ln151_78

]]></Node>
<StgValue><ssdm name="arr_I_32_addr"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:727 %store_ln151 = store i18 %trunc_ln151_31, i6 %arr_I_32_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:733 %arr_Q_32_addr = getelementptr i18 %arr_Q_32, i64 0, i64 %zext_ln151_78

]]></Node>
<StgValue><ssdm name="arr_Q_32_addr"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:734 %store_ln152 = store i18 %trunc_ln152_31, i6 %arr_Q_32_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:741 %zext_ln151_81 = zext i6 %lshr_ln151_45

]]></Node>
<StgValue><ssdm name="zext_ln151_81"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:750 %arr_I_33_addr = getelementptr i18 %arr_I_33, i64 0, i64 %zext_ln151_81

]]></Node>
<StgValue><ssdm name="arr_I_33_addr"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:751 %store_ln151 = store i18 %trunc_ln151_32, i6 %arr_I_33_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:757 %arr_Q_33_addr = getelementptr i18 %arr_Q_33, i64 0, i64 %zext_ln151_81

]]></Node>
<StgValue><ssdm name="arr_Q_33_addr"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:758 %store_ln152 = store i18 %trunc_ln152_32, i6 %arr_Q_33_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:765 %zext_ln151_84 = zext i6 %lshr_ln151_47

]]></Node>
<StgValue><ssdm name="zext_ln151_84"/></StgValue>
</operation>

<operation id="1538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:774 %arr_I_34_addr = getelementptr i18 %arr_I_34, i64 0, i64 %zext_ln151_84

]]></Node>
<StgValue><ssdm name="arr_I_34_addr"/></StgValue>
</operation>

<operation id="1539" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:775 %store_ln151 = store i18 %trunc_ln151_33, i6 %arr_I_34_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:781 %arr_Q_34_addr = getelementptr i18 %arr_Q_34, i64 0, i64 %zext_ln151_84

]]></Node>
<StgValue><ssdm name="arr_Q_34_addr"/></StgValue>
</operation>

<operation id="1541" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:782 %store_ln152 = store i18 %trunc_ln152_33, i6 %arr_Q_34_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:789 %zext_ln151_87 = zext i6 %lshr_ln151_49

]]></Node>
<StgValue><ssdm name="zext_ln151_87"/></StgValue>
</operation>

<operation id="1543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:798 %arr_I_35_addr = getelementptr i18 %arr_I_35, i64 0, i64 %zext_ln151_87

]]></Node>
<StgValue><ssdm name="arr_I_35_addr"/></StgValue>
</operation>

<operation id="1544" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:799 %store_ln151 = store i18 %trunc_ln151_34, i6 %arr_I_35_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:805 %arr_Q_35_addr = getelementptr i18 %arr_Q_35, i64 0, i64 %zext_ln151_87

]]></Node>
<StgValue><ssdm name="arr_Q_35_addr"/></StgValue>
</operation>

<operation id="1546" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:806 %store_ln152 = store i18 %trunc_ln152_34, i6 %arr_Q_35_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:813 %zext_ln151_90 = zext i6 %lshr_ln151_51

]]></Node>
<StgValue><ssdm name="zext_ln151_90"/></StgValue>
</operation>

<operation id="1548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:822 %arr_I_36_addr = getelementptr i18 %arr_I_36, i64 0, i64 %zext_ln151_90

]]></Node>
<StgValue><ssdm name="arr_I_36_addr"/></StgValue>
</operation>

<operation id="1549" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:823 %store_ln151 = store i18 %trunc_ln151_35, i6 %arr_I_36_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:829 %arr_Q_36_addr = getelementptr i18 %arr_Q_36, i64 0, i64 %zext_ln151_90

]]></Node>
<StgValue><ssdm name="arr_Q_36_addr"/></StgValue>
</operation>

<operation id="1551" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:830 %store_ln152 = store i18 %trunc_ln152_35, i6 %arr_Q_36_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:837 %zext_ln151_93 = zext i6 %lshr_ln151_53

]]></Node>
<StgValue><ssdm name="zext_ln151_93"/></StgValue>
</operation>

<operation id="1553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:846 %arr_I_37_addr = getelementptr i18 %arr_I_37, i64 0, i64 %zext_ln151_93

]]></Node>
<StgValue><ssdm name="arr_I_37_addr"/></StgValue>
</operation>

<operation id="1554" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:847 %store_ln151 = store i18 %trunc_ln151_36, i6 %arr_I_37_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:853 %arr_Q_37_addr = getelementptr i18 %arr_Q_37, i64 0, i64 %zext_ln151_93

]]></Node>
<StgValue><ssdm name="arr_Q_37_addr"/></StgValue>
</operation>

<operation id="1556" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:854 %store_ln152 = store i18 %trunc_ln152_36, i6 %arr_Q_37_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:861 %zext_ln151_96 = zext i6 %lshr_ln151_55

]]></Node>
<StgValue><ssdm name="zext_ln151_96"/></StgValue>
</operation>

<operation id="1558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:870 %arr_I_38_addr = getelementptr i18 %arr_I_38, i64 0, i64 %zext_ln151_96

]]></Node>
<StgValue><ssdm name="arr_I_38_addr"/></StgValue>
</operation>

<operation id="1559" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:871 %store_ln151 = store i18 %trunc_ln151_37, i6 %arr_I_38_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:877 %arr_Q_38_addr = getelementptr i18 %arr_Q_38, i64 0, i64 %zext_ln151_96

]]></Node>
<StgValue><ssdm name="arr_Q_38_addr"/></StgValue>
</operation>

<operation id="1561" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:878 %store_ln152 = store i18 %trunc_ln152_37, i6 %arr_Q_38_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:885 %zext_ln151_99 = zext i6 %lshr_ln151_57

]]></Node>
<StgValue><ssdm name="zext_ln151_99"/></StgValue>
</operation>

<operation id="1563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:894 %arr_I_39_addr = getelementptr i18 %arr_I_39, i64 0, i64 %zext_ln151_99

]]></Node>
<StgValue><ssdm name="arr_I_39_addr"/></StgValue>
</operation>

<operation id="1564" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:895 %store_ln151 = store i18 %trunc_ln151_38, i6 %arr_I_39_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:901 %arr_Q_39_addr = getelementptr i18 %arr_Q_39, i64 0, i64 %zext_ln151_99

]]></Node>
<StgValue><ssdm name="arr_Q_39_addr"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:902 %store_ln152 = store i18 %trunc_ln152_38, i6 %arr_Q_39_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:909 %zext_ln151_102 = zext i6 %lshr_ln151_59

]]></Node>
<StgValue><ssdm name="zext_ln151_102"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:918 %arr_I_40_addr = getelementptr i18 %arr_I_40, i64 0, i64 %zext_ln151_102

]]></Node>
<StgValue><ssdm name="arr_I_40_addr"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:919 %store_ln151 = store i18 %trunc_ln151_39, i6 %arr_I_40_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:925 %arr_Q_40_addr = getelementptr i18 %arr_Q_40, i64 0, i64 %zext_ln151_102

]]></Node>
<StgValue><ssdm name="arr_Q_40_addr"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:926 %store_ln152 = store i18 %trunc_ln152_39, i6 %arr_Q_40_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:933 %zext_ln151_105 = zext i6 %lshr_ln151_61

]]></Node>
<StgValue><ssdm name="zext_ln151_105"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:942 %arr_I_41_addr = getelementptr i18 %arr_I_41, i64 0, i64 %zext_ln151_105

]]></Node>
<StgValue><ssdm name="arr_I_41_addr"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:943 %store_ln151 = store i18 %trunc_ln151_40, i6 %arr_I_41_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:949 %arr_Q_41_addr = getelementptr i18 %arr_Q_41, i64 0, i64 %zext_ln151_105

]]></Node>
<StgValue><ssdm name="arr_Q_41_addr"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:950 %store_ln152 = store i18 %trunc_ln152_40, i6 %arr_Q_41_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:957 %zext_ln151_108 = zext i6 %lshr_ln151_63

]]></Node>
<StgValue><ssdm name="zext_ln151_108"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:966 %arr_I_42_addr = getelementptr i18 %arr_I_42, i64 0, i64 %zext_ln151_108

]]></Node>
<StgValue><ssdm name="arr_I_42_addr"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:967 %store_ln151 = store i18 %trunc_ln151_41, i6 %arr_I_42_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:973 %arr_Q_42_addr = getelementptr i18 %arr_Q_42, i64 0, i64 %zext_ln151_108

]]></Node>
<StgValue><ssdm name="arr_Q_42_addr"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:974 %store_ln152 = store i18 %trunc_ln152_41, i6 %arr_Q_42_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:981 %zext_ln151_111 = zext i6 %lshr_ln151_65

]]></Node>
<StgValue><ssdm name="zext_ln151_111"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:990 %arr_I_43_addr = getelementptr i18 %arr_I_43, i64 0, i64 %zext_ln151_111

]]></Node>
<StgValue><ssdm name="arr_I_43_addr"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:991 %store_ln151 = store i18 %trunc_ln151_42, i6 %arr_I_43_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:997 %arr_Q_43_addr = getelementptr i18 %arr_Q_43, i64 0, i64 %zext_ln151_111

]]></Node>
<StgValue><ssdm name="arr_Q_43_addr"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:998 %store_ln152 = store i18 %trunc_ln152_42, i6 %arr_Q_43_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1005 %zext_ln151_114 = zext i6 %lshr_ln151_67

]]></Node>
<StgValue><ssdm name="zext_ln151_114"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1014 %arr_I_44_addr = getelementptr i18 %arr_I_44, i64 0, i64 %zext_ln151_114

]]></Node>
<StgValue><ssdm name="arr_I_44_addr"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1015 %store_ln151 = store i18 %trunc_ln151_43, i6 %arr_I_44_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1021 %arr_Q_44_addr = getelementptr i18 %arr_Q_44, i64 0, i64 %zext_ln151_114

]]></Node>
<StgValue><ssdm name="arr_Q_44_addr"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1022 %store_ln152 = store i18 %trunc_ln152_43, i6 %arr_Q_44_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1029 %zext_ln151_117 = zext i6 %lshr_ln151_69

]]></Node>
<StgValue><ssdm name="zext_ln151_117"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1038 %arr_I_45_addr = getelementptr i18 %arr_I_45, i64 0, i64 %zext_ln151_117

]]></Node>
<StgValue><ssdm name="arr_I_45_addr"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1039 %store_ln151 = store i18 %trunc_ln151_44, i6 %arr_I_45_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1045 %arr_Q_45_addr = getelementptr i18 %arr_Q_45, i64 0, i64 %zext_ln151_117

]]></Node>
<StgValue><ssdm name="arr_Q_45_addr"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1046 %store_ln152 = store i18 %trunc_ln152_44, i6 %arr_Q_45_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1053 %zext_ln151_120 = zext i6 %lshr_ln151_71

]]></Node>
<StgValue><ssdm name="zext_ln151_120"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1062 %arr_I_46_addr = getelementptr i18 %arr_I_46, i64 0, i64 %zext_ln151_120

]]></Node>
<StgValue><ssdm name="arr_I_46_addr"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1063 %store_ln151 = store i18 %trunc_ln151_45, i6 %arr_I_46_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1069 %arr_Q_46_addr = getelementptr i18 %arr_Q_46, i64 0, i64 %zext_ln151_120

]]></Node>
<StgValue><ssdm name="arr_Q_46_addr"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1070 %store_ln152 = store i18 %trunc_ln152_45, i6 %arr_Q_46_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1077 %zext_ln151_123 = zext i6 %lshr_ln151_73

]]></Node>
<StgValue><ssdm name="zext_ln151_123"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1086 %arr_I_47_addr = getelementptr i18 %arr_I_47, i64 0, i64 %zext_ln151_123

]]></Node>
<StgValue><ssdm name="arr_I_47_addr"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1087 %store_ln151 = store i18 %trunc_ln151_46, i6 %arr_I_47_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1093 %arr_Q_47_addr = getelementptr i18 %arr_Q_47, i64 0, i64 %zext_ln151_123

]]></Node>
<StgValue><ssdm name="arr_Q_47_addr"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1094 %store_ln152 = store i18 %trunc_ln152_46, i6 %arr_Q_47_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1101 %zext_ln151_126 = zext i6 %lshr_ln151_75

]]></Node>
<StgValue><ssdm name="zext_ln151_126"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1110 %arr_I_48_addr = getelementptr i18 %arr_I_48, i64 0, i64 %zext_ln151_126

]]></Node>
<StgValue><ssdm name="arr_I_48_addr"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1111 %store_ln151 = store i18 %trunc_ln151_47, i6 %arr_I_48_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1117 %arr_Q_48_addr = getelementptr i18 %arr_Q_48, i64 0, i64 %zext_ln151_126

]]></Node>
<StgValue><ssdm name="arr_Q_48_addr"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1118 %store_ln152 = store i18 %trunc_ln152_47, i6 %arr_Q_48_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1125 %zext_ln151_129 = zext i6 %lshr_ln151_77

]]></Node>
<StgValue><ssdm name="zext_ln151_129"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1134 %arr_I_49_addr = getelementptr i18 %arr_I_49, i64 0, i64 %zext_ln151_129

]]></Node>
<StgValue><ssdm name="arr_I_49_addr"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1135 %store_ln151 = store i18 %trunc_ln151_48, i6 %arr_I_49_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1141 %arr_Q_49_addr = getelementptr i18 %arr_Q_49, i64 0, i64 %zext_ln151_129

]]></Node>
<StgValue><ssdm name="arr_Q_49_addr"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1142 %store_ln152 = store i18 %trunc_ln152_48, i6 %arr_Q_49_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1149 %zext_ln151_132 = zext i6 %lshr_ln151_79

]]></Node>
<StgValue><ssdm name="zext_ln151_132"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1158 %arr_I_50_addr = getelementptr i18 %arr_I_50, i64 0, i64 %zext_ln151_132

]]></Node>
<StgValue><ssdm name="arr_I_50_addr"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1159 %store_ln151 = store i18 %trunc_ln151_49, i6 %arr_I_50_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1165 %arr_Q_50_addr = getelementptr i18 %arr_Q_50, i64 0, i64 %zext_ln151_132

]]></Node>
<StgValue><ssdm name="arr_Q_50_addr"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1166 %store_ln152 = store i18 %trunc_ln152_49, i6 %arr_Q_50_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1173 %zext_ln151_135 = zext i6 %lshr_ln151_81

]]></Node>
<StgValue><ssdm name="zext_ln151_135"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1182 %arr_I_51_addr = getelementptr i18 %arr_I_51, i64 0, i64 %zext_ln151_135

]]></Node>
<StgValue><ssdm name="arr_I_51_addr"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1183 %store_ln151 = store i18 %trunc_ln151_50, i6 %arr_I_51_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1189 %arr_Q_51_addr = getelementptr i18 %arr_Q_51, i64 0, i64 %zext_ln151_135

]]></Node>
<StgValue><ssdm name="arr_Q_51_addr"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1190 %store_ln152 = store i18 %trunc_ln152_50, i6 %arr_Q_51_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1197 %zext_ln151_138 = zext i6 %lshr_ln151_83

]]></Node>
<StgValue><ssdm name="zext_ln151_138"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1206 %arr_I_52_addr = getelementptr i18 %arr_I_52, i64 0, i64 %zext_ln151_138

]]></Node>
<StgValue><ssdm name="arr_I_52_addr"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1207 %store_ln151 = store i18 %trunc_ln151_51, i6 %arr_I_52_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1213 %arr_Q_52_addr = getelementptr i18 %arr_Q_52, i64 0, i64 %zext_ln151_138

]]></Node>
<StgValue><ssdm name="arr_Q_52_addr"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1214 %store_ln152 = store i18 %trunc_ln152_51, i6 %arr_Q_52_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1221 %zext_ln151_141 = zext i6 %lshr_ln151_85

]]></Node>
<StgValue><ssdm name="zext_ln151_141"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1230 %arr_I_53_addr = getelementptr i18 %arr_I_53, i64 0, i64 %zext_ln151_141

]]></Node>
<StgValue><ssdm name="arr_I_53_addr"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1231 %store_ln151 = store i18 %trunc_ln151_52, i6 %arr_I_53_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1237 %arr_Q_53_addr = getelementptr i18 %arr_Q_53, i64 0, i64 %zext_ln151_141

]]></Node>
<StgValue><ssdm name="arr_Q_53_addr"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1238 %store_ln152 = store i18 %trunc_ln152_52, i6 %arr_Q_53_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1245 %zext_ln151_144 = zext i6 %lshr_ln151_87

]]></Node>
<StgValue><ssdm name="zext_ln151_144"/></StgValue>
</operation>

<operation id="1638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1254 %arr_I_54_addr = getelementptr i18 %arr_I_54, i64 0, i64 %zext_ln151_144

]]></Node>
<StgValue><ssdm name="arr_I_54_addr"/></StgValue>
</operation>

<operation id="1639" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1255 %store_ln151 = store i18 %trunc_ln151_53, i6 %arr_I_54_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1261 %arr_Q_54_addr = getelementptr i18 %arr_Q_54, i64 0, i64 %zext_ln151_144

]]></Node>
<StgValue><ssdm name="arr_Q_54_addr"/></StgValue>
</operation>

<operation id="1641" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1262 %store_ln152 = store i18 %trunc_ln152_53, i6 %arr_Q_54_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1269 %zext_ln151_147 = zext i6 %lshr_ln151_89

]]></Node>
<StgValue><ssdm name="zext_ln151_147"/></StgValue>
</operation>

<operation id="1643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1278 %arr_I_55_addr = getelementptr i18 %arr_I_55, i64 0, i64 %zext_ln151_147

]]></Node>
<StgValue><ssdm name="arr_I_55_addr"/></StgValue>
</operation>

<operation id="1644" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1279 %store_ln151 = store i18 %trunc_ln151_54, i6 %arr_I_55_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1285 %arr_Q_55_addr = getelementptr i18 %arr_Q_55, i64 0, i64 %zext_ln151_147

]]></Node>
<StgValue><ssdm name="arr_Q_55_addr"/></StgValue>
</operation>

<operation id="1646" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1286 %store_ln152 = store i18 %trunc_ln152_54, i6 %arr_Q_55_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1293 %zext_ln151_150 = zext i6 %lshr_ln151_91

]]></Node>
<StgValue><ssdm name="zext_ln151_150"/></StgValue>
</operation>

<operation id="1648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1302 %arr_I_56_addr = getelementptr i18 %arr_I_56, i64 0, i64 %zext_ln151_150

]]></Node>
<StgValue><ssdm name="arr_I_56_addr"/></StgValue>
</operation>

<operation id="1649" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1303 %store_ln151 = store i18 %trunc_ln151_55, i6 %arr_I_56_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1309 %arr_Q_56_addr = getelementptr i18 %arr_Q_56, i64 0, i64 %zext_ln151_150

]]></Node>
<StgValue><ssdm name="arr_Q_56_addr"/></StgValue>
</operation>

<operation id="1651" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1310 %store_ln152 = store i18 %trunc_ln152_55, i6 %arr_Q_56_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1317 %zext_ln151_153 = zext i6 %lshr_ln151_93

]]></Node>
<StgValue><ssdm name="zext_ln151_153"/></StgValue>
</operation>

<operation id="1653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1326 %arr_I_57_addr = getelementptr i18 %arr_I_57, i64 0, i64 %zext_ln151_153

]]></Node>
<StgValue><ssdm name="arr_I_57_addr"/></StgValue>
</operation>

<operation id="1654" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1327 %store_ln151 = store i18 %trunc_ln151_56, i6 %arr_I_57_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1333 %arr_Q_57_addr = getelementptr i18 %arr_Q_57, i64 0, i64 %zext_ln151_153

]]></Node>
<StgValue><ssdm name="arr_Q_57_addr"/></StgValue>
</operation>

<operation id="1656" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1334 %store_ln152 = store i18 %trunc_ln152_56, i6 %arr_Q_57_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1341 %zext_ln151_156 = zext i6 %lshr_ln151_95

]]></Node>
<StgValue><ssdm name="zext_ln151_156"/></StgValue>
</operation>

<operation id="1658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1350 %arr_I_58_addr = getelementptr i18 %arr_I_58, i64 0, i64 %zext_ln151_156

]]></Node>
<StgValue><ssdm name="arr_I_58_addr"/></StgValue>
</operation>

<operation id="1659" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1351 %store_ln151 = store i18 %trunc_ln151_57, i6 %arr_I_58_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1357 %arr_Q_58_addr = getelementptr i18 %arr_Q_58, i64 0, i64 %zext_ln151_156

]]></Node>
<StgValue><ssdm name="arr_Q_58_addr"/></StgValue>
</operation>

<operation id="1661" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1358 %store_ln152 = store i18 %trunc_ln152_57, i6 %arr_Q_58_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1365 %zext_ln151_159 = zext i6 %lshr_ln151_97

]]></Node>
<StgValue><ssdm name="zext_ln151_159"/></StgValue>
</operation>

<operation id="1663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1374 %arr_I_59_addr = getelementptr i18 %arr_I_59, i64 0, i64 %zext_ln151_159

]]></Node>
<StgValue><ssdm name="arr_I_59_addr"/></StgValue>
</operation>

<operation id="1664" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1375 %store_ln151 = store i18 %trunc_ln151_58, i6 %arr_I_59_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1381 %arr_Q_59_addr = getelementptr i18 %arr_Q_59, i64 0, i64 %zext_ln151_159

]]></Node>
<StgValue><ssdm name="arr_Q_59_addr"/></StgValue>
</operation>

<operation id="1666" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1382 %store_ln152 = store i18 %trunc_ln152_58, i6 %arr_Q_59_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1389 %zext_ln151_162 = zext i6 %lshr_ln151_99

]]></Node>
<StgValue><ssdm name="zext_ln151_162"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1398 %arr_I_60_addr = getelementptr i18 %arr_I_60, i64 0, i64 %zext_ln151_162

]]></Node>
<StgValue><ssdm name="arr_I_60_addr"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1399 %store_ln151 = store i18 %trunc_ln151_59, i6 %arr_I_60_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1405 %arr_Q_60_addr = getelementptr i18 %arr_Q_60, i64 0, i64 %zext_ln151_162

]]></Node>
<StgValue><ssdm name="arr_Q_60_addr"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1406 %store_ln152 = store i18 %trunc_ln152_59, i6 %arr_Q_60_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1413 %zext_ln151_165 = zext i6 %lshr_ln151_101

]]></Node>
<StgValue><ssdm name="zext_ln151_165"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1422 %arr_I_61_addr = getelementptr i18 %arr_I_61, i64 0, i64 %zext_ln151_165

]]></Node>
<StgValue><ssdm name="arr_I_61_addr"/></StgValue>
</operation>

<operation id="1674" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1423 %store_ln151 = store i18 %trunc_ln151_60, i6 %arr_I_61_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1429 %arr_Q_61_addr = getelementptr i18 %arr_Q_61, i64 0, i64 %zext_ln151_165

]]></Node>
<StgValue><ssdm name="arr_Q_61_addr"/></StgValue>
</operation>

<operation id="1676" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1430 %store_ln152 = store i18 %trunc_ln152_60, i6 %arr_Q_61_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1437 %zext_ln151_168 = zext i6 %lshr_ln151_103

]]></Node>
<StgValue><ssdm name="zext_ln151_168"/></StgValue>
</operation>

<operation id="1678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1446 %arr_I_62_addr = getelementptr i18 %arr_I_62, i64 0, i64 %zext_ln151_168

]]></Node>
<StgValue><ssdm name="arr_I_62_addr"/></StgValue>
</operation>

<operation id="1679" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1447 %store_ln151 = store i18 %trunc_ln151_61, i6 %arr_I_62_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1453 %arr_Q_62_addr = getelementptr i18 %arr_Q_62, i64 0, i64 %zext_ln151_168

]]></Node>
<StgValue><ssdm name="arr_Q_62_addr"/></StgValue>
</operation>

<operation id="1681" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1454 %store_ln152 = store i18 %trunc_ln152_61, i6 %arr_Q_62_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="6">
<![CDATA[
for.body371.split:1461 %zext_ln151_171 = zext i6 %lshr_ln151_105

]]></Node>
<StgValue><ssdm name="zext_ln151_171"/></StgValue>
</operation>

<operation id="1683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1470 %arr_I_63_addr = getelementptr i18 %arr_I_63, i64 0, i64 %zext_ln151_171

]]></Node>
<StgValue><ssdm name="arr_I_63_addr"/></StgValue>
</operation>

<operation id="1684" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1471 %store_ln151 = store i18 %trunc_ln151_62, i6 %arr_I_63_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body371.split:1477 %arr_Q_63_addr = getelementptr i18 %arr_Q_63, i64 0, i64 %zext_ln151_171

]]></Node>
<StgValue><ssdm name="arr_Q_63_addr"/></StgValue>
</operation>

<operation id="1686" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body371.split:1478 %store_ln152 = store i18 %trunc_ln152_62, i6 %arr_Q_63_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="1687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
for.body371.split:1481 %br_ln149 = br void %for.body371

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
