@string{ISCA     = "Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)"}
@string{ASPLOS   = "Proc. ACM Conf. on Arch. Support for Prog. Lang. and Op. Sys. (ASPLOS)"}
@string{HPCA     = "Proc. IEEE Symp. on High-Perf. Computer Architecture (HPCA)"}
@string{MICRO    = "Proc. IEEE/ACM Symp. on Microarch. (MICRO)" }
@string{PLDI	 = "Proc. ACM Conf. on Programming Language Design and Implementation (PLDI)"}
@string{PACT     = "Proc. IEEE/ACM Conf. on Par. Arch. and Comp. Tech. (PACT)" }
@string{ISPASS   = "Proc. IEEE Symp. on Performance Analysis of Systems and Software (ISPASS)"}
@string{IISWC    = "Proc. IEEE Symp. on Workload Characterization (IISWC)"}
@string{CPE      = "Computer Performance Evaluation and Benchmarking Lecture Notes in Computer Science"}
@string{DATE	 = "Proc. IEEE/ACM Conf. on Design Automation and Test in Europe (DATE)"}
@string{ICCD     = "Proc. IEEE Conf. on Computer Design (ICCD)"}
@string{SPAA     = "Proc. ACM Symp. on Parallel Algorithms and Architectures (SPAA)"}
@string{TC       = "IEEE Trans. on Computers"}
@string{STOC     = "Proc. ACM Symp. on Theory of Computing (STOC)"}
@string{CGO      = "Proc. IEEE/ACM Symp. on Code Generation and Optimization (CGO)"}
@string{PPOPP    = "Proc. ACM Symp. on Prin. and Prac. of Par. Prog. (PPoPP)"}
@string{SIGGRAPH = "Proc. ACM Conf. on Comp. Grap. and Interactive Tech. (SIGGRAPH)"}
@string{IPDPS    = "Proc. IEEE Int'l Parallel and Distributed Processing Symp. (IPDPS)"}
@string{CASES	 = "Proc. ACM Int'l Conf. on Compilers, Architecture and Synthesis for Embedded Systems (CASES)"}
@string{ISLPED	 = "Proc. ACM/IEEE Int'l. Symp. Low Power Electronics and Design (ISLPED)"}
@string{DAC	 = "Proc. ACM/IEEE Design Automation Conference (DAC)"}
@string{JSSC     = "IEEE Journal of Solid-State Circuits"}
@string{POPL     = "Proc. ACM Symp. on Principles of Prog. Lang. (POPL)"}
@string{INTEL    = "http://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool"}
@string{ISLPED   = "Proc. Int'l Symposium on Low Power Electronics and Design (ISLPED)"}
@string{DTIS     = "Proc. Conf. on Design & Technology of Integrated Systems in Nanoscale Era"}
@string{GLSVLSI  = "Proc. ACM Great Lakes Symp. on VLSI (GLVLSI)"}
@string{ICS      = "Proc. ACM Int'l Conf. on Supercomputing (ICS)"}

@IEEEtranBSTCTL{bstctl:etal,
  CTLuse_forced_etal = {no},
  CTLmax_names_forced_etal = {3},
}

@IEEEtranBSTCTL{bstctl:nodash,
  CTLdash_repeated_names = {no},
}

@IEEEtranBSTCTL{bstctl:simpurl,
  CTLname_url_prefix = {Available: },
}

@inproceedings{ref:EV8,
	author = {Seznec, Andr{\'e} and Felix, Stephen and Krishnan, Venkata and Sazeides, Yiannakis},
	title = {{Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor}},
	booktitle = ISCA,
	year = {2002},
	pages = {295--306},
} 

@article{superblock,
    title={The superblock: an effective technique for VLIW and superscalar compilation},
    author={Hwu, Wen-Mei W and Mahlke, Scott A and Chen, William Y and Chang, Pohua P and Warter, Nancy J and Bringmann, Roger A and Ouellette, Roland G and Hank, Richard E and Kiyohara, Tokuzo and Haab, Grant E and others},
    journal={the Journal of Supercomputing},
    volume={7},
    number={1-2},
    pages={229--248},
    year={1993},
    publisher={Springer}
}

@inproceedings{hyperblock,
    title={Effective compiler support for predicated execution using the hyperblock},
    author={Mahlke, Scott A and Lin, David C and Chen, William Y and Hank, Richard E and Bringmann, Roger A},
    booktitle={ACM SIGMICRO Newsletter},
    volume={23},
    number={1-2},
    pages={45--54},
    year={1992},
    organization={IEEE Computer Society Press}
}

@article{tomasulo,
    title={An efficient algorithm for exploiting multiple arithmetic units},
    author={Tomasulo, Robert M},
    journal={IBM Journal of research and Development},
    volume={11},
    number={1},
    pages={25--33},
    year={1967},
    publisher={IBM}
}

@article{rock,
    title={Rock: A high-performance SPARC CMT processor},
    author={Chaudhry, Shailender and Cypher, Robert and Ekman, Magnus and Karlsson, Martin and Landin, Anders and Yip, Sherman and Zeffer, H{\aa}kan and Tremblay, Marc},
    journal={IEEE micro},
    volume={29},
    number={2},
    pages={6--16},
    year={2009},
    publisher={Citeseer}
}

@inproceedings{scalable_frontend,
    title={A scalable front-end architecture for fast instruction delivery},
    author={Reinman, Glenn and Austin, Todd and Calder, Brad},
    booktitle={ACM SIGARCH Computer Architecture News},
    volume={27},
    number={2},
    pages={234--245},
    year={1999},
    organization={IEEE Computer Society}
}

@inproceedings{dyn_specul,
    title={Discerning the dominant out-of-order performance advantage: is it speculation or dynamism?},
    author={McFarlin, Daniel S and Tucker, Charles and Zilles, Craig},
    booktitle={ACM SIGPLAN Notices},
    volume={48},
    number={4},
    pages={241--252},
    year={2013},
    organization={ACM}
}

@inproceedings{reg_alloc,
    title={Register allocation \& spilling via graph coloring},
    author={Chaitin, Gregory J},
    booktitle={ACM Sigplan Notices},
    volume={17},
    number={6},
    pages={98--105},
    year={1982},
    organization={ACM}
}

@book{complexity,
    title={Complexity-effective superscalar processors},
    author={Palacharla, Subbarao and Jouppi, Norman P and Smith, James E},
    volume={25},
    number={2},
    year={1997},
    publisher={ACM}
}

@inproceedings{morphcore,
    title={Morphcore: An energy-efficient microarchitecture for high performance ilp and high throughput tlp},
    author={Khubaib, K and Suleman, M Aater and Hashemi, Milad and Wilkerson, Chris and Patt, Yale N},
    booktitle={Microarchitecture (MICRO), 2012 45th Annual IEEE/ACM International Symposium on},
    pages={305--316},
    year={2012},
    organization={IEEE}
}

@inproceedings{checkpoint,
    title={Checkpoint processing and recovery: Towards scalable large instruction window processors},
    author={Akkary, Haitham and Rajwar, Ravi and Srinivasan, Srikanth T},
    booktitle={Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on},
    pages={423--434},
    year={2003},
    organization={IEEE}
}

@inproceedings{bolt,
    title={BOLT: energy-efficient out-of-order latency-tolerant execution},
    author={Hilton, Andrew and Roth, Amir},
    booktitle={High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on},
    pages={1--12},
    year={2010},
    organization={IEEE}
}

@inproceedings{multiscalar,
    title={Multiscalar processors},
    author={Sohi, Gurindar S and Breach, Scott E and Vijaykumar, TN},
    booktitle={ACM SIGARCH Computer Architecture News},
    volume={23},
    number={2},
    pages={414--425},
    year={1995},
    organization={ACM}
}

@article{edge,
    title={Scaling to the End of Silicon with EDGE Architectures},
    author={Burger, Doug and Keckler, Stephen W and McKinley, K ea and Dahlin, Mike and John, Lizy K and Lin, Calvin and Moore, Charles R and Burrill, James and McDonald, Robert G and Yoder, William},
    journal={Computer},
    volume={37},
    number={7},
    pages={44--55},
    year={2004},
    publisher={IEEE}
}

@inproceedings{outrider,
    title={OUTRIDER: efficient memory latency tolerance with decoupled strands},
    author={Crago, Neal Clayton and Patel, Sanjay Jeram},
    booktitle={ACM SIGARCH Computer Architecture News},
    volume={39},
    number={3},
    pages={117--128},
    year={2011},
    organization={ACM}
}

@inproceedings{widget,
    title={WiDGET: Wisconsin decoupled grid execution tiles},
    author={Watanabe, Yasuko and Davis, John D and Wood, David A},
    booktitle={ACM SIGARCH Computer Architecture News},
    volume={38},
    number={3},
    pages={2--13},
    year={2010},
    organization={ACM}
}

@article{cfp,
    title={Continual flow pipelines},
    author={Srinivasan, Srikanth T and Rajwar, Ravi and Akkary, Haitham and Gandhi, Amit and Upton, Mike},
    journal={ACM SIGPLAN Notices},
    volume={39},
    number={11},
    pages={107--119},
    year={2004},
    publisher={ACM}
}

@inproceedings{icfp,
    title={iCFP: Tolerating all-level cache misses in in-order processors},
    author={Hilton, Andrew and Nagarakatte, Santosh and Roth, Amir},
    booktitle={High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on},
    pages={431--442},
    year={2009},
    organization={IEEE}
}

@inproceedings{clp,
    title={Composable lightweight processors},
    author={Kim, Changkyu and Sethumadhavan, Simha and Govindan, MS and Ranganathan, Nitya and Gulati, Divya and Burger, Doug and Keckler, Stephen W},
    booktitle={Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on},
    pages={381--394},
    year={2007},
    organization={IEEE}
}

@inproceedings{corefusion,
    title={Core fusion: accommodating software diversity in chip multiprocessors},
    author={Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose F},
    booktitle={ACM SIGARCH Computer Architecture News},
    volume={35},
    number={2},
    pages={186--197},
    year={2007},
    organization={ACM}
}

@article{tls,
    title={Amdahl's Law in the Multicore Era.},
    author={Hill, Mark D and Marty, Michael R},
    journal={IEEE Computer},
    volume={41},
    number={7},
    pages={33--38},
    year={2008}
}

@inproceedings{fundamental,
    title={Fundamental performance constraints in horizontal fusion of in-order cores},
    author={Salverda, Pierre and Zilles, Craig},
    booktitle={High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on},
    pages={252--263},
    year={2008},
    organization={IEEE}
}

@inproceedings{braid,
    title={Achieving out-of-order performance with almost in-order complexity},
    author={Tseng, Francis and Patt, Yale N},
    booktitle={Computer Architecture, 2008. ISCA'08. 35th International Symposium on},
    pages={3--12},
    year={2008},
    organization={IEEE}
}

@inproceedings{ildp,
    title={An instruction set and microarchitecture for instruction level distributed processing},
    author={Kim, H-S and Smith, James E},
    booktitle={Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on},
    pages={71--81},
    year={2002},
    organization={IEEE}
}

@inproceedings{trace,
    title={Trace processors},
    author={Rotenberg, Eric and Jacobson, Quinn and Sazeides, Yiannakis and Smith, Jim},
    booktitle={Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on},
    pages={138--148},
    year={1997},
    organization={IEEE}
}

@article{pin,
    title={Pin: building customized program analysis tools with dynamic instrumentation},
    author={Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
    journal={ACM Sigplan Notices},
    volume={40},
    number={6},
    pages={190--200},
    year={2005},
    publisher={ACM}
}

@article{spec,
    title={SPEC CPU2006 benchmark descriptions},
    author={Henning, John L},
    journal={ACM SIGARCH Computer Architecture News},
    volume={34},
    number={4},
    pages={1--17},
    year={2006},
    publisher={ACM}
}

@article{ref:seznec1999aliased,
	title={De-aliased hybrid branch predictors},
	author={Seznec, Andr{\'e} and Michaud, Pierre and others},
	journal={Technical Report RR-3618, Inria},
	year={Feb. 1999}
}
