-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.12
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        p : in integer range 0 to 2 ** 16 - 1
       );
end test;
