#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142e716c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142e708d0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x142ec6470_0 .net "active", 0 0, L_0x142ecf7f0;  1 drivers
v0x142ec6520_0 .var "clk", 0 0;
v0x142ec6630_0 .var "clk_enable", 0 0;
v0x142ec66c0_0 .net "data_address", 31 0, v0x142ec4250_0;  1 drivers
v0x142ec6750_0 .net "data_read", 0 0, L_0x142ecef50;  1 drivers
v0x142ec67e0_0 .var "data_readdata", 31 0;
v0x142ec6870_0 .net "data_write", 0 0, L_0x142ece8c0;  1 drivers
v0x142ec6900_0 .net "data_writedata", 31 0, v0x142ebcef0_0;  1 drivers
v0x142ec69d0_0 .net "instr_address", 31 0, L_0x142ecf920;  1 drivers
v0x142ec6ae0_0 .var "instr_readdata", 31 0;
v0x142ec6b70_0 .net "register_v0", 31 0, L_0x142ecd190;  1 drivers
v0x142ec6c40_0 .var "reset", 0 0;
S_0x142e735d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x142e708d0;
 .timescale 0 0;
v0x142eafdb0_0 .var "imm", 15 0;
v0x142eb9f60_0 .var "imm_instr", 31 0;
v0x142eba000_0 .var "opcode", 5 0;
v0x142eba0b0_0 .var "rs", 4 0;
v0x142eba160_0 .var "rt", 4 0;
E_0x142ea3d50 .event posedge, v0x142ebd260_0;
S_0x142eba250 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x142e708d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x142ec82e0 .functor OR 1, L_0x142ec7f90, L_0x142ec81a0, C4<0>, C4<0>;
L_0x142ec83d0 .functor BUFZ 1, L_0x142ec7a80, C4<0>, C4<0>, C4<0>;
L_0x142ec8760 .functor BUFZ 1, L_0x142ec7ba0, C4<0>, C4<0>, C4<0>;
L_0x142ec88b0 .functor AND 1, L_0x142ec7a80, L_0x142ec8a00, C4<1>, C4<1>;
L_0x142ec8ba0 .functor OR 1, L_0x142ec88b0, L_0x142ec8920, C4<0>, C4<0>;
L_0x142ec8ce0 .functor OR 1, L_0x142ec8ba0, L_0x142ec8680, C4<0>, C4<0>;
L_0x142ec8dd0 .functor OR 1, L_0x142ec8ce0, L_0x142eca070, C4<0>, C4<0>;
L_0x142ec8ec0 .functor OR 1, L_0x142ec8dd0, L_0x142ec9b50, C4<0>, C4<0>;
L_0x142ec9a10 .functor AND 1, L_0x142ec9520, L_0x142ec9640, C4<1>, C4<1>;
L_0x142ec9b50 .functor OR 1, L_0x142ec92c0, L_0x142ec9a10, C4<0>, C4<0>;
L_0x142eca070 .functor AND 1, L_0x142ec97f0, L_0x142ec9ce0, C4<1>, C4<1>;
L_0x142eca5f0 .functor OR 1, L_0x142ec9f10, L_0x142eca2a0, C4<0>, C4<0>;
L_0x142ec7830 .functor OR 1, L_0x142eca980, L_0x142ecac30, C4<0>, C4<0>;
L_0x142ecb010 .functor AND 1, L_0x142ec8580, L_0x142ec7830, C4<1>, C4<1>;
L_0x142ecb1a0 .functor OR 1, L_0x142ecadf0, L_0x142ecb2e0, C4<0>, C4<0>;
L_0x142ecafa0 .functor OR 1, L_0x142ecb1a0, L_0x142ecb590, C4<0>, C4<0>;
L_0x142ecb6f0 .functor AND 1, L_0x142ec7a80, L_0x142ecafa0, C4<1>, C4<1>;
L_0x142ecb3c0 .functor AND 1, L_0x142ec7a80, L_0x142ecb8b0, C4<1>, C4<1>;
L_0x142ec9930 .functor AND 1, L_0x142ec7a80, L_0x142ecb430, C4<1>, C4<1>;
L_0x142ecc300 .functor AND 1, v0x142ec4130_0, v0x142ec6170_0, C4<1>, C4<1>;
L_0x142ecc370 .functor AND 1, L_0x142ecc300, L_0x142ec8ec0, C4<1>, C4<1>;
L_0x142ecc550 .functor OR 1, L_0x142ec9b50, L_0x142eca070, C4<0>, C4<0>;
L_0x142ecd200 .functor BUFZ 32, L_0x142ecce30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ecd3b0 .functor BUFZ 32, L_0x142ecd0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ece210 .functor AND 1, v0x142ec6630_0, L_0x142ecb6f0, C4<1>, C4<1>;
L_0x142ece350 .functor AND 1, L_0x142ece210, v0x142ec4130_0, C4<1>, C4<1>;
L_0x142eccb90 .functor AND 1, L_0x142ece350, L_0x142ece460, C4<1>, C4<1>;
L_0x142ece850 .functor AND 1, v0x142ec4130_0, v0x142ec6170_0, C4<1>, C4<1>;
L_0x142ece8c0 .functor AND 1, L_0x142ece850, L_0x142ec9050, C4<1>, C4<1>;
L_0x142ece5a0 .functor OR 1, L_0x142ece770, L_0x142eceaa0, C4<0>, C4<0>;
L_0x142ecede0 .functor AND 1, L_0x142ece5a0, L_0x142ece690, C4<1>, C4<1>;
L_0x142ecef50 .functor OR 1, L_0x142ec8680, L_0x142ecede0, C4<0>, C4<0>;
L_0x142ecf7f0 .functor BUFZ 1, v0x142ec4130_0, C4<0>, C4<0>, C4<0>;
L_0x142ecf920 .functor BUFZ 32, v0x142ec41c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ebf2a0_0 .net *"_ivl_102", 31 0, L_0x142ec9c40;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebf330_0 .net *"_ivl_105", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebf3c0_0 .net/2u *"_ivl_106", 31 0, L_0x148088520;  1 drivers
v0x142ebf450_0 .net *"_ivl_108", 0 0, L_0x142ec97f0;  1 drivers
v0x142ebf4e0_0 .net *"_ivl_111", 5 0, L_0x142ec9e70;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142ebf580_0 .net/2u *"_ivl_112", 5 0, L_0x148088568;  1 drivers
v0x142ebf630_0 .net *"_ivl_114", 0 0, L_0x142ec9ce0;  1 drivers
v0x142ebf6d0_0 .net *"_ivl_118", 31 0, L_0x142eca200;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x142ebf780_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebf890_0 .net *"_ivl_121", 25 0, L_0x1480885b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142ebf940_0 .net/2u *"_ivl_122", 31 0, L_0x1480885f8;  1 drivers
v0x142ebf9f0_0 .net *"_ivl_124", 0 0, L_0x142ec9f10;  1 drivers
v0x142ebfa90_0 .net *"_ivl_126", 31 0, L_0x142eca3d0;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebfb40_0 .net *"_ivl_129", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ebfbf0_0 .net/2u *"_ivl_130", 31 0, L_0x148088688;  1 drivers
v0x142ebfca0_0 .net *"_ivl_132", 0 0, L_0x142eca2a0;  1 drivers
v0x142ebfd40_0 .net *"_ivl_136", 31 0, L_0x142eca6e0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebfed0_0 .net *"_ivl_139", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebff60_0 .net/2u *"_ivl_140", 31 0, L_0x148088718;  1 drivers
v0x142ec0010_0 .net *"_ivl_142", 0 0, L_0x142ec8580;  1 drivers
v0x142ec00b0_0 .net *"_ivl_145", 5 0, L_0x142ecaa90;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142ec0160_0 .net/2u *"_ivl_146", 5 0, L_0x148088760;  1 drivers
v0x142ec0210_0 .net *"_ivl_148", 0 0, L_0x142eca980;  1 drivers
v0x142ec02b0_0 .net *"_ivl_151", 5 0, L_0x142ecad50;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x142ec0360_0 .net/2u *"_ivl_152", 5 0, L_0x1480887a8;  1 drivers
v0x142ec0410_0 .net *"_ivl_154", 0 0, L_0x142ecac30;  1 drivers
v0x142ec04b0_0 .net *"_ivl_157", 0 0, L_0x142ec7830;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x142ec0550_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
v0x142ec0600_0 .net *"_ivl_161", 1 0, L_0x142ecb0c0;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x142ec06b0_0 .net/2u *"_ivl_162", 1 0, L_0x1480887f0;  1 drivers
v0x142ec0760_0 .net *"_ivl_164", 0 0, L_0x142ecadf0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x142ec0800_0 .net/2u *"_ivl_166", 5 0, L_0x148088838;  1 drivers
v0x142ec08b0_0 .net *"_ivl_168", 0 0, L_0x142ecb2e0;  1 drivers
v0x142ebfde0_0 .net *"_ivl_171", 0 0, L_0x142ecb1a0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x142ec0b40_0 .net/2u *"_ivl_172", 5 0, L_0x148088880;  1 drivers
v0x142ec0bd0_0 .net *"_ivl_174", 0 0, L_0x142ecb590;  1 drivers
v0x142ec0c60_0 .net *"_ivl_177", 0 0, L_0x142ecafa0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x142ec0cf0_0 .net/2u *"_ivl_180", 5 0, L_0x1480888c8;  1 drivers
v0x142ec0d90_0 .net *"_ivl_182", 0 0, L_0x142ecb8b0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x142ec0e30_0 .net/2u *"_ivl_186", 5 0, L_0x148088910;  1 drivers
v0x142ec0ee0_0 .net *"_ivl_188", 0 0, L_0x142ecb430;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x142ec0f80_0 .net/2u *"_ivl_196", 4 0, L_0x148088958;  1 drivers
v0x142ec1030_0 .net *"_ivl_199", 4 0, L_0x142ecb9f0;  1 drivers
v0x142ec10e0_0 .net *"_ivl_20", 31 0, L_0x142ec7df0;  1 drivers
v0x142ec1190_0 .net *"_ivl_201", 4 0, L_0x142ecbfb0;  1 drivers
v0x142ec1240_0 .net *"_ivl_202", 4 0, L_0x142ecc050;  1 drivers
v0x142ec12f0_0 .net *"_ivl_207", 0 0, L_0x142ecc300;  1 drivers
v0x142ec1390_0 .net *"_ivl_211", 0 0, L_0x142ecc550;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142ec1430_0 .net/2u *"_ivl_212", 31 0, L_0x1480889a0;  1 drivers
v0x142ec14e0_0 .net *"_ivl_214", 31 0, L_0x142ecc5c0;  1 drivers
v0x142ec1590_0 .net *"_ivl_216", 31 0, L_0x142ecc0f0;  1 drivers
v0x142ec1640_0 .net *"_ivl_218", 31 0, L_0x142ecc860;  1 drivers
v0x142ec16f0_0 .net *"_ivl_220", 31 0, L_0x142ecc720;  1 drivers
v0x142ec17a0_0 .net *"_ivl_229", 0 0, L_0x142ece210;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec1840_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x142ec18f0_0 .net *"_ivl_231", 0 0, L_0x142ece350;  1 drivers
v0x142ec1990_0 .net *"_ivl_232", 31 0, L_0x142ece3c0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec1a40_0 .net *"_ivl_235", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ec1af0_0 .net/2u *"_ivl_236", 31 0, L_0x148088b08;  1 drivers
v0x142ec1ba0_0 .net *"_ivl_238", 0 0, L_0x142ece460;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ec1c40_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x142ec1cf0_0 .net *"_ivl_243", 0 0, L_0x142ece850;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x142ec1d90_0 .net/2u *"_ivl_246", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x142ec1e40_0 .net/2u *"_ivl_250", 5 0, L_0x148088b98;  1 drivers
v0x142ec1ef0_0 .net *"_ivl_257", 0 0, L_0x142ece690;  1 drivers
v0x142ec0950_0 .net *"_ivl_259", 0 0, L_0x142ecede0;  1 drivers
v0x142ec09f0_0 .net *"_ivl_26", 0 0, L_0x142ec7f90;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x142ec0a90_0 .net/2u *"_ivl_262", 5 0, L_0x148088be0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x142ec1f80_0 .net/2u *"_ivl_266", 5 0, L_0x148088c28;  1 drivers
v0x142ec2030_0 .net *"_ivl_271", 15 0, L_0x142ecf490;  1 drivers
v0x142ec20e0_0 .net *"_ivl_272", 17 0, L_0x142ecf040;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ec2190_0 .net *"_ivl_275", 1 0, L_0x148088cb8;  1 drivers
v0x142ec2240_0 .net *"_ivl_278", 15 0, L_0x142ecf750;  1 drivers
v0x142ec22f0_0 .net *"_ivl_28", 31 0, L_0x142ec80b0;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ec23a0_0 .net *"_ivl_280", 1 0, L_0x148088d00;  1 drivers
v0x142ec2450_0 .net *"_ivl_283", 0 0, L_0x142ecf670;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x142ec2500_0 .net/2u *"_ivl_284", 13 0, L_0x148088d48;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec25b0_0 .net/2u *"_ivl_286", 13 0, L_0x148088d90;  1 drivers
v0x142ec2660_0 .net *"_ivl_288", 13 0, L_0x142ecfa10;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec2710_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ec27c0_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x142ec2870_0 .net *"_ivl_34", 0 0, L_0x142ec81a0;  1 drivers
v0x142ec2910_0 .net *"_ivl_4", 31 0, L_0x142ec7950;  1 drivers
v0x142ec29c0_0 .net *"_ivl_41", 2 0, L_0x142ec8480;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x142ec2a70_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x142ec2b20_0 .net *"_ivl_49", 2 0, L_0x142ec8810;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x142ec2bd0_0 .net/2u *"_ivl_50", 2 0, L_0x148088298;  1 drivers
v0x142ec2c80_0 .net *"_ivl_55", 0 0, L_0x142ec8a00;  1 drivers
v0x142ec2d20_0 .net *"_ivl_57", 0 0, L_0x142ec88b0;  1 drivers
v0x142ec2dc0_0 .net *"_ivl_59", 0 0, L_0x142ec8ba0;  1 drivers
v0x142ec2e60_0 .net *"_ivl_61", 0 0, L_0x142ec8ce0;  1 drivers
v0x142ec2f00_0 .net *"_ivl_63", 0 0, L_0x142ec8dd0;  1 drivers
v0x142ec2fa0_0 .net *"_ivl_67", 2 0, L_0x142ec8f90;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x142ec3050_0 .net/2u *"_ivl_68", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec3100_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x142ec31b0_0 .net *"_ivl_72", 31 0, L_0x142ec9220;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec3260_0 .net *"_ivl_75", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142ec3310_0 .net/2u *"_ivl_76", 31 0, L_0x148088370;  1 drivers
v0x142ec33c0_0 .net *"_ivl_78", 0 0, L_0x142ec92c0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec3460_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
v0x142ec3510_0 .net *"_ivl_80", 31 0, L_0x142ec9480;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec35c0_0 .net *"_ivl_83", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ec3670_0 .net/2u *"_ivl_84", 31 0, L_0x148088400;  1 drivers
v0x142ec3720_0 .net *"_ivl_86", 0 0, L_0x142ec9520;  1 drivers
v0x142ec37c0_0 .net *"_ivl_89", 0 0, L_0x142ec93e0;  1 drivers
v0x142ec3870_0 .net *"_ivl_90", 31 0, L_0x142ec96f0;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ec3920_0 .net *"_ivl_93", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142ec39d0_0 .net/2u *"_ivl_94", 31 0, L_0x148088490;  1 drivers
v0x142ec3a80_0 .net *"_ivl_96", 0 0, L_0x142ec9640;  1 drivers
v0x142ec3b20_0 .net *"_ivl_99", 0 0, L_0x142ec9a10;  1 drivers
v0x142ec3bc0_0 .net "active", 0 0, L_0x142ecf7f0;  alias, 1 drivers
v0x142ec3c60_0 .net "alu_op1", 31 0, L_0x142ecd200;  1 drivers
v0x142ec3d00_0 .net "alu_op2", 31 0, L_0x142ecd3b0;  1 drivers
v0x142ec3da0_0 .net "alui_instr", 0 0, L_0x142ec8920;  1 drivers
v0x142ec3e40_0 .net "b_flag", 0 0, v0x142ebaed0_0;  1 drivers
v0x142ec3ef0_0 .net "b_imm", 17 0, L_0x142ecf550;  1 drivers
v0x142ec3f80_0 .net "b_offset", 31 0, L_0x142ecfb90;  1 drivers
v0x142ec4010_0 .net "clk", 0 0, v0x142ec6520_0;  1 drivers
v0x142ec40a0_0 .net "clk_enable", 0 0, v0x142ec6630_0;  1 drivers
v0x142ec4130_0 .var "cpu_active", 0 0;
v0x142ec41c0_0 .var "curr_addr", 31 0;
v0x142ec4250_0 .var "data_address", 31 0;
v0x142ec42f0_0 .net "data_read", 0 0, L_0x142ecef50;  alias, 1 drivers
v0x142ec4390_0 .net "data_readdata", 31 0, v0x142ec67e0_0;  1 drivers
v0x142ec4470_0 .net "data_write", 0 0, L_0x142ece8c0;  alias, 1 drivers
v0x142ec4510_0 .net "data_writedata", 31 0, v0x142ebcef0_0;  alias, 1 drivers
v0x142ec45b0_0 .var "delay_slot", 31 0;
v0x142ec4650_0 .net "effective_addr", 31 0, v0x142ebb290_0;  1 drivers
v0x142ec46f0_0 .net "funct_code", 5 0, L_0x142ec78b0;  1 drivers
v0x142ec47a0_0 .net "hi_out", 31 0, v0x142ebd2f0_0;  1 drivers
v0x142ec4860_0 .net "hl_reg_enable", 0 0, L_0x142eccb90;  1 drivers
v0x142ec4930_0 .net "instr_address", 31 0, L_0x142ecf920;  alias, 1 drivers
v0x142ec49d0_0 .net "instr_opcode", 5 0, L_0x142ec7750;  1 drivers
v0x142ec4a70_0 .net "instr_readdata", 31 0, v0x142ec6ae0_0;  1 drivers
v0x142ec4b40_0 .net "j_imm", 0 0, L_0x142eca5f0;  1 drivers
v0x142ec4be0_0 .net "j_reg", 0 0, L_0x142ecb010;  1 drivers
v0x142ec4c80_0 .net "link_const", 0 0, L_0x142ec9b50;  1 drivers
v0x142ec4d20_0 .net "link_reg", 0 0, L_0x142eca070;  1 drivers
v0x142ec4dc0_0 .net "lo_out", 31 0, v0x142ebda00_0;  1 drivers
v0x142ec4e60_0 .net "load_data", 31 0, v0x142ebc340_0;  1 drivers
v0x142ec4f10_0 .net "load_instr", 0 0, L_0x142ec8680;  1 drivers
v0x142ec4fa0_0 .net "lw", 0 0, L_0x142ec7ba0;  1 drivers
v0x142ec5040_0 .net "lwl", 0 0, L_0x142ece9f0;  1 drivers
v0x142ec50e0_0 .net "lwr", 0 0, L_0x142eceb80;  1 drivers
v0x142ec5180_0 .net "mem_to_reg", 0 0, L_0x142ec8760;  1 drivers
v0x142ec5220_0 .net "mfhi", 0 0, L_0x142ecb3c0;  1 drivers
v0x142ec52c0_0 .net "mflo", 0 0, L_0x142ec9930;  1 drivers
v0x142ec5360_0 .net "movefrom", 0 0, L_0x142ec82e0;  1 drivers
v0x142ec5400_0 .net "muldiv", 0 0, L_0x142ecb6f0;  1 drivers
v0x142ec54a0_0 .var "next_delay_slot", 31 0;
v0x142ec5550_0 .net "partial_store", 0 0, L_0x142ece5a0;  1 drivers
v0x142ec55f0_0 .net "r_format", 0 0, L_0x142ec7a80;  1 drivers
v0x142ec5690_0 .net "reg_a_read_data", 31 0, L_0x142ecce30;  1 drivers
v0x142ec5750_0 .net "reg_a_read_index", 4 0, L_0x142ecbd50;  1 drivers
v0x142ec5800_0 .net "reg_b_read_data", 31 0, L_0x142ecd0e0;  1 drivers
v0x142ec58d0_0 .net "reg_b_read_index", 4 0, L_0x142ecb950;  1 drivers
v0x142ec5970_0 .net "reg_dst", 0 0, L_0x142ec83d0;  1 drivers
v0x142ec5a00_0 .net "reg_write", 0 0, L_0x142ec8ec0;  1 drivers
v0x142ec5aa0_0 .net "reg_write_data", 31 0, L_0x142eccaf0;  1 drivers
v0x142ec5b60_0 .net "reg_write_enable", 0 0, L_0x142ecc370;  1 drivers
v0x142ec5c10_0 .net "reg_write_index", 4 0, L_0x142ecbeb0;  1 drivers
v0x142ec5cc0_0 .net "register_v0", 31 0, L_0x142ecd190;  alias, 1 drivers
v0x142ec5d70_0 .net "reset", 0 0, v0x142ec6c40_0;  1 drivers
v0x142ec5e00_0 .net "result", 31 0, v0x142ebb6e0_0;  1 drivers
v0x142ec5eb0_0 .net "result_hi", 31 0, v0x142ebb080_0;  1 drivers
v0x142ec5f80_0 .net "result_lo", 31 0, v0x142ebb1e0_0;  1 drivers
v0x142ec6050_0 .net "sb", 0 0, L_0x142ece770;  1 drivers
v0x142ec60e0_0 .net "sh", 0 0, L_0x142eceaa0;  1 drivers
v0x142ec6170_0 .var "state", 0 0;
v0x142ec6210_0 .net "store_instr", 0 0, L_0x142ec9050;  1 drivers
v0x142ec62b0_0 .net "sw", 0 0, L_0x142ec7d10;  1 drivers
E_0x142eba5a0/0 .event edge, v0x142ebaed0_0, v0x142ec45b0_0, v0x142ec3f80_0, v0x142ec4b40_0;
E_0x142eba5a0/1 .event edge, v0x142ebb130_0, v0x142ec4be0_0, v0x142ebe6c0_0, v0x142ec41c0_0;
E_0x142eba5a0 .event/or E_0x142eba5a0/0, E_0x142eba5a0/1;
E_0x142eba610 .event edge, v0x142ec5040_0, v0x142ec50e0_0, v0x142ebcbf0_0, v0x142ebb290_0;
L_0x142ec7750 .part v0x142ec6ae0_0, 26, 6;
L_0x142ec78b0 .part v0x142ec6ae0_0, 0, 6;
L_0x142ec7950 .concat [ 6 26 0 0], L_0x142ec7750, L_0x148088010;
L_0x142ec7a80 .cmp/eq 32, L_0x142ec7950, L_0x148088058;
L_0x142ec7ba0 .cmp/eq 6, L_0x142ec7750, L_0x1480880a0;
L_0x142ec7d10 .cmp/eq 6, L_0x142ec7750, L_0x1480880e8;
L_0x142ec7df0 .concat [ 6 26 0 0], L_0x142ec7750, L_0x148088130;
L_0x142ec7f90 .cmp/eq 32, L_0x142ec7df0, L_0x148088178;
L_0x142ec80b0 .concat [ 6 26 0 0], L_0x142ec7750, L_0x1480881c0;
L_0x142ec81a0 .cmp/eq 32, L_0x142ec80b0, L_0x148088208;
L_0x142ec8480 .part L_0x142ec7750, 3, 3;
L_0x142ec8680 .cmp/eq 3, L_0x142ec8480, L_0x148088250;
L_0x142ec8810 .part L_0x142ec7750, 3, 3;
L_0x142ec8920 .cmp/eq 3, L_0x142ec8810, L_0x148088298;
L_0x142ec8a00 .reduce/nor L_0x142ecb6f0;
L_0x142ec8f90 .part L_0x142ec7750, 3, 3;
L_0x142ec9050 .cmp/eq 3, L_0x142ec8f90, L_0x1480882e0;
L_0x142ec9220 .concat [ 6 26 0 0], L_0x142ec7750, L_0x148088328;
L_0x142ec92c0 .cmp/eq 32, L_0x142ec9220, L_0x148088370;
L_0x142ec9480 .concat [ 6 26 0 0], L_0x142ec7750, L_0x1480883b8;
L_0x142ec9520 .cmp/eq 32, L_0x142ec9480, L_0x148088400;
L_0x142ec93e0 .part v0x142ec6ae0_0, 20, 1;
L_0x142ec96f0 .concat [ 1 31 0 0], L_0x142ec93e0, L_0x148088448;
L_0x142ec9640 .cmp/eq 32, L_0x142ec96f0, L_0x148088490;
L_0x142ec9c40 .concat [ 6 26 0 0], L_0x142ec7750, L_0x1480884d8;
L_0x142ec97f0 .cmp/eq 32, L_0x142ec9c40, L_0x148088520;
L_0x142ec9e70 .part v0x142ec6ae0_0, 0, 6;
L_0x142ec9ce0 .cmp/eq 6, L_0x142ec9e70, L_0x148088568;
L_0x142eca200 .concat [ 6 26 0 0], L_0x142ec7750, L_0x1480885b0;
L_0x142ec9f10 .cmp/eq 32, L_0x142eca200, L_0x1480885f8;
L_0x142eca3d0 .concat [ 6 26 0 0], L_0x142ec7750, L_0x148088640;
L_0x142eca2a0 .cmp/eq 32, L_0x142eca3d0, L_0x148088688;
L_0x142eca6e0 .concat [ 6 26 0 0], L_0x142ec7750, L_0x1480886d0;
L_0x142ec8580 .cmp/eq 32, L_0x142eca6e0, L_0x148088718;
L_0x142ecaa90 .part v0x142ec6ae0_0, 0, 6;
L_0x142eca980 .cmp/eq 6, L_0x142ecaa90, L_0x148088760;
L_0x142ecad50 .part v0x142ec6ae0_0, 0, 6;
L_0x142ecac30 .cmp/eq 6, L_0x142ecad50, L_0x1480887a8;
L_0x142ecb0c0 .part L_0x142ec78b0, 3, 2;
L_0x142ecadf0 .cmp/eq 2, L_0x142ecb0c0, L_0x1480887f0;
L_0x142ecb2e0 .cmp/eq 6, L_0x142ec78b0, L_0x148088838;
L_0x142ecb590 .cmp/eq 6, L_0x142ec78b0, L_0x148088880;
L_0x142ecb8b0 .cmp/eq 6, L_0x142ec78b0, L_0x1480888c8;
L_0x142ecb430 .cmp/eq 6, L_0x142ec78b0, L_0x148088910;
L_0x142ecbd50 .part v0x142ec6ae0_0, 21, 5;
L_0x142ecb950 .part v0x142ec6ae0_0, 16, 5;
L_0x142ecb9f0 .part v0x142ec6ae0_0, 11, 5;
L_0x142ecbfb0 .part v0x142ec6ae0_0, 16, 5;
L_0x142ecc050 .functor MUXZ 5, L_0x142ecbfb0, L_0x142ecb9f0, L_0x142ec83d0, C4<>;
L_0x142ecbeb0 .functor MUXZ 5, L_0x142ecc050, L_0x148088958, L_0x142ec9b50, C4<>;
L_0x142ecc5c0 .arith/sum 32, v0x142ec45b0_0, L_0x1480889a0;
L_0x142ecc0f0 .functor MUXZ 32, v0x142ebb6e0_0, v0x142ebc340_0, L_0x142ec8760, C4<>;
L_0x142ecc860 .functor MUXZ 32, L_0x142ecc0f0, v0x142ebda00_0, L_0x142ec9930, C4<>;
L_0x142ecc720 .functor MUXZ 32, L_0x142ecc860, v0x142ebd2f0_0, L_0x142ecb3c0, C4<>;
L_0x142eccaf0 .functor MUXZ 32, L_0x142ecc720, L_0x142ecc5c0, L_0x142ecc550, C4<>;
L_0x142ece3c0 .concat [ 1 31 0 0], v0x142ec6170_0, L_0x148088ac0;
L_0x142ece460 .cmp/eq 32, L_0x142ece3c0, L_0x148088b08;
L_0x142ece770 .cmp/eq 6, L_0x142ec7750, L_0x148088b50;
L_0x142eceaa0 .cmp/eq 6, L_0x142ec7750, L_0x148088b98;
L_0x142ece690 .reduce/nor v0x142ec6170_0;
L_0x142ece9f0 .cmp/eq 6, L_0x142ec7750, L_0x148088be0;
L_0x142eceb80 .cmp/eq 6, L_0x142ec7750, L_0x148088c28;
L_0x142ecf490 .part v0x142ec6ae0_0, 0, 16;
L_0x142ecf040 .concat [ 16 2 0 0], L_0x142ecf490, L_0x148088cb8;
L_0x142ecf750 .part L_0x142ecf040, 0, 16;
L_0x142ecf550 .concat [ 2 16 0 0], L_0x148088d00, L_0x142ecf750;
L_0x142ecf670 .part L_0x142ecf550, 17, 1;
L_0x142ecfa10 .functor MUXZ 14, L_0x148088d90, L_0x148088d48, L_0x142ecf670, C4<>;
L_0x142ecfb90 .concat [ 18 14 0 0], L_0x142ecf550, L_0x142ecfa10;
S_0x142eba640 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x142eba9a0_0 .net *"_ivl_10", 15 0, L_0x142ecdc90;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142ebaa60_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x142ebab10_0 .net *"_ivl_17", 15 0, L_0x142ecddd0;  1 drivers
v0x142ebabd0_0 .net *"_ivl_5", 0 0, L_0x142ecd5e0;  1 drivers
v0x142ebac80_0 .net *"_ivl_6", 15 0, L_0x142ecab30;  1 drivers
v0x142ebad70_0 .net *"_ivl_9", 15 0, L_0x142ecd990;  1 drivers
v0x142ebae20_0 .net "addr_rt", 4 0, L_0x142ecdfb0;  1 drivers
v0x142ebaed0_0 .var "b_flag", 0 0;
v0x142ebaf70_0 .net "funct", 5 0, L_0x142ecd540;  1 drivers
v0x142ebb080_0 .var "hi", 31 0;
v0x142ebb130_0 .net "instructionword", 31 0, v0x142ec6ae0_0;  alias, 1 drivers
v0x142ebb1e0_0 .var "lo", 31 0;
v0x142ebb290_0 .var "memaddroffset", 31 0;
v0x142ebb340_0 .var "multresult", 63 0;
v0x142ebb3f0_0 .net "op1", 31 0, L_0x142ecd200;  alias, 1 drivers
v0x142ebb4a0_0 .net "op2", 31 0, L_0x142ecd3b0;  alias, 1 drivers
v0x142ebb550_0 .net "opcode", 5 0, L_0x142ecd4a0;  1 drivers
v0x142ebb6e0_0 .var "result", 31 0;
v0x142ebb770_0 .net "shamt", 4 0, L_0x142ecdf10;  1 drivers
v0x142ebb820_0 .net/s "sign_op1", 31 0, L_0x142ecd200;  alias, 1 drivers
v0x142ebb8e0_0 .net/s "sign_op2", 31 0, L_0x142ecd3b0;  alias, 1 drivers
v0x142ebb970_0 .net "simmediatedata", 31 0, L_0x142ecdd30;  1 drivers
v0x142ebba00_0 .net "simmediatedatas", 31 0, L_0x142ecdd30;  alias, 1 drivers
v0x142ebba90_0 .net "uimmediatedata", 31 0, L_0x142ecde70;  1 drivers
v0x142ebbb20_0 .net "unsign_op1", 31 0, L_0x142ecd200;  alias, 1 drivers
v0x142ebbbf0_0 .net "unsign_op2", 31 0, L_0x142ecd3b0;  alias, 1 drivers
v0x142ebbcd0_0 .var "unsigned_result", 31 0;
E_0x142eba910/0 .event edge, v0x142ebb550_0, v0x142ebaf70_0, v0x142ebb4a0_0, v0x142ebb770_0;
E_0x142eba910/1 .event edge, v0x142ebb3f0_0, v0x142ebb340_0, v0x142ebae20_0, v0x142ebb970_0;
E_0x142eba910/2 .event edge, v0x142ebba90_0, v0x142ebbcd0_0;
E_0x142eba910 .event/or E_0x142eba910/0, E_0x142eba910/1, E_0x142eba910/2;
L_0x142ecd4a0 .part v0x142ec6ae0_0, 26, 6;
L_0x142ecd540 .part v0x142ec6ae0_0, 0, 6;
L_0x142ecd5e0 .part v0x142ec6ae0_0, 15, 1;
LS_0x142ecab30_0_0 .concat [ 1 1 1 1], L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0;
LS_0x142ecab30_0_4 .concat [ 1 1 1 1], L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0;
LS_0x142ecab30_0_8 .concat [ 1 1 1 1], L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0;
LS_0x142ecab30_0_12 .concat [ 1 1 1 1], L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0, L_0x142ecd5e0;
L_0x142ecab30 .concat [ 4 4 4 4], LS_0x142ecab30_0_0, LS_0x142ecab30_0_4, LS_0x142ecab30_0_8, LS_0x142ecab30_0_12;
L_0x142ecd990 .part v0x142ec6ae0_0, 0, 16;
L_0x142ecdc90 .concat [ 16 0 0 0], L_0x142ecd990;
L_0x142ecdd30 .concat [ 16 16 0 0], L_0x142ecdc90, L_0x142ecab30;
L_0x142ecddd0 .part v0x142ec6ae0_0, 0, 16;
L_0x142ecde70 .concat [ 16 16 0 0], L_0x142ecddd0, L_0x148088a78;
L_0x142ecdf10 .part v0x142ec6ae0_0, 6, 5;
L_0x142ecdfb0 .part v0x142ec6ae0_0, 16, 5;
S_0x142ebbe20 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x142ebc070_0 .net "address", 31 0, v0x142ebb290_0;  alias, 1 drivers
v0x142ebc130_0 .net "datafromMem", 31 0, v0x142ec67e0_0;  alias, 1 drivers
v0x142ebc1d0_0 .net "instr_word", 31 0, v0x142ec6ae0_0;  alias, 1 drivers
v0x142ebc2a0_0 .net "opcode", 5 0, L_0x142ece050;  1 drivers
v0x142ebc340_0 .var "out_transformed", 31 0;
v0x142ebc430_0 .net "whichbyte", 1 0, L_0x142ece0f0;  1 drivers
E_0x142ebc040 .event edge, v0x142ebc2a0_0, v0x142ebc130_0, v0x142ebc430_0, v0x142ebb130_0;
L_0x142ece050 .part v0x142ec6ae0_0, 26, 6;
L_0x142ece0f0 .part v0x142ebb290_0, 0, 2;
S_0x142ebc520 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x142ebc7f0_0 .net *"_ivl_1", 1 0, L_0x142ecec60;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142ebc8b0_0 .net *"_ivl_5", 0 0, L_0x148088c70;  1 drivers
v0x142ebc960_0 .net "bytenum", 2 0, L_0x142ecf230;  1 drivers
v0x142ebca20_0 .net "dataword", 31 0, v0x142ec67e0_0;  alias, 1 drivers
v0x142ebcae0_0 .net "eff_addr", 31 0, v0x142ebb290_0;  alias, 1 drivers
v0x142ebcbf0_0 .net "opcode", 5 0, L_0x142ec7750;  alias, 1 drivers
v0x142ebcc80_0 .net "regbyte", 7 0, L_0x142ecf310;  1 drivers
v0x142ebcd30_0 .net "reghalfword", 15 0, L_0x142ecf3d0;  1 drivers
v0x142ebcde0_0 .net "regword", 31 0, L_0x142ecd0e0;  alias, 1 drivers
v0x142ebcef0_0 .var "storedata", 31 0;
E_0x142ebc790/0 .event edge, v0x142ebcbf0_0, v0x142ebcde0_0, v0x142ebc960_0, v0x142ebcc80_0;
E_0x142ebc790/1 .event edge, v0x142ebc130_0, v0x142ebcd30_0;
E_0x142ebc790 .event/or E_0x142ebc790/0, E_0x142ebc790/1;
L_0x142ecec60 .part v0x142ebb290_0, 0, 2;
L_0x142ecf230 .concat [ 2 1 0 0], L_0x142ecec60, L_0x148088c70;
L_0x142ecf310 .part L_0x142ecd0e0, 0, 8;
L_0x142ecf3d0 .part L_0x142ecd0e0, 0, 16;
S_0x142ebd020 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142ebd260_0 .net "clk", 0 0, v0x142ec6520_0;  alias, 1 drivers
v0x142ebd2f0_0 .var "data", 31 0;
v0x142ebd380_0 .net "data_in", 31 0, v0x142ebb080_0;  alias, 1 drivers
v0x142ebd450_0 .net "data_out", 31 0, v0x142ebd2f0_0;  alias, 1 drivers
v0x142ebd4f0_0 .net "enable", 0 0, L_0x142eccb90;  alias, 1 drivers
v0x142ebd5d0_0 .net "reset", 0 0, v0x142ec6c40_0;  alias, 1 drivers
S_0x142ebd6f0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142ebd970_0 .net "clk", 0 0, v0x142ec6520_0;  alias, 1 drivers
v0x142ebda00_0 .var "data", 31 0;
v0x142ebda90_0 .net "data_in", 31 0, v0x142ebb1e0_0;  alias, 1 drivers
v0x142ebdb60_0 .net "data_out", 31 0, v0x142ebda00_0;  alias, 1 drivers
v0x142ebdc00_0 .net "enable", 0 0, L_0x142eccb90;  alias, 1 drivers
v0x142ebdcd0_0 .net "reset", 0 0, v0x142ec6c40_0;  alias, 1 drivers
S_0x142ebdde0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x142eba250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x142ecce30 .functor BUFZ 32, L_0x142ecc9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ecd0e0 .functor BUFZ 32, L_0x142eccf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ebea40_2 .array/port v0x142ebea40, 2;
L_0x142ecd190 .functor BUFZ 32, v0x142ebea40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142ebe110_0 .net *"_ivl_0", 31 0, L_0x142ecc9c0;  1 drivers
v0x142ebe1d0_0 .net *"_ivl_10", 6 0, L_0x142eccfc0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ebe270_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x142ebe310_0 .net *"_ivl_2", 6 0, L_0x142eccd50;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142ebe3c0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x142ebe4b0_0 .net *"_ivl_8", 31 0, L_0x142eccf20;  1 drivers
v0x142ebe560_0 .net "r_clk", 0 0, v0x142ec6520_0;  alias, 1 drivers
v0x142ebe630_0 .net "r_clk_enable", 0 0, v0x142ec6630_0;  alias, 1 drivers
v0x142ebe6c0_0 .net "read_data1", 31 0, L_0x142ecce30;  alias, 1 drivers
v0x142ebe7d0_0 .net "read_data2", 31 0, L_0x142ecd0e0;  alias, 1 drivers
v0x142ebe880_0 .net "read_reg1", 4 0, L_0x142ecbd50;  alias, 1 drivers
v0x142ebe910_0 .net "read_reg2", 4 0, L_0x142ecb950;  alias, 1 drivers
v0x142ebe9a0_0 .net "register_v0", 31 0, L_0x142ecd190;  alias, 1 drivers
v0x142ebea40 .array "registers", 0 31, 31 0;
v0x142ebede0_0 .net "reset", 0 0, v0x142ec6c40_0;  alias, 1 drivers
v0x142ebeeb0_0 .net "write_control", 0 0, L_0x142ecc370;  alias, 1 drivers
v0x142ebef50_0 .net "write_data", 31 0, L_0x142eccaf0;  alias, 1 drivers
v0x142ebf0e0_0 .net "write_reg", 4 0, L_0x142ecbeb0;  alias, 1 drivers
L_0x142ecc9c0 .array/port v0x142ebea40, L_0x142eccd50;
L_0x142eccd50 .concat [ 5 2 0 0], L_0x142ecbd50, L_0x1480889e8;
L_0x142eccf20 .array/port v0x142ebea40, L_0x142eccfc0;
L_0x142eccfc0 .concat [ 5 2 0 0], L_0x142ecb950, L_0x148088a30;
S_0x142ea5b30 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x142ea48c0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1480535e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec6d50_0 .net "in", 31 0, o0x1480535e0;  0 drivers
v0x142ec6de0_0 .var "out", 31 0;
S_0x142e91ea0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480536a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec6e70_0 .net "clk", 0 0, o0x1480536a0;  0 drivers
o0x1480536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec6f00_0 .net "data_address", 31 0, o0x1480536d0;  0 drivers
o0x148053700 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec6fb0_0 .net "data_read", 0 0, o0x148053700;  0 drivers
v0x142ec7060_0 .var "data_readdata", 31 0;
o0x148053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec7110_0 .net "data_write", 0 0, o0x148053760;  0 drivers
o0x148053790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec71f0_0 .net "data_writedata", 31 0, o0x148053790;  0 drivers
S_0x142ea3b70 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1480538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec7330_0 .net "clk", 0 0, o0x1480538e0;  0 drivers
v0x142ec73e0_0 .var "curr_addr", 31 0;
o0x148053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec7490_0 .net "enable", 0 0, o0x148053940;  0 drivers
o0x148053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142ec7540_0 .net "next_addr", 31 0, o0x148053970;  0 drivers
o0x1480539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142ec75f0_0 .net "reset", 0 0, o0x1480539a0;  0 drivers
E_0x142e8c350 .event posedge, v0x142ec7330_0;
    .scope S_0x142ebdde0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142ebea40, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x142ebdde0;
T_1 ;
    %wait E_0x142ea3d50;
    %load/vec4 v0x142ebede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x142ebe630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x142ebeeb0_0;
    %load/vec4 v0x142ebf0e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x142ebef50_0;
    %load/vec4 v0x142ebf0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142ebea40, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x142eba640;
T_2 ;
    %wait E_0x142eba910;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %load/vec4 v0x142ebb550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x142ebaf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x142ebb8e0_0;
    %ix/getv 4, v0x142ebb770_0;
    %shiftl 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x142ebb8e0_0;
    %ix/getv 4, v0x142ebb770_0;
    %shiftr 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x142ebb8e0_0;
    %ix/getv 4, v0x142ebb770_0;
    %shiftr/s 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x142ebb8e0_0;
    %load/vec4 v0x142ebbb20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x142ebb8e0_0;
    %load/vec4 v0x142ebbb20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x142ebb8e0_0;
    %load/vec4 v0x142ebbb20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x142ebb820_0;
    %pad/s 64;
    %load/vec4 v0x142ebb8e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x142ebb340_0, 0, 64;
    %load/vec4 v0x142ebb340_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142ebb080_0, 0, 32;
    %load/vec4 v0x142ebb340_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142ebb1e0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x142ebbb20_0;
    %pad/u 64;
    %load/vec4 v0x142ebbbf0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x142ebb340_0, 0, 64;
    %load/vec4 v0x142ebb340_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142ebb080_0, 0, 32;
    %load/vec4 v0x142ebb340_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142ebb1e0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb8e0_0;
    %mod/s;
    %store/vec4 v0x142ebb080_0, 0, 32;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb8e0_0;
    %div/s;
    %store/vec4 v0x142ebb1e0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %mod;
    %store/vec4 v0x142ebb080_0, 0, 32;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %div;
    %store/vec4 v0x142ebb1e0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x142ebb3f0_0;
    %store/vec4 v0x142ebb080_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x142ebb3f0_0;
    %store/vec4 v0x142ebb1e0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb8e0_0;
    %add;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %add;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %sub;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %and;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %or;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %xor;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %or;
    %inv;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb8e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebbbf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x142ebae20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb8e0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb4a0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x142ebb820_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ebaed0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebba00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebba90_0;
    %and;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebba90_0;
    %or;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x142ebbb20_0;
    %load/vec4 v0x142ebba90_0;
    %xor;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x142ebba90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142ebbcd0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x142ebb820_0;
    %load/vec4 v0x142ebb970_0;
    %add;
    %store/vec4 v0x142ebb290_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x142ebbcd0_0;
    %store/vec4 v0x142ebb6e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x142ebbe20;
T_3 ;
    %wait E_0x142ebc040;
    %load/vec4 v0x142ebc2a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x142ebc430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x142ebc430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142ebc130_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x142ebc430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142ebc130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x142ebc130_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142ebc130_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x142ebc430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142ebc130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142ebc130_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x142ebc1d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x142ebc340_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x142ebd6f0;
T_4 ;
    %wait E_0x142ea3d50;
    %load/vec4 v0x142ebdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142ebda00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x142ebdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x142ebda90_0;
    %assign/vec4 v0x142ebda00_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142ebd020;
T_5 ;
    %wait E_0x142ea3d50;
    %load/vec4 v0x142ebd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142ebd2f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x142ebd4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x142ebd380_0;
    %assign/vec4 v0x142ebd2f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142ebc520;
T_6 ;
    %wait E_0x142ebc790;
    %load/vec4 v0x142ebcbf0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x142ebcde0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ebcef0_0, 4, 8;
    %load/vec4 v0x142ebcde0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ebcef0_0, 4, 8;
    %load/vec4 v0x142ebcde0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ebcef0_0, 4, 8;
    %load/vec4 v0x142ebcde0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142ebcef0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x142ebcbf0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x142ebc960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x142ebcc80_0;
    %load/vec4 v0x142ebca20_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x142ebca20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x142ebcc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ebca20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x142ebca20_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142ebcc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142ebca20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x142ebca20_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x142ebcc80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x142ebcbf0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x142ebc960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x142ebcd30_0;
    %load/vec4 v0x142ebca20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x142ebca20_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142ebcd30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142ebcef0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142eba250;
T_7 ;
    %wait E_0x142eba610;
    %load/vec4 v0x142ec5040_0;
    %flag_set/vec4 8;
    %load/vec4 v0x142ec50e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142ec49d0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x142ec4650_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142ec4250_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142eba250;
T_8 ;
    %wait E_0x142eba5a0;
    %load/vec4 v0x142ec3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x142ec45b0_0;
    %load/vec4 v0x142ec3f80_0;
    %add;
    %store/vec4 v0x142ec54a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x142ec4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x142ec45b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142ec4a70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142ec54a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x142ec4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x142ec5690_0;
    %store/vec4 v0x142ec54a0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x142ec41c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x142ec54a0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142eba250;
T_9 ;
    %wait E_0x142ea3d50;
    %load/vec4 v0x142ec40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142ec5d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142ec41c0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x142ec45b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142ec4130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ec6170_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142ec4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x142ec6170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142ec6170_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x142ec6170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ec6170_0, 0;
    %load/vec4 v0x142ec45b0_0;
    %assign/vec4 v0x142ec41c0_0, 0;
    %load/vec4 v0x142ec54a0_0;
    %assign/vec4 v0x142ec45b0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x142ec45b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142ec4130_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142e708d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec6520_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x142ec6520_0;
    %inv;
    %store/vec4 v0x142ec6520_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x142e708d0;
T_11 ;
    %fork t_1, S_0x142e735d0;
    %jmp t_0;
    .scope S_0x142e735d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142ec6630_0, 0, 1;
    %wait E_0x142ea3d50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142ec6c40_0, 0, 1;
    %wait E_0x142ea3d50;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142eba000_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x142eba0b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142eba160_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x142eafdb0_0, 0, 16;
    %load/vec4 v0x142eba000_0;
    %load/vec4 v0x142eba0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eba160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eafdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142eb9f60_0, 0, 32;
    %load/vec4 v0x142eb9f60_0;
    %store/vec4 v0x142ec6ae0_0, 0, 32;
    %wait E_0x142ea3d50;
    %delay 2, 0;
    %load/vec4 v0x142ec6870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x142ec6750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x142ec6b70_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x142ec6b70_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x142eba000_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142eba0b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x142eba160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142eafdb0_0, 0, 16;
    %load/vec4 v0x142eba000_0;
    %load/vec4 v0x142eba0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eba160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eafdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142eb9f60_0, 0, 32;
    %load/vec4 v0x142eb9f60_0;
    %store/vec4 v0x142ec6ae0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x142ec67e0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x142ea3d50;
    %delay 2, 0;
    %load/vec4 v0x142ec6870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x142ec6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x142ec66c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x142ec66c0_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x142ec6b70_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142eba000_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x142eba0b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142eba160_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x142eafdb0_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x142eafdb0_0 {0 0 0};
    %load/vec4 v0x142eba000_0;
    %load/vec4 v0x142eba0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eba160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142eafdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142eb9f60_0, 0, 32;
    %load/vec4 v0x142eb9f60_0;
    %store/vec4 v0x142ec6ae0_0, 0, 32;
    %wait E_0x142ea3d50;
    %delay 2, 0;
    %load/vec4 v0x142ec6870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x142ec6750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x142ec6b70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x142ec6b70_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x142e708d0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x142ea3b70;
T_12 ;
    %wait E_0x142e8c350;
    %load/vec4 v0x142ec75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142ec73e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x142ec7490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x142ec7540_0;
    %assign/vec4 v0x142ec73e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
