$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#2662
b00000000 "
#2663
b00000000 "
#3512
b00000000 "
#3513
b00000000 "
#4325
0!
#14862
1!
#15262
b00000000 "
#15263
b00000000 "
#16375
b00000000 "
#16376
b00000000 "
#17487
b00000000 "
#17488
b00000000 "
#18600
b00000000 "
#18601
b00000000 "
#19712
b00000000 "
#19713
b00000000 "
#20525
0!
#33537
b00000000 "
#34012
b00000001 "
#34013
b00000001 "
#35225
b00000001 "
#35226
b00000001 "
#36437
b00000001 "
#36438
b00000001 "
#37650
b00000001 "
#37651
b00000001 "
#51587
b00000001 "
#51987
b00000000 "
#51988
b00000000 "
#53175
b00000000 "
#53176
b00000000 "
#54187
b00000000 "
#54188
b00000000 "
#55300
b00000000 "
#55301
b00000000 "
#69125
b00000000 "
#69600
b00000001 "
#69601
b00000001 "
#70812
b00000001 "
#70813
b00000001 "
#72025
b00000001 "
#72026
b00000001 "
#73237
b00000001 "
#73238
b00000001 "
