{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 20:51:14 2019 " "Info: Processing started: Sun May 05 20:51:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_frame -c FSM_frame " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_frame -c FSM_frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_frame.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_frame " "Info: Found entity 1: FSM_frame" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_frame " "Info: Elaborating entity \"FSM_frame\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_bit FSM_frame.v(12) " "Warning (10036): Verilog HDL or VHDL warning at FSM_frame.v(12): object \"next_bit\" assigned a value but never read" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i FSM_frame.v(16) " "Warning (10036): Verilog HDL or VHDL warning at FSM_frame.v(16): object \"i\" assigned a value but never read" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(126) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(126): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(130) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(130): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(142) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(142): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(150) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(150): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(158) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(158): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(168) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(168): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FSM_frame.v(183) " "Warning (10230): Verilog HDL assignment warning at FSM_frame.v(183): truncated value with size 32 to match size of target (11)" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rcurst~18 " "Info: Register \"rcurst~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rcurst~19 " "Info: Register \"rcurst~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rcurst~20 " "Info: Register \"rcurst~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rnextst~2 " "Info: Register \"rnextst~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rnextst~3 " "Info: Register \"rnextst~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rnextst~4 " "Info: Register \"rnextst~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning: Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[8\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[8\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[9\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[9\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[10\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[10\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[11\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[11\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[12\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[12\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[13\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[13\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[14\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[14\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[15\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[15\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[16\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[16\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[17\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[17\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[18\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[18\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[19\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[19\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[20\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[20\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[21\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[21\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[22\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[22\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[23\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[23\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[24\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[24\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[25\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[25\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[26\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[26\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[27\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[27\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[28\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[28\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[29\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[29\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[30\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[30\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ishift_reg\[31\] " "Warning (15610): No output dependent on input pin \"ishift_reg\[31\]\"" {  } { { "FSM_frame.v" "" { Text "C:/altera/91sp2/quartus/MICRAN/FSM_frame/FSM_frame.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Info: Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Info: Implemented 45 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Info: Implemented 71 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 20:51:15 2019 " "Info: Processing ended: Sun May 05 20:51:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
