

================================================================
== Vitis HLS Report for 'extcodecopy'
================================================================
* Date:           Mon Aug 23 09:43:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_check_memory_fu_164  |check_memory  |        6|       17|  60.000 ns|  0.170 us|    6|   17|     none|
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      970|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      138|     1468|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      218|    -|
|Register             |        -|     -|      986|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1124|     2656|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+----+-----+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------+--------------+---------+----+-----+------+-----+
    |grp_check_memory_fu_164  |check_memory  |        0|   4|  138|  1468|    0|
    +-------------------------+--------------+---------+----+-----+------+-----+
    |Total                    |              |        0|   4|  138|  1468|    0|
    +-------------------------+--------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln21_fu_332_p2     |         +|   0|  0|   71|          64|           5|
    |add_ln476_fu_418_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln487_fu_437_p2    |         +|   0|  0|   71|          64|          15|
    |add_ln60_10_fu_307_p2  |         +|   0|  0|   26|          19|           7|
    |add_ln60_11_fu_242_p2  |         +|   0|  0|   21|          14|           2|
    |add_ln60_12_fu_294_p2  |         +|   0|  0|   21|          14|           3|
    |add_ln60_7_fu_231_p2   |         +|   0|  0|   39|          32|           2|
    |add_ln60_8_fu_255_p2   |         +|   0|  0|   26|          19|           7|
    |add_ln60_9_fu_284_p2   |         +|   0|  0|   39|          32|           3|
    |add_ln60_fu_212_p2     |         +|   0|  0|   39|          32|           2|
    |empty_237_fu_451_p2    |         +|   0|  0|   71|          64|           1|
    |empty_240_fu_476_p2    |         +|   0|  0|   19|          19|          19|
    |empty_241_fu_481_p2    |         +|   0|  0|   12|           5|           5|
    |tmp9_fu_470_p2         |         +|   0|  0|   19|          19|          19|
    |sub_ln21_3_fu_364_p2   |         -|   0|  0|   67|           1|          60|
    |sub_ln21_fu_345_p2     |         -|   0|  0|   71|           6|          64|
    |sub_ln476_fu_408_p2    |         -|   0|  0|   69|          62|          62|
    |exitcond2_fu_457_p2    |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln487_fu_442_p2   |      icmp|   0|  0|   29|          64|           1|
    |select_ln21_fu_384_p3  |    select|   0|  0|   60|           1|          60|
    |empty_242_fu_490_p2    |       shl|   0|  0|  100|           1|          32|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  970|         660|         497|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  65|         15|    1|         15|
    |ap_phi_mux_retval_0_phi_fu_150_p8  |   9|          2|    1|          2|
    |ap_return                          |   9|          2|    1|          2|
    |empty_236_reg_134                  |   9|          2|   64|        128|
    |state_address0                     |  49|          9|   14|        126|
    |state_ce0                          |  14|          3|    1|          3|
    |state_d0                           |  37|          7|  256|       1792|
    |state_we0                          |  26|          5|   32|        160|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 218|         45|  370|       2228|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln487_reg_604                     |   64|   0|   64|          0|
    |ap_CS_fsm                             |   14|   0|   14|          0|
    |ap_return_preg                        |    1|   0|    1|          0|
    |dst_reg_538                           |   64|   0|   64|          0|
    |empty_236_reg_134                     |   64|   0|   64|          0|
    |empty_reg_613                         |    5|   0|    5|          0|
    |grp_check_memory_fu_164_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln487_reg_609                    |    1|   0|    1|          0|
    |retval_0_reg_145                      |    1|   0|    1|          0|
    |s_reg_568                             |   64|   0|   64|          0|
    |state_load_26_reg_533                 |  256|   0|  256|          0|
    |tmp_216_reg_600                       |    1|   0|    1|          0|
    |tmp_reg_591                           |    1|   0|    1|          0|
    |trunc_ln60_10_reg_586                 |   64|   0|   64|          0|
    |trunc_ln60_18_reg_517                 |   32|   0|   32|          0|
    |trunc_ln60_25_reg_522                 |   14|   0|   14|          0|
    |trunc_ln60_27_reg_543                 |   19|   0|   19|          0|
    |trunc_ln60_6_reg_553                  |   64|   0|   64|          0|
    |trunc_ln60_7_reg_558                  |   64|   0|   64|          0|
    |trunc_ln60_8_reg_576                  |   64|   0|   64|          0|
    |trunc_ln60_9_reg_581                  |   64|   0|   64|          0|
    |trunc_ln60_s_reg_548                  |   64|   0|   64|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  986|   0|  986|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|ap_return       |  out|    1|  ap_ctrl_hs|   extcodecopy|  return value|
|state_address0  |  out|   14|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|   32|   ap_memory|         state|         array|
|state_d0        |  out|  256|   ap_memory|         state|         array|
|state_q0        |   in|  256|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 14 13 
13 --> 14 13 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 1" [./execution_state.hpp:60]   --->   Operation 15 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 16 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 2 <SV = 1> <Delay = 3.73>
ST_2 : Operation 17 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 17 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i256 %state_load" [./execution_state.hpp:60]   --->   Operation 18 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %trunc_ln60, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 19 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %add_ln60" [./execution_state.hpp:60]   --->   Operation 20 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15" [./execution_state.hpp:60]   --->   Operation 21 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 22 [2/2] (1.29ns)   --->   "%state_load_25 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 22 'load' 'state_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 4 <SV = 3> <Delay = 3.73>
ST_4 : Operation 23 [1/2] (1.29ns)   --->   "%state_load_25 = load i14 %state_addr" [./execution_state.hpp:60]   --->   Operation 23 'load' 'state_load_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln60_18 = trunc i256 %state_load_25" [./execution_state.hpp:60]   --->   Operation 24 'trunc' 'trunc_ln60_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln60_25 = trunc i256 %state_load_25" [./execution_state.hpp:60]   --->   Operation 25 'trunc' 'trunc_ln60_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.14ns)   --->   "%add_ln60_7 = add i32 %trunc_ln60_18, i32 4294967295" [./execution_state.hpp:60]   --->   Operation 26 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %add_ln60_7" [./execution_state.hpp:60]   --->   Operation 27 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_3, i32 15" [./execution_state.hpp:60]   --->   Operation 28 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 29 [1/1] (1.05ns)   --->   "%add_ln60_11 = add i14 %trunc_ln60_25, i14 16383" [./execution_state.hpp:60]   --->   Operation 29 'add' 'add_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_11, i5 0" [./execution_state.hpp:60]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln60_8 = add i19 %shl_ln, i19 64" [./execution_state.hpp:60]   --->   Operation 31 'add' 'add_ln60_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_8, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 32 'partselect' 'lshr_ln60_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i14 %lshr_ln60_s" [./execution_state.hpp:60]   --->   Operation 33 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_27 = getelementptr i256 %state, i64 0, i64 %zext_ln60_6" [./execution_state.hpp:60]   --->   Operation 34 'getelementptr' 'state_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.29ns)   --->   "%state_load_26 = load i14 %state_addr_27" [./execution_state.hpp:60]   --->   Operation 35 'load' 'state_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 36 [1/2] (1.29ns)   --->   "%state_load_26 = load i14 %state_addr_27" [./execution_state.hpp:60]   --->   Operation 36 'load' 'state_load_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%dst = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 37 'trunc' 'dst' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln60_27 = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 38 'trunc' 'trunc_ln60_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 39 'partselect' 'trunc_ln60_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 40 'partselect' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 41 'partselect' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.14ns)   --->   "%add_ln60_9 = add i32 %trunc_ln60_18, i32 4294967293" [./execution_state.hpp:60]   --->   Operation 42 'add' 'add_ln60_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %add_ln60_9" [./execution_state.hpp:60]   --->   Operation 43 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_4, i32 15" [./execution_state.hpp:60]   --->   Operation 44 'store' 'store_ln60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 3.48>
ST_7 : Operation 45 [1/1] (1.05ns)   --->   "%add_ln60_12 = add i14 %trunc_ln60_25, i14 16381" [./execution_state.hpp:60]   --->   Operation 45 'add' 'add_ln60_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_12, i5 0" [./execution_state.hpp:60]   --->   Operation 46 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (1.12ns)   --->   "%add_ln60_10 = add i19 %shl_ln60_2, i19 64" [./execution_state.hpp:60]   --->   Operation 47 'add' 'add_ln60_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln60_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_10, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 48 'partselect' 'lshr_ln60_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i14 %lshr_ln60_2" [./execution_state.hpp:60]   --->   Operation 49 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%state_addr_28 = getelementptr i256 %state, i64 0, i64 %zext_ln60_7" [./execution_state.hpp:60]   --->   Operation 50 'getelementptr' 'state_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (1.29ns)   --->   "%state_load_27 = load i14 %state_addr_28" [./execution_state.hpp:60]   --->   Operation 51 'load' 'state_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 52 [1/2] (1.29ns)   --->   "%state_load_27 = load i14 %state_addr_28" [./execution_state.hpp:60]   --->   Operation 52 'load' 'state_load_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%s = trunc i256 %state_load_27" [./execution_state.hpp:60]   --->   Operation 53 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 64, i32 127" [./execution_state.hpp:60]   --->   Operation 54 'partselect' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 128, i32 191" [./execution_state.hpp:60]   --->   Operation 55 'partselect' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 192, i32 255" [./execution_state.hpp:60]   --->   Operation 56 'partselect' 'trunc_ln60_10' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 57 [2/2] (0.00ns)   --->   "%tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10" [./instructions.hpp:468]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.32>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 59 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/2] (2.86ns)   --->   "%tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10" [./instructions.hpp:468]   --->   Operation 60 'call' 'tmp' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 61 [1/1] (0.46ns)   --->   "%br_ln468 = br i1 %tmp, void %split58, void %memset.loop" [./instructions.hpp:468]   --->   Operation 61 'br' 'br_ln468' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%state_addr_29 = getelementptr i256 %state, i64 0, i64 0" [./instructions.hpp:476]   --->   Operation 62 'getelementptr' 'state_addr_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (1.29ns)   --->   "%state_load_28 = load i14 %state_addr_29" [./instructions.hpp:476]   --->   Operation 63 'load' 'state_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 12 <SV = 11> <Delay = 7.09>
ST_12 : Operation 64 [1/1] (1.36ns)   --->   "%add_ln21 = add i64 %s, i64 31" [./instructions.hpp:21]   --->   Operation 64 'add' 'add_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63" [./instructions.hpp:21]   --->   Operation 65 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.36ns)   --->   "%sub_ln21 = sub i64 18446744073709551585, i64 %s" [./instructions.hpp:21]   --->   Operation 66 'sub' 'sub_ln21' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 67 'partselect' 'trunc_ln21_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i59 %trunc_ln21_5" [./instructions.hpp:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.34ns)   --->   "%sub_ln21_3 = sub i60 0, i60 %zext_ln21" [./instructions.hpp:21]   --->   Operation 69 'sub' 'sub_ln21_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln21_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63" [./instructions.hpp:21]   --->   Operation 70 'partselect' 'trunc_ln21_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i59 %trunc_ln21_6" [./instructions.hpp:21]   --->   Operation 71 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.37ns)   --->   "%select_ln21 = select i1 %tmp_215, i60 %sub_ln21_3, i60 %zext_ln21_3" [./instructions.hpp:21]   --->   Operation 72 'select' 'select_ln21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln476 = sext i60 %select_ln21" [./instructions.hpp:476]   --->   Operation 73 'sext' 'sext_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/2] (1.29ns)   --->   "%state_load_28 = load i14 %state_addr_29" [./instructions.hpp:476]   --->   Operation 74 'load' 'state_load_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln476 = trunc i256 %state_load_28" [./instructions.hpp:476]   --->   Operation 75 'trunc' 'trunc_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0" [./instructions.hpp:476]   --->   Operation 76 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.35ns)   --->   "%sub_ln476 = sub i62 %sext_ln476, i62 %p_shl" [./instructions.hpp:476]   --->   Operation 77 'sub' 'sub_ln476' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln476_1 = sext i62 %sub_ln476" [./instructions.hpp:476]   --->   Operation 78 'sext' 'sext_ln476_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.36ns)   --->   "%add_ln476 = add i64 %trunc_ln476, i64 %sext_ln476_1" [./instructions.hpp:476]   --->   Operation 79 'add' 'add_ln476' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i64 %add_ln476" [./instructions.hpp:476]   --->   Operation 80 'zext' 'zext_ln476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.29ns)   --->   "%store_ln476 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_29, i256 %zext_ln476, i32 255" [./instructions.hpp:476]   --->   Operation 81 'store' 'store_ln476' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln476, i32 63" [./instructions.hpp:476]   --->   Operation 82 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.46ns)   --->   "%br_ln476 = br i1 %tmp_216, void, void %split58" [./instructions.hpp:476]   --->   Operation 83 'br' 'br_ln476' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 84 [1/1] (1.36ns)   --->   "%add_ln487 = add i64 %s, i64 18446744073709543424" [./instructions.hpp:487]   --->   Operation 84 'add' 'add_ln487' <Predicate = (!tmp_216)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (1.14ns)   --->   "%icmp_ln487 = icmp_eq  i64 %add_ln487, i64 0" [./instructions.hpp:487]   --->   Operation 85 'icmp' 'icmp_ln487' <Predicate = (!tmp_216)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.46ns)   --->   "%br_ln487 = br i1 %icmp_ln487, void %memset.loop59.preheader, void %split58" [./instructions.hpp:487]   --->   Operation 86 'br' 'br_ln487' <Predicate = (!tmp_216)> <Delay = 0.46>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%empty = trunc i256 %state_load_26" [./execution_state.hpp:60]   --->   Operation 87 'trunc' 'empty' <Predicate = (!tmp_216 & !icmp_ln487)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.46ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!tmp_216 & !icmp_ln487)> <Delay = 0.46>

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%empty_236 = phi i64 %empty_237, void %memset.loop59.split, i64 0, void %memset.loop59.preheader"   --->   Operation 89 'phi' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (1.36ns)   --->   "%empty_237 = add i64 %empty_236, i64 1"   --->   Operation 90 'add' 'empty_237' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (1.14ns)   --->   "%exitcond2 = icmp_eq  i64 %empty_236, i64 %add_ln487" [./instructions.hpp:487]   --->   Operation 92 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %exitcond2, void %memset.loop59.split, void %split58.loopexit" [./instructions.hpp:487]   --->   Operation 93 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_238 = trunc i64 %empty_236"   --->   Operation 94 'trunc' 'empty_238' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty_239 = trunc i64 %empty_236"   --->   Operation 95 'trunc' 'empty_239' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i19 %empty_238, i19 270400"   --->   Operation 96 'add' 'tmp9' <Predicate = (!exitcond2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 97 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_240 = add i19 %tmp9, i19 %trunc_ln60_27" [./execution_state.hpp:60]   --->   Operation 97 'add' 'empty_240' <Predicate = (!exitcond2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 98 [1/1] (0.82ns)   --->   "%empty_241 = add i5 %empty, i5 %empty_239" [./execution_state.hpp:60]   --->   Operation 98 'add' 'empty_241' <Predicate = (!exitcond2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast8 = zext i5 %empty_241" [./execution_state.hpp:60]   --->   Operation 99 'zext' 'p_cast8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.70ns)   --->   "%empty_242 = shl i32 1, i32 %p_cast8" [./execution_state.hpp:60]   --->   Operation 100 'shl' 'empty_242' <Predicate = (!exitcond2)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_240, i32 5, i32 18" [./execution_state.hpp:60]   --->   Operation 101 'partselect' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%p_cast5_cast = zext i14 %tmp_s" [./execution_state.hpp:60]   --->   Operation 102 'zext' 'p_cast5_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%state_addr_30 = getelementptr i256 %state, i64 0, i64 %p_cast5_cast" [./execution_state.hpp:60]   --->   Operation 103 'getelementptr' 'state_addr_30' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.29ns)   --->   "%store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_30, i256 0, i32 %empty_242" [./execution_state.hpp:60]   --->   Operation 104 'store' 'store_ln60' <Predicate = (!exitcond2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.46>
ST_14 : Operation 106 [1/1] (0.46ns)   --->   "%br_ln0 = br void %split58"   --->   Operation 106 'br' 'br_ln0' <Predicate = (tmp & !tmp_216 & !icmp_ln487)> <Delay = 0.46>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader, i1 1, void %memset.loop, i1 0, void, i1 0, void %split58.loopexit"   --->   Operation 107 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln491 = ret i1 %retval_0" [./instructions.hpp:491]   --->   Operation 108 'ret' 'ret_ln491' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr                 (getelementptr         ) [ 001111100000000]
state_load                 (load                  ) [ 000000000000000]
trunc_ln60                 (trunc                 ) [ 000000000000000]
add_ln60                   (add                   ) [ 000000000000000]
zext_ln60                  (zext                  ) [ 000000000000000]
store_ln60                 (store                 ) [ 000000000000000]
state_load_25              (load                  ) [ 000000000000000]
trunc_ln60_18              (trunc                 ) [ 000001100000000]
trunc_ln60_25              (trunc                 ) [ 000001110000000]
add_ln60_7                 (add                   ) [ 000000000000000]
zext_ln60_3                (zext                  ) [ 000000000000000]
store_ln60                 (store                 ) [ 000000000000000]
add_ln60_11                (add                   ) [ 000000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000000]
add_ln60_8                 (add                   ) [ 000000000000000]
lshr_ln60_s                (partselect            ) [ 000000000000000]
zext_ln60_6                (zext                  ) [ 000000000000000]
state_addr_27              (getelementptr         ) [ 000000100000000]
state_load_26              (load                  ) [ 000000011111100]
dst                        (trunc                 ) [ 000000011110000]
trunc_ln60_27              (trunc                 ) [ 000000011111110]
trunc_ln60_s               (partselect            ) [ 000000011110000]
trunc_ln60_6               (partselect            ) [ 000000011110000]
trunc_ln60_7               (partselect            ) [ 000000011110000]
add_ln60_9                 (add                   ) [ 000000000000000]
zext_ln60_4                (zext                  ) [ 000000000000000]
store_ln60                 (store                 ) [ 000000000000000]
add_ln60_12                (add                   ) [ 000000000000000]
shl_ln60_2                 (bitconcatenate        ) [ 000000000000000]
add_ln60_10                (add                   ) [ 000000000000000]
lshr_ln60_2                (partselect            ) [ 000000000000000]
zext_ln60_7                (zext                  ) [ 000000000000000]
state_addr_28              (getelementptr         ) [ 000000001000000]
state_load_27              (load                  ) [ 000000000000000]
s                          (trunc                 ) [ 000000000111100]
trunc_ln60_8               (partselect            ) [ 000000000110000]
trunc_ln60_9               (partselect            ) [ 000000000110000]
trunc_ln60_10              (partselect            ) [ 000000000110000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000]
tmp                        (call                  ) [ 000000000011111]
br_ln468                   (br                    ) [ 000000000011111]
state_addr_29              (getelementptr         ) [ 000000000000100]
add_ln21                   (add                   ) [ 000000000000000]
tmp_215                    (bitselect             ) [ 000000000000000]
sub_ln21                   (sub                   ) [ 000000000000000]
trunc_ln21_5               (partselect            ) [ 000000000000000]
zext_ln21                  (zext                  ) [ 000000000000000]
sub_ln21_3                 (sub                   ) [ 000000000000000]
trunc_ln21_6               (partselect            ) [ 000000000000000]
zext_ln21_3                (zext                  ) [ 000000000000000]
select_ln21                (select                ) [ 000000000000000]
sext_ln476                 (sext                  ) [ 000000000000000]
state_load_28              (load                  ) [ 000000000000000]
trunc_ln476                (trunc                 ) [ 000000000000000]
p_shl                      (bitconcatenate        ) [ 000000000000000]
sub_ln476                  (sub                   ) [ 000000000000000]
sext_ln476_1               (sext                  ) [ 000000000000000]
add_ln476                  (add                   ) [ 000000000000000]
zext_ln476                 (zext                  ) [ 000000000000000]
store_ln476                (store                 ) [ 000000000000000]
tmp_216                    (bitselect             ) [ 000000000000111]
br_ln476                   (br                    ) [ 000000000010111]
add_ln487                  (add                   ) [ 000000000000010]
icmp_ln487                 (icmp                  ) [ 000000000000111]
br_ln487                   (br                    ) [ 000000000010111]
empty                      (trunc                 ) [ 000000000000010]
br_ln0                     (br                    ) [ 000000000000110]
empty_236                  (phi                   ) [ 000000000000010]
empty_237                  (add                   ) [ 000000000000110]
specpipeline_ln0           (specpipeline          ) [ 000000000000000]
exitcond2                  (icmp                  ) [ 000000000000010]
br_ln487                   (br                    ) [ 000000000000000]
empty_238                  (trunc                 ) [ 000000000000000]
empty_239                  (trunc                 ) [ 000000000000000]
tmp9                       (add                   ) [ 000000000000000]
empty_240                  (add                   ) [ 000000000000000]
empty_241                  (add                   ) [ 000000000000000]
p_cast8                    (zext                  ) [ 000000000000000]
empty_242                  (shl                   ) [ 000000000000000]
tmp_s                      (partselect            ) [ 000000000000000]
p_cast5_cast               (zext                  ) [ 000000000000000]
state_addr_30              (getelementptr         ) [ 000000000000000]
store_ln60                 (store                 ) [ 000000000000000]
br_ln0                     (br                    ) [ 000000000000110]
br_ln0                     (br                    ) [ 000000000000000]
retval_0                   (phi                   ) [ 000000000000001]
ret_ln491                  (ret                   ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a4i64packedL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="check_memory"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i60.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="state_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln60/2 state_load_25/3 store_ln60/4 state_load_26/5 store_ln60/6 state_load_27/7 state_load_28/11 store_ln476/12 store_ln60/13 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_addr_27_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="256" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_27/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_addr_28_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_28/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="state_addr_29_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="256" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_29/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="state_addr_30_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="256" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_30/13 "/>
</bind>
</comp>

<comp id="134" class="1005" name="empty_236_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_236 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_236_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_236/13 "/>
</bind>
</comp>

<comp id="145" class="1005" name="retval_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="2"/>
<pin id="147" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="retval_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="4"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="2"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="4" bw="1" slack="2"/>
<pin id="156" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_check_memory_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="3"/>
<pin id="168" dir="0" index="3" bw="64" slack="3"/>
<pin id="169" dir="0" index="4" bw="64" slack="3"/>
<pin id="170" dir="0" index="5" bw="64" slack="3"/>
<pin id="171" dir="0" index="6" bw="64" slack="1"/>
<pin id="172" dir="0" index="7" bw="64" slack="1"/>
<pin id="173" dir="0" index="8" bw="64" slack="1"/>
<pin id="174" dir="0" index="9" bw="64" slack="1"/>
<pin id="175" dir="1" index="10" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="256" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_s/6 trunc_ln60_8/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="256" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="0"/>
<pin id="192" dir="0" index="3" bw="9" slack="0"/>
<pin id="193" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_6/6 trunc_ln60_9/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="256" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="0" index="3" bw="9" slack="0"/>
<pin id="203" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln60_7/6 trunc_ln60_10/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln60_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln60_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln60_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln60_18_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="256" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_18/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln60_25_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="256" slack="0"/>
<pin id="229" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_25/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln60_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_7/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln60_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln60_11_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_11/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="0" index="1" bw="14" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln60_8_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_8/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="lshr_ln60_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="0" index="1" bw="19" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_s/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln60_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="dst_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="256" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln60_27_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="256" slack="0"/>
<pin id="282" dir="1" index="1" bw="19" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_27/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln60_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_9/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln60_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln60_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="3"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_12/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln60_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="0"/>
<pin id="301" dir="0" index="1" bw="14" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_2/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln60_10_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="19" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_10/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lshr_ln60_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="19" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln60_2/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln60_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="256" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="s/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln21_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="4"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_215_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_215/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln21_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="4"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln21_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="59" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_5/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln21_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="59" slack="0"/>
<pin id="362" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln21_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="59" slack="0"/>
<pin id="367" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_3/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln21_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="59" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_6/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln21_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="59" slack="0"/>
<pin id="382" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln21_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="60" slack="0"/>
<pin id="387" dir="0" index="2" bw="60" slack="0"/>
<pin id="388" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln476_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="60" slack="0"/>
<pin id="394" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln476/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln476_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="256" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln476/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_shl_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="62" slack="0"/>
<pin id="402" dir="0" index="1" bw="60" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln476_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="60" slack="0"/>
<pin id="410" dir="0" index="1" bw="62" slack="0"/>
<pin id="411" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln476/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln476_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln476_1/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln476_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="0" index="1" bw="62" slack="0"/>
<pin id="421" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln476_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_216_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_216/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln487_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="4"/>
<pin id="439" dir="0" index="1" bw="14" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln487/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln487_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln487/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="256" slack="6"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="empty_237_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_237/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="exitcond2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="1"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_238_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_238/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_239_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_239/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp9_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="19" slack="0"/>
<pin id="472" dir="0" index="1" bw="19" slack="0"/>
<pin id="473" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="empty_240_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="0" index="1" bw="19" slack="7"/>
<pin id="479" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_240/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="empty_241_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_241/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_cast8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="empty_242_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_242/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_s_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="19" slack="0"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_cast5_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5_cast/13 "/>
</bind>
</comp>

<comp id="512" class="1005" name="state_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="1"/>
<pin id="514" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln60_18_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60_18 "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln60_25_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="1"/>
<pin id="524" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_25 "/>
</bind>
</comp>

<comp id="528" class="1005" name="state_addr_27_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="1"/>
<pin id="530" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_27 "/>
</bind>
</comp>

<comp id="533" class="1005" name="state_load_26_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="256" slack="6"/>
<pin id="535" dir="1" index="1" bw="256" slack="6"/>
</pin_list>
<bind>
<opset="state_load_26 "/>
</bind>
</comp>

<comp id="538" class="1005" name="dst_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="3"/>
<pin id="540" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dst "/>
</bind>
</comp>

<comp id="543" class="1005" name="trunc_ln60_27_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="19" slack="7"/>
<pin id="545" dir="1" index="1" bw="19" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln60_27 "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln60_s_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="3"/>
<pin id="550" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln60_s "/>
</bind>
</comp>

<comp id="553" class="1005" name="trunc_ln60_6_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="3"/>
<pin id="555" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln60_6 "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln60_7_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="3"/>
<pin id="560" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln60_7 "/>
</bind>
</comp>

<comp id="563" class="1005" name="state_addr_28_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="1"/>
<pin id="565" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_28 "/>
</bind>
</comp>

<comp id="568" class="1005" name="s_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="576" class="1005" name="trunc_ln60_8_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_8 "/>
</bind>
</comp>

<comp id="581" class="1005" name="trunc_ln60_9_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_9 "/>
</bind>
</comp>

<comp id="586" class="1005" name="trunc_ln60_10_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_10 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="4"/>
<pin id="593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="595" class="1005" name="state_addr_29_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="14" slack="1"/>
<pin id="597" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_29 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_216_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_216 "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln487_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="1"/>
<pin id="606" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln487 "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln487_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln487 "/>
</bind>
</comp>

<comp id="613" class="1005" name="empty_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="618" class="1005" name="empty_237_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty_237 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="145" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="145" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="96" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="96" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="96" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="96" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="226"><net_src comp="96" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="96" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="279"><net_src comp="96" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="96" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="331"><net_src comp="96" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="350" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="332" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="337" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="364" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="96" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="384" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="392" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="396" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="2" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="455"><net_src comp="138" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="4" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="138" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="138" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="138" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="80" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="466" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="490" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="503"><net_src comp="20" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="476" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="22" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="24" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="515"><net_src comp="88" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="520"><net_src comp="223" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="525"><net_src comp="227" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="531"><net_src comp="102" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="536"><net_src comp="96" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="541"><net_src comp="276" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="546"><net_src comp="280" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="551"><net_src comp="178" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="556"><net_src comp="188" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="561"><net_src comp="198" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="566"><net_src comp="110" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="571"><net_src comp="328" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="164" pin=6"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="579"><net_src comp="178" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="164" pin=7"/></net>

<net id="584"><net_src comp="188" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="589"><net_src comp="198" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="164" pin=9"/></net>

<net id="594"><net_src comp="164" pin="10"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="118" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="603"><net_src comp="429" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="437" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="612"><net_src comp="442" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="448" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="621"><net_src comp="451" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {2 4 6 9 10 12 13 }
 - Input state : 
	Port: extcodecopy : state | {1 2 3 4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
		state_load : 1
	State 2
		trunc_ln60 : 1
		add_ln60 : 2
		zext_ln60 : 3
		store_ln60 : 4
	State 3
	State 4
		trunc_ln60_18 : 1
		trunc_ln60_25 : 1
		add_ln60_7 : 2
		zext_ln60_3 : 3
		store_ln60 : 4
	State 5
		shl_ln : 1
		add_ln60_8 : 2
		lshr_ln60_s : 3
		zext_ln60_6 : 4
		state_addr_27 : 5
		state_load_26 : 6
	State 6
		dst : 1
		trunc_ln60_27 : 1
		trunc_ln60_s : 1
		trunc_ln60_6 : 1
		trunc_ln60_7 : 1
		zext_ln60_4 : 1
		store_ln60 : 2
	State 7
		shl_ln60_2 : 1
		add_ln60_10 : 2
		lshr_ln60_2 : 3
		zext_ln60_7 : 4
		state_addr_28 : 5
		state_load_27 : 6
	State 8
		s : 1
		trunc_ln60_8 : 1
		trunc_ln60_9 : 1
		trunc_ln60_10 : 1
	State 9
	State 10
		br_ln468 : 1
	State 11
		state_load_28 : 1
	State 12
		tmp_215 : 1
		trunc_ln21_5 : 1
		zext_ln21 : 2
		sub_ln21_3 : 3
		trunc_ln21_6 : 1
		zext_ln21_3 : 2
		select_ln21 : 4
		sext_ln476 : 5
		trunc_ln476 : 1
		p_shl : 5
		sub_ln476 : 6
		sext_ln476_1 : 7
		add_ln476 : 8
		zext_ln476 : 9
		store_ln476 : 10
		tmp_216 : 9
		br_ln476 : 10
		icmp_ln487 : 1
		br_ln487 : 2
	State 13
		empty_237 : 1
		exitcond2 : 1
		br_ln487 : 2
		empty_238 : 1
		empty_239 : 1
		tmp9 : 2
		empty_240 : 3
		empty_241 : 2
		p_cast8 : 3
		empty_242 : 4
		tmp_s : 4
		p_cast5_cast : 5
		state_addr_30 : 6
		store_ln60 : 7
	State 14
		retval_0 : 1
		ret_ln491 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_check_memory_fu_164 |    4    |   2.3   |   669   |   1357  |
|----------|-------------------------|---------|---------|---------|---------|
|          |     add_ln60_fu_212     |    0    |    0    |    0    |    39   |
|          |    add_ln60_7_fu_231    |    0    |    0    |    0    |    39   |
|          |    add_ln60_11_fu_242   |    0    |    0    |    0    |    21   |
|          |    add_ln60_8_fu_255    |    0    |    0    |    0    |    26   |
|          |    add_ln60_9_fu_284    |    0    |    0    |    0    |    39   |
|          |    add_ln60_12_fu_294   |    0    |    0    |    0    |    21   |
|    add   |    add_ln60_10_fu_307   |    0    |    0    |    0    |    26   |
|          |     add_ln21_fu_332     |    0    |    0    |    0    |    71   |
|          |     add_ln476_fu_418    |    0    |    0    |    0    |    71   |
|          |     add_ln487_fu_437    |    0    |    0    |    0    |    71   |
|          |     empty_237_fu_451    |    0    |    0    |    0    |    71   |
|          |       tmp9_fu_470       |    0    |    0    |    0    |    19   |
|          |     empty_240_fu_476    |    0    |    0    |    0    |    19   |
|          |     empty_241_fu_481    |    0    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     sub_ln21_fu_345     |    0    |    0    |    0    |    71   |
|    sub   |    sub_ln21_3_fu_364    |    0    |    0    |    0    |    66   |
|          |     sub_ln476_fu_408    |    0    |    0    |    0    |    69   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |    select_ln21_fu_384   |    0    |    0    |    0    |    60   |
|----------|-------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln487_fu_442    |    0    |    0    |    0    |    29   |
|          |     exitcond2_fu_457    |    0    |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|---------|
|    shl   |     empty_242_fu_490    |    0    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        grp_fu_178       |    0    |    0    |    0    |    0    |
|          |        grp_fu_188       |    0    |    0    |    0    |    0    |
|          |        grp_fu_198       |    0    |    0    |    0    |    0    |
|partselect|    lshr_ln60_s_fu_261   |    0    |    0    |    0    |    0    |
|          |    lshr_ln60_2_fu_313   |    0    |    0    |    0    |    0    |
|          |   trunc_ln21_5_fu_350   |    0    |    0    |    0    |    0    |
|          |   trunc_ln21_6_fu_370   |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_497      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    trunc_ln60_fu_208    |    0    |    0    |    0    |    0    |
|          |   trunc_ln60_18_fu_223  |    0    |    0    |    0    |    0    |
|          |   trunc_ln60_25_fu_227  |    0    |    0    |    0    |    0    |
|          |        dst_fu_276       |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln60_27_fu_280  |    0    |    0    |    0    |    0    |
|          |         s_fu_328        |    0    |    0    |    0    |    0    |
|          |    trunc_ln476_fu_396   |    0    |    0    |    0    |    0    |
|          |       empty_fu_448      |    0    |    0    |    0    |    0    |
|          |     empty_238_fu_462    |    0    |    0    |    0    |    0    |
|          |     empty_239_fu_466    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     zext_ln60_fu_218    |    0    |    0    |    0    |    0    |
|          |    zext_ln60_3_fu_237   |    0    |    0    |    0    |    0    |
|          |    zext_ln60_6_fu_271   |    0    |    0    |    0    |    0    |
|          |    zext_ln60_4_fu_289   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln60_7_fu_323   |    0    |    0    |    0    |    0    |
|          |     zext_ln21_fu_360    |    0    |    0    |    0    |    0    |
|          |    zext_ln21_3_fu_380   |    0    |    0    |    0    |    0    |
|          |    zext_ln476_fu_424    |    0    |    0    |    0    |    0    |
|          |      p_cast8_fu_486     |    0    |    0    |    0    |    0    |
|          |   p_cast5_cast_fu_507   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |      shl_ln_fu_247      |    0    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln60_2_fu_299    |    0    |    0    |    0    |    0    |
|          |       p_shl_fu_400      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_215_fu_337     |    0    |    0    |    0    |    0    |
|          |      tmp_216_fu_429     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   sext   |    sext_ln476_fu_392    |    0    |    0    |    0    |    0    |
|          |   sext_ln476_1_fu_414   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    4    |   2.3   |   669   |   2237  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln487_reg_604  |   64   |
|     dst_reg_538     |   64   |
|  empty_236_reg_134  |   64   |
|  empty_237_reg_618  |   64   |
|    empty_reg_613    |    5   |
|  icmp_ln487_reg_609 |    1   |
|   retval_0_reg_145  |    1   |
|      s_reg_568      |   64   |
|state_addr_27_reg_528|   14   |
|state_addr_28_reg_563|   14   |
|state_addr_29_reg_595|   14   |
|  state_addr_reg_512 |   14   |
|state_load_26_reg_533|   256  |
|   tmp_216_reg_600   |    1   |
|     tmp_reg_591     |    1   |
|trunc_ln60_10_reg_586|   64   |
|trunc_ln60_18_reg_517|   32   |
|trunc_ln60_25_reg_522|   14   |
|trunc_ln60_27_reg_543|   19   |
| trunc_ln60_6_reg_553|   64   |
| trunc_ln60_7_reg_558|   64   |
| trunc_ln60_8_reg_576|   64   |
| trunc_ln60_9_reg_581|   64   |
| trunc_ln60_s_reg_548|   64   |
+---------------------+--------+
|        Total        |  1090  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   8  |  14  |   112  ||    43   |
| grp_access_fu_96 |  p1  |   4  |  256 |  1024  ||    20   |
| retval_0_reg_145 |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1138  || 1.71714 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |   669  |  2237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   63   |
|  Register |    -   |    -   |  1090  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |  1759  |  2300  |
+-----------+--------+--------+--------+--------+
