

================================================================
== Vivado HLS Report for 'config_encoder'
================================================================
* Date:           Fri Feb  7 10:48:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        config_encoder
* Solution:       din_32_dout_128
* Product family: zynquplus
* Target device:  xczu21dr-ffvd1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      16|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|      82|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      82|     142|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |enc_ctrl_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |enc_ctrl_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |enc_ctrl_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1_io             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  16|           6|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |din_words_TDATA_blk_n        |   9|          2|    1|          2|
    |din_words_V_data_V_1_state   |  15|          3|    2|          6|
    |din_words_V_last_V_1_state   |  15|          3|    2|          6|
    |dout_words_TDATA_blk_n       |   9|          2|    1|          2|
    |dout_words_V_data_V_1_state  |  15|          3|    2|          6|
    |dout_words_V_last_V_1_state  |  15|          3|    2|          6|
    |enc_ctrl_V_V_1_data_out      |   9|          2|   32|         64|
    |enc_ctrl_V_V_1_state         |  15|          3|    2|          6|
    |enc_ctrl_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 126|         26|   46|        103|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |din_words_V_data_V_1_sel_rd   |   1|   0|    1|          0|
    |din_words_V_data_V_1_state    |   2|   0|    2|          0|
    |din_words_V_last_V_1_sel_rd   |   1|   0|    1|          0|
    |din_words_V_last_V_1_state    |   2|   0|    2|          0|
    |dout_words_V_data_V_1_sel_rd  |   1|   0|    1|          0|
    |dout_words_V_data_V_1_state   |   2|   0|    2|          0|
    |dout_words_V_last_V_1_sel_rd  |   1|   0|    1|          0|
    |dout_words_V_last_V_1_state   |   2|   0|    2|          0|
    |enc_ctrl_V_V_1_payload_A      |  32|   0|   32|          0|
    |enc_ctrl_V_V_1_payload_B      |  32|   0|   32|          0|
    |enc_ctrl_V_V_1_sel_rd         |   1|   0|    1|          0|
    |enc_ctrl_V_V_1_sel_wr         |   1|   0|    1|          0|
    |enc_ctrl_V_V_1_state          |   2|   0|    2|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  82|   0|   82|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    config_encoder   | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |    config_encoder   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    config_encoder   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    config_encoder   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    config_encoder   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    config_encoder   | return value |
|enc_ctrl_V_V_TDATA   | out |   32|    axis    |     enc_ctrl_V_V    |    pointer   |
|enc_ctrl_V_V_TVALID  | out |    1|    axis    |     enc_ctrl_V_V    |    pointer   |
|enc_ctrl_V_V_TREADY  |  in |    1|    axis    |     enc_ctrl_V_V    |    pointer   |
|din_words_TDATA      | out |    8|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TREADY     |  in |    1|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TVALID     | out |    1|    axis    |  din_words_V_last_V |    pointer   |
|din_words_TLAST      | out |    1|    axis    |  din_words_V_last_V |    pointer   |
|dout_words_TDATA     | out |    8|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TREADY    |  in |    1|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TVALID    | out |    1|    axis    | dout_words_V_last_V |    pointer   |
|dout_words_TLAST     | out |    1|    axis    | dout_words_V_last_V |    pointer   |
+---------------------+-----+-----+------------+---------------------+--------------+

