,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/WalkerLau/DetectHumanFaces.git,2020-08-24 00:49:40+00:00,Real time face detection based on Arm Cortex-M3 DesignStart and FPGA,56,WalkerLau/DetectHumanFaces,289793148,Verilog,DetectHumanFaces,6435,171,2024-04-10 18:49:13+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/SocialistDalao/UltraMIPS_NSCSCC.git,2020-08-23 08:27:22+00:00,"UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.",21,SocialistDalao/UltraMIPS_NSCSCC,289645738,Verilog,UltraMIPS_NSCSCC,42058,101,2024-04-11 05:51:35+00:00,[],None
2,https://github.com/jerrylioon/Solutions-to-HDLbits-Verilog-sets.git,2020-08-14 06:01:05+00:00,Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page). ,28,jerrylioon/Solutions-to-HDLbits-Verilog-sets,287456282,Verilog,Solutions-to-HDLbits-Verilog-sets,65,77,2024-04-10 15:09:55+00:00,"['hdlbits', 'verilog']",None
3,https://github.com/qing-2/CPU.git,2020-08-22 08:38:30+00:00,单周期 8指令 MIPS32CPU,16,qing-2/CPU,289451584,Verilog,CPU,92168,76,2024-03-16 10:10:18+00:00,[],None
4,https://github.com/shivanishah269/risc-v-core.git,2020-08-26 15:03:31+00:00,This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover,41,shivanishah269/risc-v-core,290528140,Verilog,risc-v-core,4502,65,2024-03-02 10:17:35+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/nickson-jose/vsdstdcelldesign.git,2020-08-13 11:26:14+00:00,"This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow.",40,nickson-jose/vsdstdcelldesign,287260768,Verilog,vsdstdcelldesign,24765,57,2024-03-31 07:13:53+00:00,['vsd'],https://api.github.com/licenses/apache-2.0
6,https://github.com/WangXuan95/FPGA-SHA-Family.git,2020-09-01 13:19:48+00:00,Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。,13,WangXuan95/FPGA-SHA-Family,292003322,Verilog,FPGA-SHA-Family,161,53,2024-03-13 12:01:52+00:00,"['fpga', 'verilog', 'systemverilog', 'rtl', 'sha256', 'sha224', 'sha', 'sha1', 'sha384', 'sha512']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/OVGN/OpenIRV.git,2020-08-25 22:33:12+00:00,Open-source thermal camera project,8,OVGN/OpenIRV,290337842,Verilog,OpenIRV,11147,49,2024-03-19 06:42:29+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/techmexdev/fromthetransistor.git,2020-08-28 03:01:34+00:00,"From the Transistor to the Web Browser, a rough outline for a 12 week course.",5,techmexdev/fromthetransistor,290937145,Verilog,fromthetransistor,19033,46,2024-04-10 16:10:40+00:00,[],None
9,https://github.com/praharshapm/vsdmixedsignalflow.git,2020-08-08 19:50:20+00:00,"This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools.",17,praharshapm/vsdmixedsignalflow,286109754,Verilog,vsdmixedsignalflow,6103,40,2024-04-02 17:40:30+00:00,[],https://api.github.com/licenses/apache-2.0
10,https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX.git,2020-08-22 20:29:46+00:00,"MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX with Hard MIPI PHY. Gbps UVC Video Stream Over USB 3.0 with Cypress FX3, Currently WIP",21,circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX,289562207,Verilog,USB3_MIPI_CSI2_RX_V2_Crosslink_NX,174,39,2024-03-11 13:05:00+00:00,[],None
11,https://github.com/john9636/SortingNetwork.git,2020-08-10 12:41:35+00:00,Implement a bitonic sorting network on FPGA,9,john9636/SortingNetwork,286471827,Verilog,SortingNetwork,81,33,2024-03-19 02:55:58+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/puhitaku/nintendo-switch-i2s-to-spdif.git,2020-08-12 20:38:44+00:00,I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.,3,puhitaku/nintendo-switch-i2s-to-spdif,287110958,Verilog,nintendo-switch-i2s-to-spdif,3321,31,2024-02-28 06:58:37+00:00,[],
13,https://github.com/DaveBerkeley/serv_soc.git,2020-08-04 07:10:14+00:00,"SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.",8,DaveBerkeley/serv_soc,284904780,Verilog,serv_soc,43,30,2024-03-23 21:26:07+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/Tan-YiFan/DigitalLogic-Autumn2020.git,2020-08-22 13:33:53+00:00,复旦大学 数字逻辑与部件设计实验 2020秋,10,Tan-YiFan/DigitalLogic-Autumn2020,289493756,Verilog,DigitalLogic-Autumn2020,28832,29,2024-03-19 16:15:08+00:00,"['digital-circuit-design', 'systemverilog']",None
15,https://github.com/fluctlight001/cpu_for_nscscc2020.git,2020-08-24 15:08:16+00:00,2020龙芯杯个人赛 简易双发射60M（含ibuffer）,4,fluctlight001/cpu_for_nscscc2020,289961271,Verilog,cpu_for_nscscc2020,157,25,2024-04-02 16:26:28+00:00,[],None
16,https://github.com/SLink-Protocol/S-Link.git,2020-08-07 17:34:53+00:00,An Open Source Link Protocol and Controller,6,SLink-Protocol/S-Link,285886467,Verilog,S-Link,1069,22,2023-11-06 07:34:45+00:00,"['chiplets', 'protocol', 'asic', 'fpga', 'verilog', 'systemverilog']",https://api.github.com/licenses/mit
17,https://github.com/nmoroze/lemoncore.git,2020-08-29 19:29:27+00:00,Simple RISC-V processor for FPGAs :lemon: :robot:,0,nmoroze/lemoncore,291335907,Verilog,lemoncore,68,21,2023-12-05 18:54:03+00:00,[],None
18,https://github.com/geraked/verilog-rle.git,2020-07-30 09:45:05+00:00,Verilog Implementation of Run Length Encoding for RGB Image Compression,3,geraked/verilog-rle,283731845,Verilog,verilog-rle,12202,21,2024-04-10 21:41:36+00:00,"['verilog', 'fpga', 'ise', 'rle', 'rle-compression-algorithm', 'compression-algorithm', 'verilog-hdl', 'verilog-code', 'image-compression', 'matlab', 'fpga-programming', 'xilinx', 'xilinx-fpga', 'run-length-encoding', 'image-processing', 'geraked', 'rabist', 'student-project', 'yazd-university', 'computer-engineering']",https://api.github.com/licenses/mit
19,https://github.com/gatelabdavis/RANE.git,2020-08-07 19:17:18+00:00,,6,gatelabdavis/RANE,285904196,Verilog,RANE,8670,20,2024-01-18 04:34:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
20,https://github.com/lnis-uofu/JPEG_LS.git,2020-08-10 21:18:06+00:00,,6,lnis-uofu/JPEG_LS,286580794,Verilog,JPEG_LS,2718,20,2024-04-01 12:27:10+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/Gourav0486/AES-Core-engine-.git,2020-08-08 16:24:18+00:00,,6,Gourav0486/AES-Core-engine-,286078483,Verilog,AES-Core-engine-,9,20,2024-03-13 09:04:50+00:00,[],None
22,https://github.com/bradleyeckert/chad.git,2020-08-30 01:37:26+00:00,A self-hosting Forth for J1-style CPUs,4,bradleyeckert/chad,291378825,Verilog,chad,4850,19,2024-04-07 14:30:22+00:00,[],
23,https://github.com/tianxiaohuahua/FPGA-Robot.git,2020-07-31 00:13:41+00:00,使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的,3,tianxiaohuahua/FPGA-Robot,283902817,Verilog,FPGA-Robot,29663,17,2024-03-26 18:42:13+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/y-C-x/HDLBits_Solution.git,2020-08-06 14:39:21+00:00,My solution to the problem set on HDLBits.,3,y-C-x/HDLBits_Solution,285595076,Verilog,HDLBits_Solution,52,17,2024-04-10 01:59:53+00:00,"['verilog', 'hdl']",None
25,https://github.com/acmert/kyber-polmul-hw.git,2020-08-20 16:54:17+00:00,Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme,1,acmert/kyber-polmul-hw,289060989,Verilog,kyber-polmul-hw,488,16,2024-03-05 05:09:13+00:00,[],None
26,https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code.git,2020-08-07 18:15:45+00:00,本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。,1,sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code,285893734,Verilog,automatically-generate-Wallace-Tree-VerilogHDL-code,2839,15,2024-02-18 16:33:28+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/412910609/galvoMC.git,2020-08-04 07:06:40+00:00,1、XY2-100协议的解析；2、振镜X、Y电机脉冲的生成；3、编码器数据采集。,8,412910609/galvoMC,284904036,Verilog,galvoMC,242,14,2023-10-26 23:34:02+00:00,[],None
28,https://github.com/zdszx/Modexpowering3.git,2020-08-17 08:27:55+00:00,"a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier",4,zdszx/Modexpowering3,288125110,Verilog,Modexpowering3,5063,13,2024-03-15 09:58:39+00:00,[],None
29,https://github.com/basil2000/Modulator-Verilog-.git,2020-08-07 19:45:55+00:00,Implementation of BPSK QPSK ASK and FSK,0,basil2000/Modulator-Verilog-,285908697,Verilog,Modulator-Verilog-,666,12,2024-02-20 15:42:06+00:00,[],None
30,https://github.com/ultraembedded/core_ram_tester.git,2020-08-04 22:50:22+00:00,AXI-4 RAM Tester Component,2,ultraembedded/core_ram_tester,285118429,Verilog,core_ram_tester,14,12,2024-01-26 02:47:36+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog.git,2020-08-26 15:05:56+00:00,risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom,8,RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog,290528787,Verilog,RISC-V-CPU-Core-using-TL-Verilog,12851,11,2024-03-15 05:46:42+00:00,[],None
32,https://github.com/no2fpga/no2misc.git,2020-08-30 18:56:31+00:00,Misc utility FPGA cores,4,no2fpga/no2misc,291532843,Verilog,no2misc,65,11,2024-02-24 12:36:43+00:00,"['fpga', 'cores']",
33,https://github.com/Archit-halder/Viterbi-Algorithm.git,2020-08-12 13:54:15+00:00,"This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL. ",2,Archit-halder/Viterbi-Algorithm,287027133,Verilog,Viterbi-Algorithm,10,11,2024-02-28 09:40:22+00:00,[],None
34,https://github.com/no2fpga/no2e1.git,2020-08-30 19:06:34+00:00,Nitro E1 FPGA core,1,no2fpga/no2e1,291534379,Verilog,no2e1,56,10,2023-11-17 01:36:12+00:00,"['fpga', 'e1', 'telecom']",
35,https://github.com/tomverbeure/sidechan.git,2020-08-09 08:24:12+00:00,Side channel communication test within an FPGA,0,tomverbeure/sidechan,286196711,Verilog,sidechan,138,10,2022-11-21 08:54:20+00:00,[],None
36,https://github.com/wzd1360/composite-design.git,2020-08-26 14:17:00+00:00,仪科综合电子设计,2,wzd1360/composite-design,290516221,Verilog,composite-design,90069,10,2020-10-23 11:15:38+00:00,[],None
37,https://github.com/UzixLS/ncomputing-l230.git,2020-09-02 09:18:51+00:00,Ncomputing L230 reverse engineering,0,UzixLS/ncomputing-l230,292236286,Verilog,ncomputing-l230,10353,9,2023-09-01 17:06:19+00:00,"['fpga', 'pcb', 'thinclient', 'thinclients']",None
38,https://github.com/skmuduli92/HyperFuzzer.git,2020-07-30 09:31:32+00:00,,1,skmuduli92/HyperFuzzer,283728750,Verilog,HyperFuzzer,474,9,2024-03-25 12:31:43+00:00,[],
39,https://github.com/kuchynski/Ethercat-slave-ip-core.git,2020-09-01 20:30:16+00:00,,1,kuchynski/Ethercat-slave-ip-core,292101057,Verilog,Ethercat-slave-ip-core,52,9,2024-03-20 03:51:59+00:00,[],None
40,https://github.com/shahsaumya00/Floating-Point-Adder.git,2020-08-27 14:39:31+00:00,32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog,4,shahsaumya00/Floating-Point-Adder,290800447,Verilog,Floating-Point-Adder,31,8,2023-12-25 15:27:41+00:00,"['verilog', 'digital-design', 'ieee754', 'pipeline-framework']",https://api.github.com/licenses/mit
41,https://github.com/tarlaun/CORDIC.git,2020-08-07 06:48:50+00:00,Digital System Design Project - Spring 2020,1,tarlaun/CORDIC,285759077,Verilog,CORDIC,4446,8,2023-03-25 16:16:54+00:00,"['cordic', 'cordic-algorithm', 'verilog-project', 'xilinx-ise']",None
42,https://github.com/MiSTer-devel/Amstrad-PCW_MiSTer.git,2020-08-15 21:12:25+00:00,Amstrad PCW MiSTer core,8,MiSTer-devel/Amstrad-PCW_MiSTer,287825634,Verilog,Amstrad-PCW_MiSTer,3052,8,2022-06-02 15:03:18+00:00,[],None
43,https://github.com/uestcXJW/FIR_Filter.git,2020-08-12 07:29:04+00:00,"A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB ",4,uestcXJW/FIR_Filter,286946964,Verilog,FIR_Filter,13,8,2023-05-18 02:03:02+00:00,[],None
44,https://github.com/jianglinjieGD/multicycle-CPU.git,2020-09-01 08:08:02+00:00,MIPS多周期CPU,0,jianglinjieGD/multicycle-CPU,291936506,Verilog,multicycle-CPU,15,8,2023-12-26 08:21:19+00:00,[],None
45,https://github.com/redchenjs/clock_data_recovery_max10.git,2020-08-08 12:42:03+00:00,Clock Data Recovery | 時鐘數據恢復,1,redchenjs/clock_data_recovery_max10,286041083,Verilog,clock_data_recovery_max10,17,8,2024-02-29 09:31:18+00:00,"['clock', 'recovery', 'cdr', 'fpga', 'max10', 'bit']",None
46,https://github.com/flywang606/video_dma.git,2020-08-21 15:17:05+00:00,axi video dma ip in verilog,2,flywang606/video_dma,289300524,Verilog,video_dma,6,8,2022-05-25 07:10:37+00:00,[],None
47,https://github.com/marsohod4you/M02mini.git,2020-08-31 05:37:31+00:00,FPGA projects for M02mini MAX10 2K board,2,marsohod4you/M02mini,291624485,Verilog,M02mini,2119,7,2023-04-07 11:02:08+00:00,[],None
48,https://github.com/rschlaikjer/fpga-3-softcores.git,2020-08-24 02:19:52+00:00,"Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware",3,rschlaikjer/fpga-3-softcores,289806795,Verilog,fpga-3-softcores,10532,7,2024-01-14 20:46:54+00:00,"['fpga', 'risc-v', 'softcore', 'wishbone']",https://api.github.com/licenses/mit
49,https://github.com/JourneyBean/SCNU-FPGA-Curriculum-Design.git,2020-08-10 11:55:30+00:00,SCNU FPGA课程设计,1,JourneyBean/SCNU-FPGA-Curriculum-Design,286461635,Verilog,SCNU-FPGA-Curriculum-Design,16459,7,2023-04-12 16:36:00+00:00,[],None
50,https://github.com/ChrisPVille/h8-dumper.git,2020-08-27 02:46:06+00:00,Clock glitching FPGA-based ROM dumper for the H8/3292 and related mask ROM parts,1,ChrisPVille/h8-dumper,290657771,Verilog,h8-dumper,34319,6,2024-01-29 08:38:31+00:00,[],None
51,https://github.com/ultraembedded/ecpix5-test.git,2020-08-20 21:00:35+00:00,Test code / bitstreams for the LambdaConcept ECPIX-5 FPGA board,0,ultraembedded/ecpix5-test,289109772,Verilog,ecpix5-test,376,6,2022-03-18 00:38:15+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/grc5/VLSI_Project.git,2020-08-27 04:12:21+00:00,AHB-APB Bridge Design - Internship,5,grc5/VLSI_Project,290672663,Verilog,VLSI_Project,50041,6,2023-10-09 05:09:32+00:00,[],None
53,https://github.com/kalhorghazal/CORDIC-Vectoring-Mode.git,2020-08-17 14:17:33+00:00,"📐 CORDIC in Vectoring Mode, Computer Aided Design of Digital Systems course, University of Tehran",0,kalhorghazal/CORDIC-Vectoring-Mode,288199362,Verilog,CORDIC-Vectoring-Mode,4175,6,2024-04-01 13:05:58+00:00,"['pipeline', 'cordic-algorithm', 'cordic', 'verilog', 'python3', 'block-diagram', 'tcl-script', 'python-script']",None
54,https://github.com/Moh-Joshaghani/MIPS-based-Processor-.git,2020-08-08 23:40:15+00:00,"This is the project of the ""Advance Computer Architecture"" course",0,Moh-Joshaghani/MIPS-based-Processor-,286135828,Verilog,MIPS-based-Processor-,2707,6,2021-01-21 18:04:38+00:00,[],None
55,https://github.com/ultraembedded/orangecrab.git,2020-08-21 17:12:08+00:00,Test projects for the OrangeCrab ECP5 FPGA board,3,ultraembedded/orangecrab,289324115,Verilog,orangecrab,207,6,2022-05-12 15:20:25+00:00,[],https://api.github.com/licenses/apache-2.0
56,https://github.com/JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA.git,2020-09-02 07:13:19+00:00,"As the mechine learning techniques being widely implemented in social and industrial field, it gives higher request to the accuracy of recognition of objects’feature. Based on the high-speed performance of FPGA platform, the algorithm proposed in this paper aims to extract the imformation of the gesture, mainly the skin color and contours. Using ellipse model color space division and gaussian function weighting structure, the algorithm can perfectly realize the combination of skin color and contours, and filter the irrelevant imformation effectively",1,JohnsonZ-microe/Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,292207689,Verilog,Design-of-Real-time-Figure-Recognition-Algorithm-Based-on-FPGA,16528,6,2024-03-30 08:03:50+00:00,[],None
57,https://github.com/SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier.git,2020-09-02 12:32:50+00:00,DeBAM : Decoder Based Approximate multiplier for Low Power Applications ,3,SureshNambi/DeBAM_Decoder_based_Approximate_Multiplier,292277722,Verilog,DeBAM_Decoder_based_Approximate_Multiplier,9,5,2024-01-29 15:43:59+00:00,"['approximate-computing', 'approximate-multipliers', 'low-power', 'image-compression', 'image-sharpening', 'multiplication-algorithm', 'arithmetic']",https://api.github.com/licenses/mit
58,https://github.com/KwokhoTsui/MCU.git,2020-08-06 07:29:07+00:00,A 5-stage pipelined MIPS MCU design,0,KwokhoTsui/MCU,285503881,Verilog,MCU,2963,5,2023-05-30 07:07:21+00:00,"['mcu', 'vivado', 'fpga']",None
59,https://github.com/vipinkmenon/openNoC.git,2020-08-13 15:39:55+00:00,,1,vipinkmenon/openNoC,287318380,Verilog,openNoC,3,5,2024-03-29 10:58:20+00:00,[],None
60,https://github.com/Vishal1128/Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA.git,2020-08-14 07:36:26+00:00,Implementation of AES Algorithm on FPGA using Verilog. AES algorithm is a widely used cryptographic algorithm.,0,Vishal1128/Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA,287473136,Verilog,Advanced_Encryption_Standard_Algorithm_to_Encrypt_Data_on_FPGA,162,5,2023-09-11 01:16:27+00:00,[],None
61,https://github.com/strong-Ting/ICDC_2019_grad.git,2020-08-01 06:35:48+00:00,,8,strong-Ting/ICDC_2019_grad,284203119,Verilog,ICDC_2019_grad,29690,5,2024-01-17 10:22:45+00:00,[],None
62,https://github.com/Pavendhan-PAV/VLSI.git,2020-08-20 11:04:52+00:00,,0,Pavendhan-PAV/VLSI,288983399,Verilog,VLSI,3447,5,2021-01-21 09:33:05+00:00,[],None
63,https://github.com/rkrajnc/mandelbrot_fpga.git,2020-08-26 18:19:55+00:00,Mandelbrot set implemented on an FPGA,1,rkrajnc/mandelbrot_fpga,290572613,Verilog,mandelbrot_fpga,382,5,2022-11-03 06:58:38+00:00,[],https://api.github.com/licenses/gpl-3.0
64,https://github.com/easter-mips/nscscc2020.git,2020-08-24 11:54:07+00:00,,2,easter-mips/nscscc2020,289914126,Verilog,nscscc2020,71650,5,2023-05-30 09:25:18+00:00,[],None
65,https://github.com/zhang-xun/OpenCGRA.git,2020-09-01 16:44:01+00:00,Project repo for the coarse-grained reconfigurable architecture,1,zhang-xun/OpenCGRA,292053726,,OpenCGRA,361,5,2023-11-20 16:27:39+00:00,[],None
66,https://github.com/PaletiKrishnasai/VLSI_Practice.git,2020-08-12 05:28:38+00:00,work done as part of VLSI Design practice course,3,PaletiKrishnasai/VLSI_Practice,286924844,Verilog,VLSI_Practice,4508,5,2023-02-23 16:48:25+00:00,"['vlsi', 'verilog', 'xilinx', 'dadda-tree', 'array-multiplication', 'parity-generator', 'register', 'sklansky-adder', 'verilog-parser', 'wallace-tree-multiplier', 'ripple-carry-adder', 'recursive-doubling-cla']",https://api.github.com/licenses/mit
67,https://github.com/ShaoChiWu/Digital-Logic-Design.git,2020-08-24 14:57:48+00:00,Assignments for NTHU CS210201 Digital Logic Design,0,ShaoChiWu/Digital-Logic-Design,289958669,Verilog,Digital-Logic-Design,9096,4,2021-09-24 07:10:45+00:00,[],None
68,https://github.com/fanhanwei/RISC-V_CPU.git,2020-07-31 08:01:40+00:00, 5-staged pipeline RISC-V CPU by Verilog,1,fanhanwei/RISC-V_CPU,283978411,Verilog,RISC-V_CPU,32,4,2023-11-06 17:18:11+00:00,[],None
69,https://github.com/ZoRoronoa/MIPS_CPU.git,2020-08-03 03:52:12+00:00,WHU Computer Organization and Design homework,0,ZoRoronoa/MIPS_CPU,284597901,Verilog,MIPS_CPU,2107,4,2023-12-28 14:42:29+00:00,"['mips', 'whu', 'cpu']",None
70,https://github.com/anasvag575/FPGA-Verilog.git,2020-08-16 14:16:42+00:00,Projects implemented in Spartan3 and Spartan3e for the Digital Systems class,0,anasvag575/FPGA-Verilog,287957482,Verilog,FPGA-Verilog,3687,4,2024-01-21 00:54:17+00:00,"['vga-driver', 'spartan3-fpga', 'lcd-driver', 'uart', 'fpga-verilog']",https://api.github.com/licenses/gpl-3.0
71,https://github.com/antmicro/fastvdma-verilog-axi-in-axis-out.git,2020-08-13 07:27:40+00:00,,0,antmicro/fastvdma-verilog-axi-in-axis-out,287211090,Verilog,fastvdma-verilog-axi-in-axis-out,23,4,2023-08-24 18:17:13+00:00,[],None
72,https://github.com/f20170227/RISC-V-processor.git,2020-08-16 12:27:29+00:00,"Verilog Code of a 5 stage pipelined, 32 bit RISC V processor - M extension with some DSP instructions also.",0,f20170227/RISC-V-processor,287939298,Verilog,RISC-V-processor,35,4,2023-12-25 20:08:58+00:00,[],None
73,https://github.com/yasnakateb/PipelinedMIPS.git,2020-08-29 16:30:28+00:00,🔮 A 16-bit MIPS Processor Implementation in Verilog HDL,0,yasnakateb/PipelinedMIPS,291307695,Verilog,PipelinedMIPS,77,4,2024-03-12 03:27:37+00:00,"['cpu', 'mips-processor', 'mips', 'mips-pipeline', 'pipeline', 'iverilog', 'icarus-verilog', 'verilog', 'verilog-hdl']",None
74,https://github.com/nick-nuti/DE10-lite-Calculator.git,2020-07-31 18:50:04+00:00,Scientific calculator on Intel DE10-lite FPGA.,1,nick-nuti/DE10-lite-Calculator,284107396,Verilog,DE10-lite-Calculator,1719,4,2022-09-28 15:43:15+00:00,[],None
75,https://github.com/SaltyFishX/UARTCore.git,2020-08-18 03:23:13+00:00,"This Simple UART Core is capable of simple serial port communication and can be used for FPGA beginners to develop the serial port driver on the development board.If you need to do driver development, you only need to compile the files in the folder which is named Compiling file.",0,SaltyFishX/UARTCore,288344240,Verilog,UARTCore,482,4,2023-10-12 17:03:24+00:00,"['verilog', 'uart', 'ip']",None
76,https://github.com/Ishkhanants/verilog-alu-sqrt.git,2020-09-02 08:28:05+00:00,"Verilog description, a driver program for arithmetic logic unit for square root operation.",1,Ishkhanants/verilog-alu-sqrt,292224332,Verilog,verilog-alu-sqrt,1,4,2023-11-06 11:06:07+00:00,"['arithmetic-logic-unit', 'driver', 'square-root-calculator', 'verilog']",None
77,https://github.com/swift-fox/stupidly-simple-ml-accelerator.git,2020-08-20 06:10:39+00:00,A stupidly simple machine learning accelerator.,2,swift-fox/stupidly-simple-ml-accelerator,288921742,Verilog,stupidly-simple-ml-accelerator,3438,4,2024-03-17 08:04:56+00:00,[],None
78,https://github.com/shubham25121999/UART-Communication-on-FPGA.git,2020-08-10 15:00:47+00:00,UART Communication on FPGA via bluetooth using Verilog,0,shubham25121999/UART-Communication-on-FPGA,286505363,Verilog,UART-Communication-on-FPGA,14,3,2023-11-06 02:56:43+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/yezouagh/Verilog-Image-Processing.git,2020-08-08 00:52:06+00:00,Verilog Image Processing using xillinx vivado,0,yezouagh/Verilog-Image-Processing,285947152,Verilog,Verilog-Image-Processing,6652,3,2023-09-03 03:09:40+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/ranjan-yadav/TMDS-encoder-8b-10b.git,2020-08-30 18:11:46+00:00,"TMDS is a method for serially transmitting high-speed digital signals.  The “transition minimized” part is realized by the 8b/10b encoding algorithm used by TMDS, which is implemented here in digital logic.  This TMDS encoding is used in several digital communication interfaces, including the DVI and HDMI video interfaces.  It is important to note that this TMDS encoding was created by Silicon Image in 1999 and is not the same as the original 8b/10b encoding introduced by IBM in 1983.  The “differential signaling” part of the technique relates to the IO circuit and is not discussed in detail here.   The TMDS encoding algorithm reduces electromagnetic emissions, achieves DC balance on the wires, and still allows for reliable clock recovery.  The encoding seeks to minimize the transitions (thus reducing interference between channels) while still retaining frequent enough transitions for clock recovery.  By keeping the number of ones and zeros on the line nearly equal, the DC balance part of the encoding algorithm improves the noise margin.",0,ranjan-yadav/TMDS-encoder-8b-10b,291525744,Verilog,TMDS-encoder-8b-10b,119,3,2024-03-01 02:28:11+00:00,[],None
81,https://github.com/up-n-atom/Bandai2003.git,2020-08-27 20:15:44+00:00,Bandai 2003,1,up-n-atom/Bandai2003,290872566,Verilog,Bandai2003,47,3,2023-08-13 10:59:00+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/alirezasalemi7/FPU.git,2020-07-31 19:14:25+00:00,,0,alirezasalemi7/FPU,284111426,Verilog,FPU,3214,3,2024-03-29 19:41:07+00:00,[],None
83,https://github.com/111Atom111/maybe-riscv.git,2020-08-21 06:24:24+00:00,"A very easy implementation of risc-v,including five-stage version and tomasulo version. ",0,111Atom111/maybe-riscv,289194477,Verilog,maybe-riscv,26,3,2022-07-19 09:31:22+00:00,[],None
84,https://github.com/Sriku007/Sobel-Edge-Detection-Zedboard.git,2020-08-09 13:26:13+00:00,Implemented the convolution algorithm in Verilog HDL and displayed the edge detected image on an HDMI screen.,1,Sriku007/Sobel-Edge-Detection-Zedboard,286241992,Verilog,Sobel-Edge-Detection-Zedboard,17,3,2024-03-20 16:50:12+00:00,[],None
85,https://github.com/anonsum/DNNWeaver_Simulations.git,2020-08-17 12:07:33+00:00,Different DNNWeaver simulation setups,1,anonsum/DNNWeaver_Simulations,288170032,Verilog,DNNWeaver_Simulations,380662,3,2023-07-19 01:30:31+00:00,[],None
86,https://github.com/Belief997/lab-FPGA.git,2020-08-10 07:49:20+00:00,LAB: all FPGA PROJECT,1,Belief997/lab-FPGA,286410909,Verilog,lab-FPGA,32351,3,2021-05-29 20:08:38+00:00,[],None
87,https://github.com/alexey-asmodean/fpga-learn.git,2020-08-03 16:19:12+00:00,,0,alexey-asmodean/fpga-learn,284748458,Verilog,fpga-learn,50266,3,2022-11-12 20:14:31+00:00,[],None
88,https://github.com/rahul0805/DDR2_controller.git,2020-08-10 13:09:42+00:00,DDR2 RAM controller in verilog,0,rahul0805/DDR2_controller,286478483,Verilog,DDR2_controller,1390,3,2024-01-19 11:10:21+00:00,[],None
89,https://github.com/merledu/Shaheen.git,2020-08-27 09:58:01+00:00,A minimal System on a Chip (SoC) based on RISC-V compute which focuses on IoT domain.,0,merledu/Shaheen,290739805,Verilog,Shaheen,2705,3,2024-03-27 14:10:15+00:00,[],None
90,https://github.com/nfproc/TC-TERO.git,2020-08-26 09:13:07+00:00,TC-TERO: Three-path Configurable Transition Effect Ring Oscillator,1,nfproc/TC-TERO,290450180,Verilog,TC-TERO,547,3,2023-03-27 04:20:31+00:00,[],
91,https://github.com/Be1iefLi/PLD_2019_Intelligent_roof.git,2020-07-31 07:53:50+00:00,It's the verilog code for FPGA and micropython code for esp32 in sea board. This project was rewarded with a 2nd prize in 3rd National Undergraduate FPGA Innovation Competation.,1,Be1iefLi/PLD_2019_Intelligent_roof,283976856,Verilog,PLD_2019_Intelligent_roof,27,3,2022-10-26 13:42:35+00:00,[],None
92,https://github.com/Passant-Abdelgalil/SPI-Protocol.git,2020-08-05 20:05:55+00:00,SPI Module ( Verilog ),0,Passant-Abdelgalil/SPI-Protocol,285392703,Verilog,SPI-Protocol,78,3,2021-05-21 07:05:56+00:00,[],None
93,https://github.com/FIUSCIS-CDA/Flopr_32.git,2020-08-05 19:09:46+00:00,"32-bit register (not enabled), implemented using flip flops",1,FIUSCIS-CDA/Flopr_32,285381307,Verilog,Flopr_32,56,3,2022-05-23 17:44:30+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/Kyxie/CPU.git,2020-08-24 15:38:15+00:00,This is a RISC CPU verilog code @ June 2018,1,Kyxie/CPU,289968467,Verilog,CPU,16,3,2022-09-21 14:34:22+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/graphbuilder/BNN.git,2020-08-11 02:45:45+00:00,Binary Neural Network in Pytorch,1,graphbuilder/BNN,286629038,Verilog,BNN,3896,3,2023-04-10 13:21:12+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/abdulwadood97/spi_master.git,2020-08-03 08:46:17+00:00,"This repository contains SPI_master verilog code along with its testbench. The spi_master with single, dual and quad bus modes.",2,abdulwadood97/spi_master,284649097,Verilog,spi_master,18,3,2022-10-06 03:26:20+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/nusgart/uhdl_mister.git,2020-09-01 03:40:50+00:00,A port of the UHDL CADR project to the MiSTer.  Based off of https://tumbleweed.nu/r/uhdl and https://github.com/lisper/cpus-caddr.,0,nusgart/uhdl_mister,291888338,Verilog,uhdl_mister,592,3,2023-01-20 23:26:55+00:00,[],https://api.github.com/licenses/gpl-2.0
98,https://github.com/Null3rror/Modified-Non-Restoring-Square-Root.git,2020-08-10 02:09:44+00:00,Modified Non-Restoring Square Root in verilog,0,Null3rror/Modified-Non-Restoring-Square-Root,286354067,Verilog,Modified-Non-Restoring-Square-Root,19,3,2022-04-04 10:28:03+00:00,"['verilog', 'square-root', 'floating-point', 'synthesis']",None
99,https://github.com/mfkiwl/Pipelined-ALU.git,2020-08-10 10:38:04+00:00,"This module is a Verilog Implementation of a fully pipelined Arithmetic Logic Unit which is capable of performing all sorts of computations on Integers. The ARM 7 instruction set architecture is followed in the implementation which includes all of the standard operations with a control on weather to write the data back to register file, or not. It also takes care of the dependencies by using data forwarding methods. ",0,mfkiwl/Pipelined-ALU,286446641,,Pipelined-ALU,647,3,2024-03-01 01:31:41+00:00,[],None
100,https://github.com/zhuzhizhan/ufs.git,2020-08-19 10:00:34+00:00,Universal Flash Storage,2,zhuzhizhan/ufs,288696500,Verilog,ufs,19268,3,2024-01-05 13:06:50+00:00,[],
101,https://github.com/xiaocheng113/FPGA-FPU-on-ESP32.git,2020-08-02 08:14:42+00:00,FPGA-FPU-on-ESP32-using-Vivado,2,xiaocheng113/FPGA-FPU-on-ESP32,284419945,Verilog,FPGA-FPU-on-ESP32,16441,2,2023-02-23 11:42:44+00:00,[],None
102,https://github.com/HartnettMatt/FPGA-Design.git,2020-08-27 21:48:57+00:00,"Matt's work for ECEN 3002, FPGA/VSLI Design. Written in Verilog for the DE-10 Standard board with the CycloneV FPGA.",0,HartnettMatt/FPGA-Design,290889068,Verilog,FPGA-Design,188145,2,2022-02-23 21:59:02+00:00,[],None
103,https://github.com/antmicro/mmcm-drp.git,2020-08-13 07:27:08+00:00,,0,antmicro/mmcm-drp,287210973,Verilog,mmcm-drp,7,2,2021-02-16 11:52:21+00:00,[],None
104,https://github.com/ggrummer/Starlite.git,2020-08-11 20:08:02+00:00,6 and 8-point stars using an FPGA to produce numerous patterns via a simple instruction set.,1,ggrummer/Starlite,286838056,Verilog,Starlite,16017,2,2021-12-13 19:02:26+00:00,[],https://api.github.com/licenses/mit
105,https://github.com/CRH380AN-0206/led-and-multiple.git,2020-08-24 11:54:58+00:00,,0,CRH380AN-0206/led-and-multiple,289914318,Verilog,led-and-multiple,7,2,2020-09-07 14:33:15+00:00,[],None
106,https://github.com/rjs18/Verilog-Projects.git,2020-08-06 19:11:54+00:00,Verilog Project for a Vending Machine,1,rjs18/Verilog-Projects,285651135,Verilog,Verilog-Projects,5,2,2022-07-15 13:36:18+00:00,[],None
107,https://github.com/Purdue-SoCET/AFTx05_Public.git,2020-08-03 03:13:12+00:00,,1,Purdue-SoCET/AFTx05_Public,284591864,Verilog,AFTx05_Public,2791,2,2022-07-07 05:47:47+00:00,[],https://api.github.com/licenses/apache-2.0
108,https://github.com/wamikamalik/EE2026-Vivado-project.git,2020-08-17 05:59:57+00:00,"Uses FPGA, PMOD mic and oled",1,wamikamalik/EE2026-Vivado-project,288096125,Verilog,EE2026-Vivado-project,36628,2,2021-03-27 12:48:20+00:00,[],None
109,https://github.com/asalik13/Content-Addressable-Parallel-Processors.git,2020-08-29 13:55:46+00:00,,3,asalik13/Content-Addressable-Parallel-Processors,291281062,Verilog,Content-Addressable-Parallel-Processors,59798,2,2021-10-12 03:00:57+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/nitheeshkumar17/Basic_Digital_Design_Blocks.git,2020-08-01 13:38:39+00:00,,0,nitheeshkumar17/Basic_Digital_Design_Blocks,284266988,Verilog,Basic_Digital_Design_Blocks,601,2,2020-08-30 13:32:41+00:00,[],https://api.github.com/licenses/mit
111,https://github.com/josh-macfie/VerilogDoubleDabble.git,2020-08-09 18:51:45+00:00,Use the double dabble algorithm in verilog to convert binary to BCD.,1,josh-macfie/VerilogDoubleDabble,286297923,Verilog,VerilogDoubleDabble,7,2,2022-01-17 10:42:18+00:00,[],None
112,https://github.com/ravikumar314/Image-Processing-using-Verilog.git,2020-08-26 08:03:51+00:00,Image enhancement on .bitmap image using verilog.,0,ravikumar314/Image-Processing-using-Verilog,290434698,Verilog,Image-Processing-using-Verilog,95,2,2022-10-12 09:06:11+00:00,[],
113,https://github.com/fm4dd/pmod-7seg9.git,2020-08-06 02:20:37+00:00,Single-row PMOD with nine multiplexed seven-segment LED digits.,0,fm4dd/pmod-7seg9,285452017,Verilog,pmod-7seg9,9950,2,2023-11-12 15:09:32+00:00,"['fpga', 'pmod', 'verilog', 'kicad', 'pcb', 'tm1640']",
114,https://github.com/armanhafizi/ComputerArchitecture-WashingMachine.git,2020-08-12 00:34:40+00:00,,0,armanhafizi/ComputerArchitecture-WashingMachine,286877941,Verilog,ComputerArchitecture-WashingMachine,3,2,2022-02-15 10:40:18+00:00,[],None
115,https://github.com/NZqian/CPU.git,2020-08-18 15:45:27+00:00,,0,NZqian/CPU,288497950,Verilog,CPU,31,2,2021-09-25 12:30:06+00:00,[],None
116,https://github.com/avelanarius/gpu2d.git,2020-07-30 23:52:11+00:00,,0,avelanarius/gpu2d,283900023,Verilog,gpu2d,19,2,2023-10-16 14:17:30+00:00,[],None
117,https://github.com/QianfengClarkShen/xilinx_fpga_utils.git,2020-08-03 18:05:41+00:00,my utility IP cores for Xilinx FPGAs,1,QianfengClarkShen/xilinx_fpga_utils,284771876,Verilog,xilinx_fpga_utils,15,2,2023-09-29 09:03:25+00:00,[],None
118,https://github.com/MionaSHEN/Staircase-Mapping-S.git,2020-08-27 11:25:18+00:00,A terrible Python implementation of [Staircase Mapping](https://dl.acm.org/doi/10.1145/3287624.3287672)  (A Staircase Structure for Scalable and Efficient Synthesis of Memristor-Aided Logic),0,MionaSHEN/Staircase-Mapping-S,290756813,Verilog,Staircase-Mapping-S,654,2,2023-04-24 01:16:08+00:00,[],https://api.github.com/licenses/mit
119,https://github.com/drshotyou/ComputerOrganization.git,2020-07-30 10:52:52+00:00,,0,drshotyou/ComputerOrganization,283746419,Verilog,ComputerOrganization,963,2,2022-09-26 06:55:15+00:00,[],None
120,https://github.com/fengq1a0/MiniMIPS32s.git,2020-07-31 14:39:19+00:00,牙膏厂天津分厂出品,0,fengq1a0/MiniMIPS32s,284057881,Verilog,MiniMIPS32s,58,2,2024-03-07 16:07:05+00:00,[],None
121,https://github.com/Saadia-Hassan/Types-of-Verification-Using-SRAM.git,2020-07-30 15:55:17+00:00,This repo contains golden vector and randomization testbenches for SRAM module. ,2,Saadia-Hassan/Types-of-Verification-Using-SRAM,283817364,Verilog,Types-of-Verification-Using-SRAM,8,2,2023-08-07 07:02:12+00:00,"['verilog-hdl', 'verilog-project', 'verification-methodologies', 'sram', 'testbenches', 'vlsi-design']",None
122,https://github.com/thiemchu/dram-arty-a7.git,2020-08-12 21:17:52+00:00,,6,thiemchu/dram-arty-a7,287117317,Verilog,dram-arty-a7,52,2,2023-04-11 12:17:09+00:00,[],None
123,https://github.com/scottcs2/Pair-HMM-hardware-accelerator.git,2020-08-10 22:32:01+00:00,RTL design for a hardware accelerator for Pairwise Hidden Markov Models. Specifically accelerates the forward algorithm.,0,scottcs2/Pair-HMM-hardware-accelerator,286591574,Verilog,Pair-HMM-hardware-accelerator,3607,2,2022-09-04 03:02:53+00:00,[],None
124,https://github.com/liuqiang-bit/Driver-Fatigue-Monitoring-eyetrack-.git,2020-08-01 12:56:11+00:00,本科毕业设计,0,liuqiang-bit/Driver-Fatigue-Monitoring-eyetrack-,284260016,Verilog,Driver-Fatigue-Monitoring-eyetrack-,69320,2,2024-03-08 12:49:16+00:00,[],None
125,https://github.com/sharma18b/VerilogCodes.git,2020-08-06 09:48:00+00:00,Verilog assignments ,0,sharma18b/VerilogCodes,285533518,Verilog,VerilogCodes,245,2,2022-05-23 01:05:01+00:00,[],None
126,https://github.com/livebinary/Image-Denoising.git,2020-08-16 10:26:56+00:00,This Contains Verilog Code for Image Denoising using Median Filtering,2,livebinary/Image-Denoising,287921318,Verilog,Image-Denoising,4,2,2024-01-17 07:32:05+00:00,[],None
127,https://github.com/nietzhuang/2017-CIC-Contest---Distance-Transform.git,2020-08-20 09:51:24+00:00,2017 CIC contest preliminary topic,0,nietzhuang/2017-CIC-Contest---Distance-Transform,288968376,Verilog,2017-CIC-Contest---Distance-Transform,1805,2,2023-08-11 14:03:03+00:00,[],None
128,https://github.com/benreynwar/202008_cocotb_presentation.git,2020-08-04 01:30:30+00:00,,0,benreynwar/202008_cocotb_presentation,284846721,Verilog,202008_cocotb_presentation,6,2,2022-01-25 23:46:46+00:00,[],None
129,https://github.com/DeamonYang/M3SOC_GPIO_UART.git,2020-07-31 09:32:34+00:00,在arm m3内核外挂一个gpio模块和uart模块，利用ahb_lite总线连接，该工程在黑金FPGA开发板AX1025上测试成功,5,DeamonYang/M3SOC_GPIO_UART,283996585,,M3SOC_GPIO_UART,1058,2,2024-04-02 03:52:06+00:00,[],None
130,https://github.com/CartonSta/ECE550-Tetris-Game.git,2020-08-09 14:54:22+00:00,Duke ECE550: 3 Checkpoints and Final Project,0,CartonSta/ECE550-Tetris-Game,286257940,,ECE550-Tetris-Game,78050,2,2021-11-18 20:27:29+00:00,[],None
131,https://github.com/mfkiwl/phased-array-Mux-FPGA.git,2020-08-18 14:46:37+00:00,Verilog 93 implementation of a special multiplexer for use in phased arrays ,0,mfkiwl/phased-array-Mux-FPGA,288483413,,phased-array-Mux-FPGA,10,2,2024-03-13 00:56:04+00:00,[],https://api.github.com/licenses/mpl-2.0
132,https://github.com/sujoyyyy/VLSI.git,2020-08-07 12:57:58+00:00,Lab work for VLSI for computer science. It formalizes the notion of hierarchical design of Integrated Circuits and abstracts the notion of design of integrated circuits.,0,sujoyyyy/VLSI,285829714,Verilog,VLSI,7003,2,2023-02-14 20:24:55+00:00,"['magic', 'vlsi-circuits', 'cmos', 'simulation', 'spice-simulation', 'verilog', 'xilinx']",None
133,https://github.com/strong-Ting/ICDC_2020_grad.git,2020-08-16 10:08:19+00:00,,4,strong-Ting/ICDC_2020_grad,287918461,Verilog,ICDC_2020_grad,6093,2,2023-05-12 16:36:55+00:00,[],None
134,https://github.com/azarmadr/pci-core.git,2020-08-07 10:18:34+00:00,,0,azarmadr/pci-core,285800409,Verilog,pci-core,2316,2,2023-05-17 05:02:15+00:00,[],None
135,https://github.com/Sparkles-Qemu/qemu_systemc_with_cnn_processor.git,2020-08-25 19:57:50+00:00,,0,Sparkles-Qemu/qemu_systemc_with_cnn_processor,290310680,Verilog,qemu_systemc_with_cnn_processor,2547,2,2023-09-07 10:47:48+00:00,[],None
136,https://github.com/Passant-Abdelgalil/Carry-Select-Adder-Module.git,2020-08-07 22:06:27+00:00,an arithmetic combinational logic circuit which adds two N-bit numbers and outputs their N-bit binary sum and a 1-bit carry ,0,Passant-Abdelgalil/Carry-Select-Adder-Module,285928764,Verilog,Carry-Select-Adder-Module,6,2,2023-11-20 07:33:47+00:00,[],None
137,https://github.com/FIUSCIS-CDA/CPU_Pipelined.git,2020-08-05 12:00:26+00:00,Pipelined MIPS CPU,2,FIUSCIS-CDA/CPU_Pipelined,285275175,Verilog,CPU_Pipelined,1008,2,2023-01-17 12:31:09+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/TroddenSpade/mis.git,2020-08-02 09:05:32+00:00,,0,TroddenSpade/mis,284427264,Verilog,mis,3,1,2023-01-16 06:16:02+00:00,[],None
139,https://github.com/christopher3108/Simple-64-bit-SlidePlatform-Game.git,2020-08-22 12:50:39+00:00,,0,christopher3108/Simple-64-bit-SlidePlatform-Game,289486907,Verilog,Simple-64-bit-SlidePlatform-Game,26312,1,2020-08-22 12:57:28+00:00,[],None
140,https://github.com/MoMorZ/Course.git,2020-08-29 16:00:21+00:00,SYSU CS 2017级课程,0,MoMorZ/Course,291302632,Verilog,Course,2610,1,2022-07-23 07:53:51+00:00,[],None
141,https://github.com/bulicp/mul8s_1KR6.git,2020-08-29 20:36:34+00:00,,0,bulicp/mul8s_1KR6,291345244,Verilog,mul8s_1KR6,4,1,2021-05-13 23:09:18+00:00,[],None
142,https://github.com/ashokn414/traffic_light_controller.git,2020-08-18 06:03:25+00:00,Verilog Implementation of Traffic-light-controller,0,ashokn414/traffic_light_controller,288369216,Verilog,traffic_light_controller,3,1,2021-01-27 23:55:21+00:00,[],https://api.github.com/licenses/mit
143,https://github.com/Nkyoku/phoenix-firmware.git,2020-08-23 14:37:43+00:00,Firmware for phoenix-pcb,4,Nkyoku/phoenix-firmware,289704056,Verilog,phoenix-firmware,19501,1,2022-11-02 12:33:24+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/ShaoChiWu/Pac-Man.git,2020-08-26 14:14:23+00:00,Final Project for NTHU CS 210401 Hardware Design and Lab,0,ShaoChiWu/Pac-Man,290515516,Verilog,Pac-Man,263,1,2020-09-12 05:36:56+00:00,[],None
145,https://github.com/huangchink/CNN.git,2020-08-27 06:51:50+00:00,,0,huangchink/CNN,290699676,Verilog,CNN,5011,1,2022-03-02 03:58:25+00:00,[],None
146,https://github.com/BenjiaH/FPGA_VerilogHDL.git,2020-08-06 04:21:07+00:00,FPGA工程仓库,0,BenjiaH/FPGA_VerilogHDL,285472069,Verilog,FPGA_VerilogHDL,17450,1,2022-06-08 16:02:48+00:00,"['fpga', 'verilog']",None
147,https://github.com/armanhafizi/DigitalSystemDesignLab-Assignments.git,2020-08-12 00:43:30+00:00,,0,armanhafizi/DigitalSystemDesignLab-Assignments,286879265,Verilog,DigitalSystemDesignLab-Assignments,4,1,2020-08-12 00:44:11+00:00,[],None
148,https://github.com/strong-Ting/ICDC_2016_grad.git,2020-08-24 06:12:09+00:00,,4,strong-Ting/ICDC_2016_grad,289843488,Verilog,ICDC_2016_grad,9166,1,2024-02-22 09:14:23+00:00,[],None
149,https://github.com/MihirShri/VLSI-Lab.git,2020-08-10 03:51:26+00:00,This repository contains various experiments performed as part of the VLSI Lab,0,MihirShri/VLSI-Lab,286370301,Verilog,VLSI-Lab,2805,1,2021-01-25 08:08:14+00:00,[],None
150,https://github.com/ItsRico/Sobel-Operator-.git,2020-08-01 20:51:21+00:00,,0,ItsRico/Sobel-Operator-,284336888,Verilog,Sobel-Operator-,5666,1,2021-05-16 01:29:01+00:00,[],None
151,https://github.com/apoorvsingh2000/2s-compliment.git,2020-08-31 09:33:33+00:00,Converts a binary to it's 2's compliment. Works for a  sample data till now.,0,apoorvsingh2000/2s-compliment,291673343,Verilog,2s-compliment,0,1,2020-08-31 09:53:15+00:00,[],None
152,https://github.com/shawshank96/Simple-D-flip-flops-.git,2020-08-27 01:22:23+00:00,Basic D-flip flops,0,shawshank96/Simple-D-flip-flops-,290642771,Verilog,Simple-D-flip-flops-,16,1,2021-11-28 10:52:38+00:00,[],None
153,https://github.com/Dakshay-S/8-Bit-Processor-in-VHDL.git,2020-07-30 08:14:57+00:00,VHDL(Verilog Hardware Description Language) is a programming language using which one can simulate hardware circuits,0,Dakshay-S/8-Bit-Processor-in-VHDL,283710929,Verilog,8-Bit-Processor-in-VHDL,100,1,2023-04-11 15:31:03+00:00,"['microprocessor', '8-bit', 'verilog', 'hdl', 'vhdl', 'add', 'sub', 'bitwise-or', 'bitwise-and', 'alu', 'controller', 'multiplexer', 'mux', 'program-counter', 'risc']",None
154,https://github.com/menna15/Carry-Select-Adder.git,2020-08-09 18:24:40+00:00,A carry select adder is an arithmetic combinational logic circuit which adds two N- bit binary numbers and outputs their N-bit binary sum and a 1-bit carry.,1,menna15/Carry-Select-Adder,286293699,Verilog,Carry-Select-Adder,217,1,2023-11-20 03:52:41+00:00,"['adder', 'logic-design', 'digital-design', 'verilog']",https://api.github.com/licenses/gpl-3.0
155,https://github.com/tushartrip/MIPS32-Pipelined-Processor.git,2020-08-21 16:49:04+00:00,A 32 Bit MIPS Processor using RISC architecture and Pipelining Concept,0,tushartrip/MIPS32-Pipelined-Processor,289319492,Verilog,MIPS32-Pipelined-Processor,804,1,2024-01-28 09:21:38+00:00,[],None
156,https://github.com/RohanSeam/Six-Instruction-Processor.git,2020-08-25 00:55:34+00:00,"Implemented Control Unit, Datapath, ALU, Registers, Finite State Machine, and other components in System Verilog. Included basic operations such as add, subtract, XOR, bitwise OR, and bitwise AND. ",0,RohanSeam/Six-Instruction-Processor,290075366,Verilog,Six-Instruction-Processor,9075,1,2020-09-20 06:02:56+00:00,[],None
157,https://github.com/Sriku007/Verilog-CORDIC.git,2020-08-11 07:39:51+00:00,COordinate Rotation DIgital Computer Algorithm- a hardware efficient iterative method which uses rotations to calculate trignometic functions.,0,Sriku007/Verilog-CORDIC,286678386,Verilog,Verilog-CORDIC,5,1,2021-05-13 21:42:11+00:00,[],None
158,https://github.com/AlishKanani/Vending-Machine.git,2020-08-16 17:46:55+00:00,,0,AlishKanani/Vending-Machine,287994858,Verilog,Vending-Machine,215,1,2020-10-11 11:45:24+00:00,[],None
159,https://github.com/haha12138138/NM6001.git,2020-08-12 14:06:32+00:00,,0,haha12138138/NM6001,287030096,Verilog,NM6001,8,1,2021-01-14 12:16:52+00:00,[],None
160,https://github.com/Sai-Santosh-99/ReconfigPHY.git,2020-08-08 16:29:22+00:00,Source Code for Reconfigurable & Intelligent Wireless Physical Layer (PHY),1,Sai-Santosh-99/ReconfigPHY,286079246,Verilog,ReconfigPHY,15849,1,2022-05-24 09:29:28+00:00,[],None
161,https://github.com/lei-x-a/-filtering-algorithm.git,2020-08-02 10:54:17+00:00,"The on-board ADC is used to collect the signal and output the binary sequence in serial. After the serial to parallel code function, the binary data is input to the filter module in parallel. The low-pass FIR filtering algorithm is used to process the binary data. Finally, the processed binary data is output to analog through digital to analog conversion to generate waveform",0,lei-x-a/-filtering-algorithm,284442914,Verilog,-filtering-algorithm,29889,1,2021-07-13 07:05:29+00:00,[],None
162,https://github.com/armanhafizi/DigitalSystemDesign-Assignments.git,2020-08-12 00:50:12+00:00,,0,armanhafizi/DigitalSystemDesign-Assignments,286880194,Verilog,DigitalSystemDesign-Assignments,8,1,2020-08-12 00:51:31+00:00,[],None
163,https://github.com/brown9804/NexysDDR4-RISC-V_picorv32.git,2020-08-31 21:27:04+00:00,"Using VIVADO, Nexys DDR 4 board with RISC-V PicoRV32 CPU",3,brown9804/NexysDDR4-RISC-V_picorv32,291828322,Verilog,NexysDDR4-RISC-V_picorv32,89105,1,2024-02-22 09:50:39+00:00,"['vivado', 'risc-v', 'picorv32', 'nexys4ddr']",https://api.github.com/licenses/apache-2.0
164,https://github.com/mfkiwl/Clock-GPS-Sync-FPGA.git,2020-07-30 22:37:37+00:00,This code produces a clock output that is synchronized with a GPS connection.,0,mfkiwl/Clock-GPS-Sync-FPGA,283890287,,Clock-GPS-Sync-FPGA,36,1,2024-03-11 02:41:34+00:00,[],None
165,https://github.com/alinanto/VerilogTutorial.git,2020-08-30 05:08:31+00:00,,0,alinanto/VerilogTutorial,291404189,Verilog,VerilogTutorial,448,1,2020-10-03 10:33:58+00:00,[],None
166,https://github.com/MaheenAnees/Single-Cycle-RISCV-Processor.git,2020-08-21 17:53:31+00:00,This repository is created to build a single cycle processor and converting it to a 5-stage pipelined processor capable of executing a bubble sort program.,1,MaheenAnees/Single-Cycle-RISCV-Processor,289331965,Verilog,Single-Cycle-RISCV-Processor,9,1,2022-09-16 06:29:40+00:00,"['risc-v', 'pipelined-processors', 'single-cycle-processor', 'computer-architecture', 'verilog']",None
167,https://github.com/kritirais/VLSI.git,2020-08-29 14:49:11+00:00,,0,kritirais/VLSI,291290499,Verilog,VLSI,1123,1,2022-07-01 18:05:35+00:00,[],None
168,https://github.com/jackkoenig/verilator-fatal-issue.git,2020-09-01 22:46:55+00:00,,0,jackkoenig/verilator-fatal-issue,292123784,Verilog,verilator-fatal-issue,674,1,2020-09-02 00:37:44+00:00,[],https://api.github.com/licenses/apache-2.0
169,https://github.com/hanisahnoh/Pattern-Recognition-Neural-Network---Verilog.git,2020-08-18 12:52:04+00:00,ONGOING WORK - this file contains the verilog code of Pattern recognition neural network for AD detection. created from matlab simulink HDL coder 3.8,0,hanisahnoh/Pattern-Recognition-Neural-Network---Verilog,288455057,Verilog,Pattern-Recognition-Neural-Network---Verilog,435,1,2021-06-23 06:19:22+00:00,[],None
170,https://github.com/source-droid/Verilog-Code-for-free-running-binary-counter.git,2020-08-20 06:30:09+00:00,,0,source-droid/Verilog-Code-for-free-running-binary-counter,288925542,Verilog,Verilog-Code-for-free-running-binary-counter,1,1,2022-05-23 03:59:44+00:00,[],None
171,https://github.com/KKZ20/CPU_verilog.git,2020-08-27 12:35:27+00:00,计算机组成原理31条指令CPU和54条指令CPU实现，verilog。,0,KKZ20/CPU_verilog,290770868,Verilog,CPU_verilog,17,1,2023-07-11 02:14:49+00:00,[],None
172,https://github.com/bulicp/QLM_w4q2.git,2020-08-29 20:38:18+00:00,,0,bulicp/QLM_w4q2,291345471,Verilog,QLM_w4q2,3,1,2021-05-13 23:07:11+00:00,[],None
173,https://github.com/ChinaNuke/myrisc-v.git,2020-08-19 01:12:49+00:00,系统软件综合设计,0,ChinaNuke/myrisc-v,288600341,Verilog,myrisc-v,144,1,2020-10-27 02:29:34+00:00,[],https://api.github.com/licenses/mit
174,https://github.com/sarveshvhawal007/Real-time-Digital-Image-Processor.git,2020-08-14 09:11:19+00:00,,0,sarveshvhawal007/Real-time-Digital-Image-Processor,287492200,Verilog,Real-time-Digital-Image-Processor,10575,1,2020-08-16 04:16:06+00:00,[],None
175,https://github.com/Jaideep1099/4in1-Modulator-in-Verilog.git,2020-08-07 19:23:59+00:00,"Verilog implementation of a Four(QPSK, BPSK, ASK, FSK) in one Modulator",1,Jaideep1099/4in1-Modulator-in-Verilog,285905267,Verilog,4in1-Modulator-in-Verilog,562,1,2022-03-23 05:22:38+00:00,[],None
176,https://github.com/mtrbpr/basic-arm-verilog.git,2020-08-30 10:24:51+00:00,Basic ARM Micro Controller Verilog hardware description,0,mtrbpr/basic-arm-verilog,291447848,Verilog,basic-arm-verilog,868,1,2022-03-15 12:13:28+00:00,[],None
177,https://github.com/bulicp/MITCH_TRUNC_W5.git,2020-08-29 20:35:48+00:00,,0,bulicp/MITCH_TRUNC_W5,291345152,Verilog,MITCH_TRUNC_W5,4,1,2021-05-13 23:10:07+00:00,[],None
178,https://github.com/KimWI/jtbubl.git,2020-08-14 20:32:06+00:00,Bubble Bobble arcade compatible verilog core for FPGA,7,KimWI/jtbubl,287619057,,jtbubl,8093,1,2024-01-10 17:33:06+00:00,[],https://api.github.com/licenses/gpl-3.0
179,https://github.com/source-droid/JK-flip-flop.git,2020-08-20 07:39:29+00:00,,0,source-droid/JK-flip-flop,288939663,Verilog,JK-flip-flop,0,1,2022-05-23 03:59:42+00:00,[],None
180,https://github.com/bulicp/mul8s_1L2H.git,2020-08-29 20:37:04+00:00,,0,bulicp/mul8s_1L2H,291345315,Verilog,mul8s_1L2H,4,1,2021-05-13 23:08:26+00:00,[],None
181,https://github.com/comrade-mid/Signal-Generator.git,2020-08-29 21:18:26+00:00,"Signal Generator, will not function due to file open function necessary to grab Sin wave function",0,comrade-mid/Signal-Generator,291350730,Verilog,Signal-Generator,20,1,2023-01-28 13:04:01+00:00,[],None
182,https://github.com/ColinPollard/ECE3710.git,2020-09-01 21:44:50+00:00,"Physical Pong: A final design project designed for Alterra FPGAs that implements a custom CPU and assembler, and uses these to create a Pong game that displays on a custom 3D-printed paddle and ball gameboard run by stepper motors.",0,ColinPollard/ECE3710,292114097,Verilog,ECE3710,5762,1,2020-12-15 01:37:41+00:00,[],None
183,https://github.com/SoniGarima/32-Bit-Adders.git,2020-08-19 12:01:12+00:00,"Fast 32 bit adders - Carry look ahead, Carry Select , Carry skip  and prefix adders.",1,SoniGarima/32-Bit-Adders,288720052,Verilog,32-Bit-Adders,7,1,2021-11-06 17:28:48+00:00,[],None
184,https://github.com/abdurrahmanmohammad/CS147-Computer-Architecture.git,2020-08-24 05:47:32+00:00,Computer Architecture,1,abdurrahmanmohammad/CS147-Computer-Architecture,289839376,Verilog,CS147-Computer-Architecture,5832,1,2021-01-18 02:01:55+00:00,[],None
185,https://github.com/PaulZC/XLR8_HDMI_Test_Pattern_XB.git,2020-08-11 13:35:19+00:00,An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a simple HDMI Test Pattern,0,PaulZC/XLR8_HDMI_Test_Pattern_XB,286753511,Verilog,XLR8_HDMI_Test_Pattern_XB,25666,1,2022-10-01 09:05:09+00:00,[],
186,https://github.com/markpudd/criscv-hw.git,2020-08-16 08:32:21+00:00,Synthesizable RISC-V verilog,0,markpudd/criscv-hw,287904571,Verilog,criscv-hw,285,1,2023-10-18 23:24:18+00:00,[],https://api.github.com/licenses/apache-2.0
187,https://github.com/JagrutJadhav/FPGA_Spartan6_Programs.git,2020-08-31 04:54:26+00:00,FPGA programs used for practice on Xilinx spartan 6 board.,0,JagrutJadhav/FPGA_Spartan6_Programs,291617975,Verilog,FPGA_Spartan6_Programs,3506,1,2021-05-31 18:42:33+00:00,[],None
188,https://github.com/snusun/201901-LogicDisign.git,2020-08-03 14:03:35+00:00,2019-1 이재욱교수님 논리설계,0,snusun/201901-LogicDisign,284715891,Verilog,201901-LogicDisign,21376,1,2021-12-01 01:06:18+00:00,[],None
189,https://github.com/EatingKeyboard/MAX10M08-nios2.git,2020-08-12 13:03:27+00:00,max10m08 with nios2,0,EatingKeyboard/MAX10M08-nios2,287015411,Verilog,MAX10M08-nios2,3798,1,2020-08-13 16:34:49+00:00,[],https://api.github.com/licenses/mit
190,https://github.com/FIUSCIS-CDA/CPU_MultiCycle.git,2020-08-05 11:59:52+00:00,Multi-Cycle MIPS CPU,3,FIUSCIS-CDA/CPU_MultiCycle,285275048,Verilog,CPU_MultiCycle,473,1,2024-01-09 23:26:01+00:00,[],https://api.github.com/licenses/mit
191,https://github.com/Ruchikasharma0205/sobel-edge-detection.git,2020-08-16 11:07:16+00:00,The code is in verilog.,0,Ruchikasharma0205/sobel-edge-detection,287927257,Verilog,sobel-edge-detection,2,1,2024-03-20 16:50:12+00:00,[],None
192,https://github.com/rajivbishwokarma/fuzzy_controller_SG_Verilog.git,2020-08-30 08:44:50+00:00,,0,rajivbishwokarma/fuzzy_controller_SG_Verilog,291432945,Verilog,fuzzy_controller_SG_Verilog,13,1,2023-02-02 15:53:00+00:00,[],None
193,https://github.com/Satjpatel/MIPS32.git,2020-08-11 05:05:36+00:00,Basic implementation of MIPS32,0,Satjpatel/MIPS32,286650541,Verilog,MIPS32,444,1,2023-11-05 14:13:00+00:00,[],None
194,https://github.com/mhamzai/8bit-ALU-verilog.git,2020-07-31 07:09:43+00:00,This is a verilog file of deployment of an 8-bit ALU for Xilinx-Spartan 6 FPGA ,0,mhamzai/8bit-ALU-verilog,283967986,Verilog,8bit-ALU-verilog,38,1,2021-05-13 23:50:13+00:00,[],https://api.github.com/licenses/gpl-3.0
195,https://github.com/Mostafa-wael/Carry-Select-Adder.git,2020-08-06 15:57:43+00:00,A digital design for a carry select adder,0,Mostafa-wael/Carry-Select-Adder,285612622,Verilog,Carry-Select-Adder,16,1,2021-11-06 13:23:03+00:00,"['digital-design', 'adders']",https://api.github.com/licenses/gpl-3.0
196,https://github.com/srinivassaimannam/boothmultiplier.git,2020-08-06 16:32:58+00:00,,0,srinivassaimannam/boothmultiplier,285620008,Verilog,boothmultiplier,64,1,2021-09-13 18:59:10+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/maheshbhatk/i2c_master_slave.git,2020-08-05 08:50:14+00:00,Both read and write operation,0,maheshbhatk/i2c_master_slave,285232898,Verilog,i2c_master_slave,134,1,2023-06-11 14:16:23+00:00,[],None
198,https://github.com/bulicp/QLM_w5q3.git,2020-08-29 20:40:14+00:00,,0,bulicp/QLM_w5q3,291345716,Verilog,QLM_w5q3,3,1,2021-05-13 23:06:11+00:00,[],None
199,https://github.com/Ruchikasharma0205/Wallace-tree-MUltiplier.git,2020-08-14 06:58:01+00:00,32 bit wallace multiplier in verilog,1,Ruchikasharma0205/Wallace-tree-MUltiplier,287465912,Verilog,Wallace-tree-MUltiplier,6,1,2020-11-08 12:16:08+00:00,[],None
200,https://github.com/aliezk423/verilog-mips.git,2020-08-27 15:10:17+00:00,吉林大学/北航mips设计课程project的源码及报告,0,aliezk423/verilog-mips,290808053,Verilog,verilog-mips,2689,1,2021-05-06 13:38:08+00:00,[],None
201,https://github.com/Casseluse/UART_module_based_on_verilog.git,2020-08-17 08:55:44+00:00,收发一体串行通信模块,0,Casseluse/UART_module_based_on_verilog,288130940,Verilog,UART_module_based_on_verilog,868,1,2020-08-17 09:26:38+00:00,[],None
202,https://github.com/SathwikKKunder/The-Smart-Garden-Model-using-Verilog.git,2020-08-18 05:13:17+00:00,,0,SathwikKKunder/The-Smart-Garden-Model-using-Verilog,288360900,Verilog,The-Smart-Garden-Model-using-Verilog,14,1,2022-04-03 07:36:59+00:00,[],None
203,https://github.com/rishabh-c-s/RISCV-Processor.git,2020-08-20 15:49:17+00:00,This is a 5-stage pipelined RISCV-32M processor. There are 2 codes in this processor. First is a 5-stage pipelined RV-32I implementation. We then expanded this to a RV-32M implementation by adding a distinct and independent peripheral in the Memory stage which handles the Multiplication and Divide operations. This is done as part of the EE2003:Computer Organization course in IIT Madras.,0,rishabh-c-s/RISCV-Processor,289046964,Verilog,RISCV-Processor,28844,1,2022-05-08 09:29:36+00:00,[],None
204,https://github.com/ethanleep/Veri-VGA.git,2020-08-13 19:20:38+00:00,A small 640 x 480 Verilog timing module,0,ethanleep/Veri-VGA,287362403,Verilog,Veri-VGA,3,1,2023-12-28 13:40:06+00:00,[],None
205,https://github.com/bulicp/QLM_w4q3.git,2020-08-29 20:38:45+00:00,,0,bulicp/QLM_w4q3,291345528,Verilog,QLM_w4q3,3,1,2021-05-13 23:06:30+00:00,[],None
206,https://github.com/runrofl25/CECS201-FullAdder.git,2020-08-24 19:08:43+00:00,"FullAdder for cal state Long Beach project, In verilog",0,runrofl25/CECS201-FullAdder,290016768,Verilog,CECS201-FullAdder,4,1,2020-08-24 19:13:39+00:00,[],None
207,https://github.com/IObundle/iob-soc-picoversat.git,2020-08-30 10:15:48+00:00,,2,IObundle/iob-soc-picoversat,291446571,Verilog,iob-soc-picoversat,171158,1,2022-12-06 03:36:09+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/Wlodder/Spiking-Neuon-Visualizer.git,2020-08-13 11:04:31+00:00,A Leaky integrate and Fire spiking neuron visualizer on an FPGA(ICE40) ,0,Wlodder/Spiking-Neuon-Visualizer,287256244,Verilog,Spiking-Neuon-Visualizer,9,1,2020-09-22 12:19:10+00:00,[],None
209,https://github.com/vnegnev/ocra_grad_ctrl.git,2020-08-31 10:49:57+00:00,Gradient-DAC support core in OCRA HDL design,1,vnegnev/ocra_grad_ctrl,291689046,Verilog,ocra_grad_ctrl,164,1,2023-12-14 10:15:11+00:00,[],https://api.github.com/licenses/gpl-3.0
210,https://github.com/rahul0805/MIPS_processor.git,2020-08-10 11:53:14+00:00,32 bit 2 stage pipelined MIPS processor.,0,rahul0805/MIPS_processor,286461184,Verilog,MIPS_processor,26164,1,2024-01-19 11:12:01+00:00,[],None
211,https://github.com/krishnakaushik25/dot_matrix_verilog.git,2020-08-08 14:28:20+00:00,,0,krishnakaushik25/dot_matrix_verilog,286058517,Verilog,dot_matrix_verilog,4,1,2020-08-08 16:49:23+00:00,[],None
212,https://github.com/apoorvsingh2000/Ripple-carry-adder-8-bit.git,2020-08-31 09:52:31+00:00,Verilog code for a 8 bit ripple carry adder using 4 bit ripple carry adder,0,apoorvsingh2000/Ripple-carry-adder-8-bit,291677457,Verilog,Ripple-carry-adder-8-bit,0,1,2020-10-11 10:20:06+00:00,[],None
213,https://github.com/EECS150/fpga_labs_fa20.git,2020-08-22 01:53:07+00:00,FPGA lab skeleton files and specs for EECS 151/251A Fall 2020,5,EECS150/fpga_labs_fa20,289400042,Verilog,fpga_labs_fa20,11364,1,2023-01-28 11:11:19+00:00,[],None
214,https://github.com/abbyre82/ECE552_ComputerArchitecture.git,2020-08-15 03:39:34+00:00,A five stage pipelined microprocessor for a specific instruction set that utilizes cached memory. This was a partner project and was hierarchically implemented using Verilog.,0,abbyre82/ECE552_ComputerArchitecture,287671437,Verilog,ECE552_ComputerArchitecture,38281,1,2020-08-15 03:46:42+00:00,[],None
215,https://github.com/bulicp/QLM_w5q0.git,2020-08-29 20:39:16+00:00,,0,bulicp/QLM_w5q0,291345586,Verilog,QLM_w5q0,3,1,2021-05-13 23:06:22+00:00,[],None
216,https://github.com/FIUSCIS-CDA/Flopenr_32.git,2020-08-05 19:07:56+00:00,"32-bit enabled register, implemented using flip-flops",1,FIUSCIS-CDA/Flopenr_32,285380932,Verilog,Flopenr_32,68,1,2022-05-23 17:44:29+00:00,[],https://api.github.com/licenses/mit
217,https://github.com/FIUSCIS-CDA/SE16_32.git,2020-08-05 19:20:59+00:00,"Sign extension unit, from 16-bit to 32-bit",1,FIUSCIS-CDA/SE16_32,285383625,Verilog,SE16_32,59,1,2022-05-17 14:07:53+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/ngdxzy/ImpulseGenerator.git,2020-08-18 19:47:19+00:00,,0,ngdxzy/ImpulseGenerator,288549761,Verilog,ImpulseGenerator,10,1,2022-04-12 21:23:16+00:00,[],None
219,https://github.com/AnotherGitAccount/TFE.git,2020-08-27 10:12:44+00:00,,0,AnotherGitAccount/TFE,290742784,Verilog,TFE,22193,1,2023-11-30 06:42:26+00:00,[],None
220,https://github.com/p4r4xor/MIPS-Processor.git,2020-07-31 22:30:55+00:00,,0,p4r4xor/MIPS-Processor,284141322,Verilog,MIPS-Processor,8,1,2022-06-02 20:17:24+00:00,[],None
221,https://github.com/Passant-Abdelgalil/Randomizer-Module.git,2020-08-07 19:15:42+00:00,a pseudorandom binary sequence generator using a linear feedback shift register that is used to randomize a sequence of binary inputs (Verilog Module).,0,Passant-Abdelgalil/Randomizer-Module,285903937,Verilog,Randomizer-Module,9,1,2021-01-27 17:24:15+00:00,[],None
222,https://github.com/HuuHuong124/FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-.git,2020-08-12 02:14:36+00:00,,0,HuuHuong124/FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-,286893940,Verilog,FPGA-Implementation-of-Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction-,150,1,2022-01-30 00:22:27+00:00,[],None
223,https://github.com/emard/cortex.git,2020-08-19 12:48:01+00:00,fork of mini-cortex FPGA project - ancient unix with tns99xx,1,emard/cortex,288730226,Verilog,cortex,699,1,2020-08-22 06:35:31+00:00,[],None
224,https://github.com/jjaime2/RealTimeAudioVisualizer.git,2020-08-03 06:12:49+00:00,,0,jjaime2/RealTimeAudioVisualizer,284618622,Verilog,RealTimeAudioVisualizer,207730,1,2024-01-24 00:59:33+00:00,[],None
225,https://github.com/redstar08/OpenMIPS.git,2020-08-27 04:23:12+00:00,a five stage MIPS CPU write with verilog HDL,0,redstar08/OpenMIPS,290674408,Verilog,OpenMIPS,269,1,2023-12-18 06:21:59+00:00,[],None
226,https://github.com/wasanaparackrama/Building-a-Simple-Processor.git,2020-08-13 13:12:10+00:00,some test repo,0,wasanaparackrama/Building-a-Simple-Processor,287283761,Verilog,Building-a-Simple-Processor,2569,1,2021-10-24 13:31:58+00:00,[],None
227,https://github.com/Nidhi786sharma/Fabless-IC-design.git,2020-08-14 09:18:18+00:00,This repository contains all the basic Verilog codes,0,Nidhi786sharma/Fabless-IC-design,287493610,Verilog,Fabless-IC-design,43,1,2020-09-07 10:16:02+00:00,[],https://api.github.com/licenses/apache-2.0
228,https://github.com/PRITVARMORA/4-digit-hex-password-protected-lock-system.git,2020-08-02 04:21:02+00:00,This project aims to test self design digital circuits on FPGA,0,PRITVARMORA/4-digit-hex-password-protected-lock-system,284389251,Verilog,4-digit-hex-password-protected-lock-system,1942,1,2020-09-24 14:15:03+00:00,[],None
229,https://github.com/mhamzai/PrimeDetector_8bit_VERILOG.git,2020-07-31 07:21:54+00:00,This is an implementation of 8 bit prime number detector in VERILOG-HDL for Xilinx Spartan 6 FPGA. This uses the concept of state machine from Theory of Automata (Deterministic Finite Automata) to determine prime number within <=8 cpu cycles which is a pretty fast implementation using the concept of prime numbers that a number is prime if it is not divisible by any prime number less than square root of that prime. So we check for division by primes under 15 (< sq.rt of 255) using their state machines.,0,mhamzai/PrimeDetector_8bit_VERILOG,283970419,Verilog,PrimeDetector_8bit_VERILOG,40,1,2022-12-23 12:34:06+00:00,[],https://api.github.com/licenses/gpl-3.0
230,https://github.com/DeepakDP5/Verilog_Microcontroller.git,2020-08-11 11:52:49+00:00,,0,DeepakDP5/Verilog_Microcontroller,286731226,Verilog,Verilog_Microcontroller,8,1,2022-01-09 22:38:59+00:00,[],None
231,https://github.com/sxw228/Color_Detect_With_FPGA.git,2020-07-31 23:42:29+00:00,,0,sxw228/Color_Detect_With_FPGA,284150056,Verilog,Color_Detect_With_FPGA,600,1,2022-05-22 07:45:37+00:00,[],None
232,https://github.com/ihateprogram/ro_fpga.git,2020-08-17 06:38:58+00:00,,1,ihateprogram/ro_fpga,288103044,Verilog,ro_fpga,1432,1,2022-09-19 12:24:10+00:00,[],https://api.github.com/licenses/gpl-3.0
233,https://github.com/bulicp/mults_8bit.git,2020-08-29 19:52:37+00:00,,0,bulicp/mults_8bit,291339229,Verilog,mults_8bit,17,1,2021-05-13 23:10:22+00:00,[],None
234,https://github.com/ganeshprasadbk/Verilog_Projects.git,2020-08-11 17:23:36+00:00,This includes all the Verilog projects/assignments which I did out of sheer interest or as a part of my curriculum during my BE/ME,0,ganeshprasadbk/Verilog_Projects,286805836,Verilog,Verilog_Projects,137501,1,2022-05-23 04:05:22+00:00,[],https://api.github.com/licenses/mit
235,https://github.com/ParshiS/RTL_Binary_Encryption_Game.git,2020-08-06 20:49:55+00:00,ENIGMA: Encryption Binary Math Game implemented on FPGA,0,ParshiS/RTL_Binary_Encryption_Game,285668799,Verilog,RTL_Binary_Encryption_Game,24477,1,2023-03-25 16:23:21+00:00,"['verilog-project', 'fpga-programming']",None
236,https://github.com/Avinash2468/DDR2_Controller.git,2020-08-12 06:24:46+00:00,,0,Avinash2468/DDR2_Controller,286934371,Verilog,DDR2_Controller,1391,1,2022-12-25 17:02:50+00:00,[],None
237,https://github.com/LB-bulb/FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC.git,2020-08-05 06:34:07+00:00,FPGA Implementation of UART Communication Between ESP32 and PC,1,LB-bulb/FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC,285201908,Verilog,FPGA-Implementation-of-UART-Communication-Between-ESP32-and-PC,571,1,2021-01-08 15:40:47+00:00,[],None
238,https://github.com/bulicp/QLM_w5q2.git,2020-08-29 20:39:46+00:00,,0,bulicp/QLM_w5q2,291345644,Verilog,QLM_w5q2,3,1,2021-05-13 23:06:16+00:00,[],None
239,https://github.com/bulicp/QLM_w4q0.git,2020-08-29 20:37:44+00:00,,0,bulicp/QLM_w4q0,291345393,Verilog,QLM_w4q0,3,1,2021-05-13 23:07:23+00:00,[],None
240,https://github.com/remooh/yasc-rv32i-CPU.git,2020-09-02 03:44:47+00:00,"A simple, single-clycle CPU that implements the RV32I base of the RISC-V architecture in Verilog.",0,remooh/yasc-rv32i-CPU,292171691,Verilog,yasc-rv32i-CPU,238,1,2022-01-12 22:10:28+00:00,"['risc-v', 'cpu', 'riscv', 'verilog']",None
241,https://github.com/FredrikAleksander/zebu.git,2020-08-30 20:20:57+00:00,Z80 Homebrew Computer Bus Controller,1,FredrikAleksander/zebu,291545607,Verilog,zebu,66,1,2022-04-02 06:21:36+00:00,[],None
242,https://github.com/TroddenSpade/mim.git,2020-08-02 09:05:50+00:00,,0,TroddenSpade/mim,284427323,Verilog,mim,6,1,2023-01-16 06:16:01+00:00,[],None
243,https://github.com/Shmu305/first_Verilog_file.git,2020-08-04 04:55:11+00:00,My first Verilog program,0,Shmu305/first_Verilog_file,284880883,Verilog,first_Verilog_file,1,1,2022-04-11 19:11:34+00:00,[],None
244,https://github.com/aanshi18/MIPS_processor.git,2020-08-10 08:33:45+00:00,,2,aanshi18/MIPS_processor,286420313,Verilog,MIPS_processor,4290,1,2022-02-16 23:33:49+00:00,[],None
245,https://github.com/rahulkumawat1/Image-Processing-using-Verilog.git,2020-08-19 16:25:18+00:00,Image enhancement on .bitmap image using verilog.,0,rahulkumawat1/Image-Processing-using-Verilog,288781795,Verilog,Image-Processing-using-Verilog,111,1,2022-05-26 13:06:48+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/source-droid/-Verilog-Code-for-universal-shift-register-.git,2020-08-20 05:56:51+00:00,,0,source-droid/-Verilog-Code-for-universal-shift-register-,288919243,Verilog,-Verilog-Code-for-universal-shift-register-,1,1,2022-05-23 03:59:45+00:00,[],None
247,https://github.com/Embedfire-altera/ebf_AD9280_9708_code_altera_ep4ce10.git,2020-08-14 08:41:30+00:00,"FPGA ADC_DAC模块（ADC9280,ADC9708,EP4CE10,Altera）",1,Embedfire-altera/ebf_AD9280_9708_code_altera_ep4ce10,287486064,Verilog,ebf_AD9280_9708_code_altera_ep4ce10,1383,1,2021-06-26 08:57:49+00:00,[],None
248,https://github.com/PSS1998/ARM-CPU.git,2020-08-15 09:00:02+00:00,ARM CPU design with verilog ready for FPGA,1,PSS1998/ARM-CPU,287712435,Verilog,ARM-CPU,1523,1,2022-07-28 14:16:27+00:00,"['arm', 'cpu']",None
249,https://github.com/wesleygas/EmbAvanc.git,2020-08-30 15:55:19+00:00,Assignments for the SoC and embedded linux elective course,0,wesleygas/EmbAvanc,291502374,Verilog,EmbAvanc,791,1,2022-04-16 21:37:56+00:00,"['fpga', 'soc', 'linux', 'nios-ii', 'peripheral', 'vhdl']",None
250,https://github.com/michael080808/riscvnotebook.git,2020-08-29 02:01:07+00:00,A RISC-V CPU Design Learning Notebook,0,michael080808/riscvnotebook,291182282,Verilog,riscvnotebook,20253,1,2023-04-08 14:48:21+00:00,[],None
251,https://github.com/Nitesh1421/Booth.git,2020-09-02 15:18:45+00:00,,0,Nitesh1421/Booth,292319328,Verilog,Booth,1,1,2020-09-02 15:23:30+00:00,[],None
252,https://github.com/richardlee159/USTC-RV-Verilog.git,2020-08-04 14:44:58+00:00,Verilog implementation of USTC RISC-V SoC,1,richardlee159/USTC-RV-Verilog,285009276,Verilog,USTC-RV-Verilog,141,1,2022-10-23 11:49:29+00:00,[],https://api.github.com/licenses/mit
253,https://github.com/AkashNarayansvg/Cordic_algorithm.git,2020-09-02 20:44:23+00:00,Implementation of cordic algorithm in verilog,0,AkashNarayansvg/Cordic_algorithm,292390754,Verilog,Cordic_algorithm,596,1,2021-05-13 21:47:44+00:00,[],None
254,https://github.com/Lmx2315/1wire-module.git,2020-08-28 13:58:09+00:00, temperature measurement with 1wire sensor from fpga whith verilog,0,Lmx2315/1wire-module,291060234,Verilog,1wire-module,3,1,2021-01-13 02:29:28+00:00,[],None
255,https://github.com/bholeshwar/CS220-Verilog-Assignments.git,2020-08-27 16:17:44+00:00,Verilog codes for CS220-Computer Organization,0,bholeshwar/CS220-Verilog-Assignments,290823968,Verilog,CS220-Verilog-Assignments,27,1,2022-05-23 04:12:46+00:00,[],None
256,https://github.com/josh-macfie/VerilogMultiSevenSegment.git,2020-08-22 21:52:47+00:00,Driver created for the Basys2 board to drive multiplexed seven segment display using double dabble to convert binary numbers.,0,josh-macfie/VerilogMultiSevenSegment,289572748,Verilog,VerilogMultiSevenSegment,5,1,2022-01-17 10:58:47+00:00,[],None
257,https://github.com/AshNameless/RV32.git,2020-08-16 03:15:05+00:00,verilog RV32 cpu (CS3410),2,AshNameless/RV32,287864695,Verilog,RV32,68501,1,2022-07-25 01:18:55+00:00,[],None
258,https://github.com/jhol/otl-10mhz-pulse-gen.git,2020-08-15 18:00:20+00:00,,0,jhol/otl-10mhz-pulse-gen,287798686,Verilog,otl-10mhz-pulse-gen,1,1,2020-08-16 22:02:26+00:00,[],None
259,https://github.com/chrislu732/floating-pointing-point-multiplier.git,2020-08-23 21:36:22+00:00,,0,chrislu732/floating-pointing-point-multiplier,289770343,Verilog,floating-pointing-point-multiplier,5,1,2020-10-20 10:56:35+00:00,[],None
260,https://github.com/ashu433/RISC-Processor-.git,2020-08-25 17:42:49+00:00,The given Verilog code is for the design of the 6 stage Pipeline RISC Processor in which all the data and the control Hazard have been successfully removed and also forwarding unit have been realized to improve the IPC . The given code is simulated in the Altera     hazard ,0,ashu433/RISC-Processor-,290282838,Verilog,RISC-Processor-,1254,1,2024-01-12 02:49:06+00:00,[],None
261,https://github.com/PSS1998/FunctionGenerator.git,2020-08-25 08:43:37+00:00,Function Generator with frequency and amplitude regulation using ring oscillator,0,PSS1998/FunctionGenerator,290162114,Verilog,FunctionGenerator,192,1,2024-04-02 17:06:25+00:00,[],None
262,https://github.com/mohamadpanahi/FPGA-image-processing-Edge-detection.git,2020-08-03 07:53:03+00:00,,0,mohamadpanahi/FPGA-image-processing-Edge-detection,284637900,Verilog,FPGA-image-processing-Edge-detection,3102,0,2020-08-03 07:53:51+00:00,[],None
263,https://github.com/shayunak/CA_CA5.git,2020-08-03 13:15:58+00:00,verilog description of a cache based on direct mapping,0,shayunak/CA_CA5,284704861,Verilog,CA_CA5,5,0,2020-08-05 05:02:26+00:00,[],None
264,https://github.com/patrick24r/sparkboxGPU.git,2020-08-04 23:31:16+00:00,This repository tracks the development of the GPU for the sparkboxHD,0,patrick24r/sparkboxGPU,285125177,Verilog,sparkboxGPU,27864,0,2020-08-20 10:03:01+00:00,[],https://api.github.com/licenses/gpl-3.0
265,https://github.com/Rishab1337/TicTacToe-Verilog.git,2020-08-05 07:27:46+00:00,,0,Rishab1337/TicTacToe-Verilog,285213723,Verilog,TicTacToe-Verilog,215,0,2020-08-05 09:13:19+00:00,[],None
266,https://github.com/Lemorra/Computer_Organisation_2019.git,2020-08-02 17:16:09+00:00,Contains all files related to assignments given during EE2003 JULY-NOV 2019,0,Lemorra/Computer_Organisation_2019,284507098,Verilog,Computer_Organisation_2019,3413,0,2020-08-02 18:56:55+00:00,[],None
267,https://github.com/man-is-h/AES_verilog.git,2020-08-02 18:08:17+00:00,Implementing the Advanced Encryption Standard-128 using Verilog. ,0,man-is-h/AES_verilog,284515587,Verilog,AES_verilog,345,0,2021-11-29 04:08:29+00:00,[],None
268,https://github.com/HowyoungZhou/cyber-melody-2.git,2020-08-11 06:52:18+00:00,Cyber Melody 2 on MIPS!,0,HowyoungZhou/cyber-melody-2,286668723,Verilog,cyber-melody-2,3819,0,2020-09-12 14:12:54+00:00,"['fpga', 'verilog', 'mips32', 'mips', 'xilinx-fpga', 'xilinx-ise']",https://api.github.com/licenses/mit
269,https://github.com/mohitshringi/DES-on-greyscale-images-Verilog.git,2020-08-03 17:13:24+00:00,"The 1st-prize winning solution for the event I-CHIP (Verilog-coding and FPGA based event) in UDYAM 2020, IIT (BHU) Varanasi ",0,mohitshringi/DES-on-greyscale-images-Verilog,284760519,Verilog,DES-on-greyscale-images-Verilog,800,0,2020-08-04 15:49:13+00:00,[],None
270,https://github.com/strong-Ting/ICDC_2018_grad.git,2020-08-31 16:07:32+00:00,,3,strong-Ting/ICDC_2018_grad,291762524,Verilog,ICDC_2018_grad,80564,0,2021-06-27 09:26:35+00:00,[],None
271,https://github.com/mfkiwl/MIPSsuperscalar.git,2020-08-21 08:01:22+00:00,Superscalar Pipelined MIPS Processor,0,mfkiwl/MIPSsuperscalar,289213007,,MIPSsuperscalar,19,0,2021-10-08 18:58:50+00:00,[],None
272,https://github.com/aminb7/MIPS-Processor-MultiCycle.git,2020-08-29 09:39:34+00:00,Implementation of multicycle MIPS processor in Verilog.,0,aminb7/MIPS-Processor-MultiCycle,291242564,Verilog,MIPS-Processor-MultiCycle,7,0,2022-01-17 16:33:32+00:00,[],None
273,https://github.com/FarzanehSeyedshahi/Fault-Telorant-Code.git,2020-08-30 12:10:17+00:00,,1,FarzanehSeyedshahi/Fault-Telorant-Code,291463296,Verilog,Fault-Telorant-Code,44,0,2020-08-30 12:25:11+00:00,[],None
274,https://github.com/JoshCenteno/JAX-Nerf_Turret.git,2020-08-31 04:12:38+00:00,Embedded system that shoots nerf darts at pests to protect plants. Controlled wirelessly via Bluetooth and image processing algorithm. Programed primarily with Verilog on a Go Board FPGA.,0,JoshCenteno/JAX-Nerf_Turret,291611817,Verilog,JAX-Nerf_Turret,3111,0,2020-08-31 04:17:46+00:00,[],None
275,https://github.com/SDMuhsin/major-project-.git,2020-09-02 15:24:08+00:00,For storing major project related files,2,SDMuhsin/major-project-,292320635,Verilog,major-project-,342428,0,2021-04-05 09:54:33+00:00,[],None
276,https://github.com/TianZhao-007/FPGA.git,2020-08-31 06:23:57+00:00,,0,TianZhao-007/FPGA,291632619,Verilog,FPGA,7,0,2020-08-31 06:28:57+00:00,[],None
277,https://github.com/ohotnick/labs.git,2020-09-02 19:20:30+00:00,,0,ohotnick/labs,292374212,Verilog,labs,113,0,2021-05-26 11:23:04+00:00,[],None
278,https://github.com/sbmpost/screen.git,2020-08-04 00:03:22+00:00,,0,sbmpost/screen,284833405,Verilog,screen,594,0,2020-08-04 00:03:45+00:00,[],None
279,https://github.com/Rod19566/Laboratorio3.git,2020-08-02 23:10:17+00:00,"Electrónica Digital, 2do semestre",0,Rod19566/Laboratorio3,284557836,Verilog,Laboratorio3,283,0,2020-08-10 12:56:32+00:00,[],None
280,https://github.com/subhajit26/hello-world.git,2020-08-16 09:44:01+00:00,Creating first repository,0,subhajit26/hello-world,287914853,Verilog,hello-world,3,0,2021-08-15 08:42:08+00:00,[],None
281,https://github.com/prateek697/Dadda-Multiplier.git,2020-08-17 06:18:02+00:00,,0,prateek697/Dadda-Multiplier,288099213,Verilog,Dadda-Multiplier,8,0,2020-08-17 06:23:58+00:00,[],None
282,https://github.com/Vanegas19125/Lab05_JVVG.git,2020-08-17 05:01:21+00:00,,0,Vanegas19125/Lab05_JVVG,288087529,Verilog,Lab05_JVVG,32,0,2020-08-17 05:03:07+00:00,[],None
283,https://github.com/rohitreddy-k/arbiter-verilog.git,2020-08-18 17:50:11+00:00,Resource Arbiter in Verilog,0,rohitreddy-k/arbiter-verilog,288525360,Verilog,arbiter-verilog,2,0,2020-08-18 17:55:50+00:00,[],None
284,https://github.com/gnigri/Whack_a_mole.git,2020-08-18 18:43:48+00:00,,0,gnigri/Whack_a_mole,288536529,Verilog,Whack_a_mole,17,0,2020-08-18 18:45:16+00:00,[],None
285,https://github.com/jonchuaenzhe/snake-on-fpga.git,2020-08-18 09:25:33+00:00,"Traditional snake game implemented on a Basys 3 FPGA, but controlled by sound instead of buttons",0,jonchuaenzhe/snake-on-fpga,288411610,Verilog,snake-on-fpga,13659,0,2022-06-23 06:47:52+00:00,[],None
286,https://github.com/thermionicvinyl/fpga_processor.git,2020-08-17 20:32:29+00:00,"Studied and implemented a 32-bit RISC processor based on the MIPS microarchitecture. Maximum operating frequency is 50Mhz on an Intel Cyclone 10. Connected to an interactive display which allows for variable clock frequency, monitoring of up to 8 different internal signals and 8-bit dip switch input.",1,thermionicvinyl/fpga_processor,288280573,Verilog,fpga_processor,22,0,2020-08-17 20:36:23+00:00,[],None
287,https://github.com/andrewself143/alu-simulation.git,2020-08-17 22:03:25+00:00,Verilog code for an ALU. Simulated and tested in Vivado.,0,andrewself143/alu-simulation,288295647,Verilog,alu-simulation,19,0,2020-08-24 21:12:05+00:00,[],None
288,https://github.com/ycoroneos/usbsnoop.git,2020-08-10 01:35:08+00:00,USB 2.0 FS hub implementation in verilog. It's for my KVM switch,0,ycoroneos/usbsnoop,286348991,Verilog,usbsnoop,11,0,2020-08-10 01:55:37+00:00,[],None
289,https://github.com/Anh-tp-do/stopwatch.git,2020-08-18 23:44:26+00:00,,0,Anh-tp-do/stopwatch,288587963,Verilog,stopwatch,4,0,2020-08-20 00:37:06+00:00,[],None
290,https://github.com/OlinCompArchFA20/Lab01_solution.git,2020-08-23 20:13:47+00:00,,0,OlinCompArchFA20/Lab01_solution,289759536,Verilog,Lab01_solution,103,0,2020-09-22 19:05:09+00:00,[],None
291,https://github.com/adam1025/Quantaser_Lattice.git,2020-08-25 10:29:10+00:00,Lattice FPGA Lib,0,adam1025/Quantaser_Lattice,290184804,Verilog,Quantaser_Lattice,1410,0,2020-10-06 04:21:51+00:00,[],None
292,https://github.com/akhamanjezi/EEE4120F-Project.git,2020-08-26 16:18:36+00:00,VADER: Versatile Accelerated Digital Encryption Recovery,1,akhamanjezi/EEE4120F-Project,290546218,,EEE4120F-Project,17588,0,2020-08-26 16:18:38+00:00,[],None
293,https://github.com/rachelbe/five-stage-pipeline.git,2020-08-11 21:10:36+00:00,,0,rachelbe/five-stage-pipeline,286848638,Verilog,five-stage-pipeline,13,0,2020-08-11 21:41:02+00:00,[],None
294,https://github.com/FIUSCIS-CDA/SE18_32.git,2020-08-05 19:21:31+00:00,"Sign extension unit, 18-bit to 32-bit",1,FIUSCIS-CDA/SE18_32,285383742,Verilog,SE18_32,55,0,2022-05-17 14:13:44+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/FIUSCIS-CDA/ALU_32.git,2020-08-05 19:02:33+00:00,32-bit ALU,1,FIUSCIS-CDA/ALU_32,285379829,Verilog,ALU_32,216,0,2022-05-17 18:25:49+00:00,[],https://api.github.com/licenses/mit
296,https://github.com/FIUSCIS-CDA/DM.git,2020-08-05 19:04:49+00:00,Data Memory,1,FIUSCIS-CDA/DM,285380269,Verilog,DM,407,0,2022-05-11 15:26:35+00:00,[],https://api.github.com/licenses/mit
297,https://github.com/nav23040/Fast-multipliers.git,2020-08-14 07:42:53+00:00,,0,nav23040/Fast-multipliers,287474448,Verilog,Fast-multipliers,762,0,2020-08-14 07:45:29+00:00,[],None
298,https://github.com/Dmitriy-Fedorov/xczu19_I2C.git,2020-07-31 16:25:39+00:00,,0,Dmitriy-Fedorov/xczu19_I2C,284080495,Verilog,xczu19_I2C,58,0,2020-08-05 09:57:40+00:00,[],None
299,https://github.com/skravats/hdmi_hdl.git,2020-07-31 15:59:09+00:00,hdmi for cmr,0,skravats/hdmi_hdl,284075017,Verilog,hdmi_hdl,1325,0,2020-07-31 16:03:05+00:00,[],
300,https://github.com/Miguel-Tirado/Intro-To-Logic-Design-CPE64.git,2020-07-31 18:06:20+00:00,This repository contains the labs that I have completed for my computer engineering course CPE 64 at the California State University of Sacramento.,0,Miguel-Tirado/Intro-To-Logic-Design-CPE64,284099976,Verilog,Intro-To-Logic-Design-CPE64,9359,0,2020-07-31 18:22:29+00:00,[],None
301,https://github.com/NicolasRochaPacheco/IceL0G1C101.git,2020-08-15 02:09:11+00:00,,0,NicolasRochaPacheco/IceL0G1C101,287660797,Verilog,IceL0G1C101,21,0,2020-08-20 02:32:00+00:00,[],None
302,https://github.com/mbinte/32Bits_MIPS_Processor_without_Pipeline.git,2020-08-31 21:00:32+00:00,,0,mbinte/32Bits_MIPS_Processor_without_Pipeline,291823662,Verilog,32Bits_MIPS_Processor_without_Pipeline,318,0,2024-03-01 01:22:56+00:00,[],None
303,https://github.com/FIUSCIS-CDA/DESwitch.git,2020-08-05 19:04:20+00:00,D-switch (enabled),1,FIUSCIS-CDA/DESwitch,285380178,Verilog,DESwitch,62,0,2022-05-11 14:53:55+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/FIUSCIS-CDA/MUX2_32.git,2020-08-05 19:13:10+00:00,2-input multiplexor with 32-bit inputs,1,FIUSCIS-CDA/MUX2_32,285382035,Verilog,MUX2_32,66,0,2022-05-12 11:09:44+00:00,[],https://api.github.com/licenses/mit
305,https://github.com/FIUSCIS-CDA/MUX3.git,2020-08-05 19:15:04+00:00,"3-input multiplexor, with 1-bit inputs",1,FIUSCIS-CDA/MUX3,285382377,Verilog,MUX3,50,0,2022-05-12 11:35:14+00:00,[],https://api.github.com/licenses/mit
306,https://github.com/cGandom/Pipeline-MIPS-Processor.git,2020-07-31 08:37:11+00:00,A Verilog implementation of MIPS pipeline architecture,0,cGandom/Pipeline-MIPS-Processor,283985357,Verilog,Pipeline-MIPS-Processor,54,0,2023-01-03 13:10:54+00:00,[],https://api.github.com/licenses/mit
307,https://github.com/Shyeem/Design-of-APB-VLSI-II-Project.git,2020-07-31 14:01:54+00:00,This repository contains the code and output screenshot of the roject.,0,Shyeem/Design-of-APB-VLSI-II-Project,284049781,Verilog,Design-of-APB-VLSI-II-Project,86,0,2020-07-31 14:10:56+00:00,[],None
308,https://github.com/scottmj3/Data_Logging_Su20.git,2020-07-30 21:47:16+00:00,,0,scottmj3/Data_Logging_Su20,283883100,,Data_Logging_Su20,2233,0,2020-08-20 16:40:14+00:00,[],None
309,https://github.com/mor19034/labs_digital1.git,2020-08-02 22:26:23+00:00,Inicios de programación,0,mor19034/labs_digital1,284552330,Verilog,labs_digital1,750,0,2020-11-23 03:22:17+00:00,[],None
310,https://github.com/kasraabdollahi/DSD_project.git,2020-08-03 13:41:55+00:00,,0,kasraabdollahi/DSD_project,284710708,Verilog,DSD_project,7,0,2020-08-03 20:25:54+00:00,[],None
311,https://github.com/men18023/Labs_Digital.git,2020-08-09 22:29:00+00:00,,0,men18023/Labs_Digital,286326880,Verilog,Labs_Digital,85,0,2020-08-09 22:31:29+00:00,[],None
312,https://github.com/sreeharshaparuchur1/basic-circuits-verilog.git,2020-08-09 08:33:15+00:00,Basic circuits written out in verilog,0,sreeharshaparuchur1/basic-circuits-verilog,286198017,Verilog,basic-circuits-verilog,920,0,2020-09-12 14:06:46+00:00,[],None
313,https://github.com/jsdanielh/ucr-ie0424.git,2020-08-10 03:16:59+00:00,"Code for the labs of the course IE0424, University of Costa Rica",0,jsdanielh/ucr-ie0424,286364997,Verilog,ucr-ie0424,234,0,2021-04-14 06:01:17+00:00,[],None
314,https://github.com/mishrashishir03shishi/Switch-Debouncing.git,2020-08-04 12:47:45+00:00,Switch debouncing circuit made using verilog,1,mishrashishir03shishi/Switch-Debouncing,284977530,Verilog,Switch-Debouncing,36,0,2020-08-04 12:48:43+00:00,[],None
315,https://github.com/dhatrikapuriya/MIPS-16-bit.git,2020-08-05 07:20:25+00:00,,0,dhatrikapuriya/MIPS-16-bit,285212081,Verilog,MIPS-16-bit,145,0,2020-08-06 07:29:21+00:00,[],None
316,https://github.com/juhirani/juhi_github.git,2020-08-14 14:39:10+00:00,FPGA Board Implementation based project,0,juhirani/juhi_github,287554206,Verilog,juhi_github,230,0,2022-09-12 14:01:44+00:00,[],None
317,https://github.com/srimanthtenneti/Verilog-Implementations.git,2020-08-15 01:31:48+00:00,This Repository contains synthesizable  implementations of various modules in verilog.,0,srimanthtenneti/Verilog-Implementations,287656534,Verilog,Verilog-Implementations,9,0,2020-12-22 15:24:15+00:00,[],None
318,https://github.com/brandonfischer99/fpga_atari_emulator.git,2020-08-13 18:49:39+00:00,,0,brandonfischer99/fpga_atari_emulator,287356719,Verilog,fpga_atari_emulator,182,0,2020-08-20 18:28:56+00:00,[],None
319,https://github.com/foxxy777/divider_5.git,2020-08-20 08:47:52+00:00,verilog for divider_5,0,foxxy777/divider_5,288953891,Verilog,divider_5,2,0,2020-09-13 08:21:33+00:00,[],None
320,https://github.com/FIUSCIS-CDA/SameBit.git,2020-08-17 21:32:28+00:00,Simple circuit that outputs the input bit,1,FIUSCIS-CDA/SameBit,288290732,Verilog,SameBit,45,0,2022-05-11 13:16:14+00:00,[],https://api.github.com/licenses/mit
321,https://github.com/mfkiwl/fpga-math_adder_ripplecarry.git,2020-08-18 20:42:37+00:00,Building Math Hardware - Parameterized Adder,0,mfkiwl/fpga-math_adder_ripplecarry,288560305,Verilog,fpga-math_adder_ripplecarry,104,0,2022-04-29 04:10:52+00:00,[],None
322,https://github.com/Archfx/NoCDebug.git,2020-08-17 16:25:24+00:00,,0,Archfx/NoCDebug,288230051,Verilog,NoCDebug,77621,0,2022-03-21 22:23:36+00:00,[],None
323,https://github.com/kacperoooni/snake_uec2_project_fpga_basys3.git,2020-08-29 12:16:29+00:00,snake project uec2 with correct directories,0,kacperoooni/snake_uec2_project_fpga_basys3,291265270,Verilog,snake_uec2_project_fpga_basys3,191,0,2020-09-17 15:22:38+00:00,[],None
324,https://github.com/bethany-c/Connect-Four.git,2020-08-30 09:30:37+00:00,Labs from my Digital Systems course using Verilog,0,bethany-c/Connect-Four,291439850,Verilog,Connect-Four,30,0,2021-01-07 09:55:53+00:00,[],None
325,https://github.com/HEUMMAN/digitalCircuitDesign.git,2020-09-01 01:55:18+00:00,,0,HEUMMAN/digitalCircuitDesign,291869164,Verilog,digitalCircuitDesign,4867,0,2020-09-01 01:59:04+00:00,[],None
326,https://github.com/vulkanbets/add_Fixed.git,2020-08-31 05:36:55+00:00,,0,vulkanbets/add_Fixed,291624388,Verilog,add_Fixed,10,0,2020-09-10 18:06:30+00:00,[],None
327,https://github.com/AbhishekB16/32-Bit-Floating-Point-Multiplier.git,2020-08-18 08:51:11+00:00,,0,AbhishekB16/32-Bit-Floating-Point-Multiplier,288403981,Verilog,32-Bit-Floating-Point-Multiplier,5,0,2020-08-18 08:52:40+00:00,[],None
328,https://github.com/rod19131/electronica_digital1.git,2020-08-09 20:16:59+00:00,programas de Electrónica Digital 1,0,rod19131/electronica_digital1,286310341,Verilog,electronica_digital1,31251,0,2020-11-23 04:36:23+00:00,[],None
329,https://github.com/eballengee17/Vending-Machine.git,2020-08-11 17:09:45+00:00,,0,eballengee17/Vending-Machine,286802928,Verilog,Vending-Machine,6136,0,2020-08-11 18:16:25+00:00,[],None
330,https://github.com/javadvhd/ALab.git,2020-08-06 11:27:25+00:00,Architucture Lab Project  . Desining Arm processor in Modelsim. Summer 2020 . ,0,javadvhd/ALab,285552950,Verilog,ALab,38,0,2020-08-19 11:24:10+00:00,[],None
331,https://github.com/happytree718/ECE385-Final-Project.git,2020-08-08 20:27:54+00:00,"Roguelike RPG ""Soul Knight"" in SystemVerilog",0,happytree718/ECE385-Final-Project,286114573,Verilog,ECE385-Final-Project,36082,0,2020-08-08 20:33:23+00:00,[],None
332,https://github.com/stusat/Car_parking.git,2020-08-10 14:50:36+00:00,,0,stusat/Car_parking,286503043,Verilog,Car_parking,1,0,2020-08-10 14:51:27+00:00,[],None
333,https://github.com/eayanar/interviews.git,2020-08-24 15:11:31+00:00,,0,eayanar/interviews,289962115,Verilog,interviews,18,0,2021-06-03 14:18:13+00:00,[],None
334,https://github.com/lkhust/stc_ip.git,2020-08-24 06:23:13+00:00,stc ip,0,lkhust/stc_ip,289845431,Verilog,stc_ip,323,0,2020-10-23 06:06:19+00:00,[],None
335,https://github.com/itvchi/UART.git,2020-08-25 15:53:41+00:00,Fpga verilog code for uart transmitter and receiver,0,itvchi/UART,290258425,Verilog,UART,3,0,2020-08-25 23:23:27+00:00,[],None
336,https://github.com/AnthonyN2205/ECE-411-Pipelined-CPU.git,2020-08-25 20:39:12+00:00,,0,AnthonyN2205/ECE-411-Pipelined-CPU,290318706,Verilog,ECE-411-Pipelined-CPU,4642,0,2021-02-11 19:18:48+00:00,[],None
337,https://github.com/Byung-moon/SOC-Programming.git,2020-09-02 14:58:19+00:00,,0,Byung-moon/SOC-Programming,292314125,Verilog,SOC-Programming,79,0,2020-12-17 10:49:12+00:00,[],None
338,https://github.com/jmestanza/dsp_fpga.git,2020-09-02 02:49:54+00:00,,0,jmestanza/dsp_fpga,292162407,Verilog,dsp_fpga,141305,0,2020-12-24 21:45:47+00:00,[],None
339,https://github.com/itvchi/PS2_KEYBOARD_READ.git,2020-08-29 09:33:17+00:00,Simple state machine for reading PS2 code,0,itvchi/PS2_KEYBOARD_READ,291241602,Verilog,PS2_KEYBOARD_READ,3,0,2020-08-29 22:42:37+00:00,[],None
340,https://github.com/jackluluonema/e200_riscv_board.git,2020-08-30 16:20:18+00:00,riscV e200 board,0,jackluluonema/e200_riscv_board,291506762,,e200_riscv_board,31959,0,2023-02-01 10:37:47+00:00,[],https://api.github.com/licenses/apache-2.0
341,https://github.com/S-a-b-b-i-R/Micro-Programmed-Control-Unit.git,2020-08-10 17:10:13+00:00,,0,S-a-b-b-i-R/Micro-Programmed-Control-Unit,286534647,Verilog,Micro-Programmed-Control-Unit,449,0,2020-08-10 17:48:52+00:00,[],None
342,https://github.com/Arvind-vlsi/Traffic_Light_Controller.git,2020-08-11 20:04:30+00:00,,0,Arvind-vlsi/Traffic_Light_Controller,286837479,Verilog,Traffic_Light_Controller,376,0,2021-02-06 13:00:52+00:00,[],None
343,https://github.com/DikshaKapoor15/Game-Verilog.git,2020-08-18 05:53:51+00:00,,0,DikshaKapoor15/Game-Verilog,288367458,Verilog,Game-Verilog,6,0,2020-08-18 05:54:25+00:00,[],None
344,https://github.com/rajkumarbl/EECS_2021.git,2020-08-18 07:35:29+00:00,,0,rajkumarbl/EECS_2021,288387395,Verilog,EECS_2021,4135,0,2020-08-18 07:43:28+00:00,[],None
345,https://github.com/xingzhiyang/YNX.git,2020-08-19 08:39:44+00:00,test Git,0,xingzhiyang/YNX,288678799,Verilog,YNX,6,0,2021-08-31 05:16:01+00:00,[],None
346,https://github.com/alnvnjr/ResNet50-TF1.git,2020-08-28 00:59:15+00:00,Resnet50 CNN circuit implementation described in Spatial,0,alnvnjr/ResNet50-TF1,290916440,Verilog,ResNet50-TF1,5351,0,2020-08-28 01:00:40+00:00,[],None
347,https://github.com/foxxy777/half_divider_4.5.git,2020-08-20 09:00:13+00:00,4.5分频verilog代码,0,foxxy777/half_divider_4.5,288956724,Verilog,half_divider_4.5,1,0,2020-09-13 08:20:10+00:00,[],None
348,https://github.com/osaboh/TSL1401_verilog.git,2020-08-21 18:48:01+00:00,Linear Array Sensor controller for TSL1401.,0,osaboh/TSL1401_verilog,289342138,Verilog,TSL1401_verilog,3,0,2020-08-21 22:23:15+00:00,[],https://api.github.com/licenses/mit
349,https://github.com/arjunmenonv/EE2003-Computer-Organisation.git,2020-08-24 18:15:39+00:00,"5-stage Pipelined Implementation of RV32I ISA; includes single cycle implementation of the same and other assignments from EE2003 Computer Organisation (Fall 2020, IITM)",1,arjunmenonv/EE2003-Computer-Organisation,290004725,Verilog,EE2003-Computer-Organisation,1701,0,2021-07-21 09:05:46+00:00,[],https://api.github.com/licenses/mit
350,https://github.com/360-No-Scope/fpga.git,2020-08-29 06:04:48+00:00,FPGA code for the 360 N.O-Scope,0,360-No-Scope/fpga,291211727,Verilog,fpga,27963,0,2020-08-29 06:06:05+00:00,[],None
351,https://github.com/ash-olakangal/15x4-compressor-adder.git,2020-08-09 05:56:42+00:00,,0,ash-olakangal/15x4-compressor-adder,286176507,Verilog,15x4-compressor-adder,1,0,2020-08-09 06:05:51+00:00,[],None
352,https://github.com/gil19443/Digital_1.git,2020-08-09 05:03:18+00:00,electronica digital 1 UVG,0,gil19443/Digital_1,286170276,Verilog,Digital_1,63785,0,2022-01-29 19:33:32+00:00,[],None
353,https://github.com/Anamika-11/cycle-lock.git,2020-08-16 14:49:36+00:00,"Using FPGA board and verilog, scanning a unique bar code to open the lock.",1,Anamika-11/cycle-lock,287963714,Verilog,cycle-lock,198,0,2020-08-16 15:27:15+00:00,[],None
354,https://github.com/op-guy/32-bit-ALU-Verilog-Code.git,2020-08-17 10:04:12+00:00,CS-201 Assignment,0,op-guy/32-bit-ALU-Verilog-Code,288145593,Verilog,32-bit-ALU-Verilog-Code,2,0,2020-08-17 10:09:40+00:00,[],None
355,https://github.com/Cheng326CTWu/MIPSProcessor.git,2020-08-07 16:23:45+00:00,Contains implementation of a MIPS Processor,0,Cheng326CTWu/MIPSProcessor,285873439,Verilog,MIPSProcessor,1494,0,2020-08-19 03:51:12+00:00,[],None
356,https://github.com/Lookitzmike/DE-10Lite_Stopwatch.git,2020-08-08 05:01:17+00:00,DE-10 lite verilog stopwatch ,0,Lookitzmike/DE-10Lite_Stopwatch,285976547,Verilog,DE-10Lite_Stopwatch,6230,0,2020-08-08 12:37:19+00:00,[],None
357,https://github.com/zhzhqian/eecs150_labs.git,2020-07-30 13:48:02+00:00,,0,zhzhqian/eecs150_labs,283788005,Verilog,eecs150_labs,8212,0,2020-07-30 13:48:27+00:00,[],None
358,https://github.com/ssp97/190TWSCFA10R60_RAM_TEST.git,2020-08-02 13:07:31+00:00,,0,ssp97/190TWSCFA10R60_RAM_TEST,284463474,Verilog,190TWSCFA10R60_RAM_TEST,45520,0,2020-08-03 16:06:11+00:00,[],None
359,https://github.com/FIUSCIS-CDA/MUX4.git,2020-08-05 19:18:43+00:00,"4-input multiplexor, with 1-bit inputs",2,FIUSCIS-CDA/MUX4,285383134,Verilog,MUX4,51,0,2022-05-11 13:04:08+00:00,[],https://api.github.com/licenses/mit
360,https://github.com/bladecheng/ft232h_test.git,2020-08-03 14:28:45+00:00,,0,bladecheng/ft232h_test,284722270,,ft232h_test,1,0,2021-02-02 08:17:42+00:00,[],None
361,https://github.com/MElody9120/Simple_CPU.git,2020-08-15 13:55:27+00:00,CPU Designed By Verlilog,0,MElody9120/Simple_CPU,287756559,Verilog,Simple_CPU,119,0,2020-08-16 16:40:23+00:00,[],None
362,https://github.com/maxboss10086/FIR_FFT_LCDdisplay.git,2020-08-16 06:00:13+00:00,章咸鱼的毕业设计,0,maxboss10086/FIR_FFT_LCDdisplay,287883850,Verilog,FIR_FFT_LCDdisplay,23289,0,2020-08-16 06:12:04+00:00,[],None
363,https://github.com/comrade-mid/FIFO_Pipeline.git,2020-08-29 21:09:59+00:00,Parameratizable FIFO Pipeline,0,comrade-mid/FIFO_Pipeline,291349643,Verilog,FIFO_Pipeline,58,0,2023-01-28 13:03:27+00:00,[],None
364,https://github.com/ananya112/ECE2029.git,2020-07-31 22:36:05+00:00,,0,ananya112/ECE2029,284141946,Verilog,ECE2029,20027,0,2022-03-23 02:28:55+00:00,[],None
365,https://github.com/mun19176/Lab-3-digital-1-.git,2020-08-01 22:28:53+00:00,PABLO MUÑOZ 19176,0,mun19176/Lab-3-digital-1-,284349196,Verilog,Lab-3-digital-1-,4342,0,2020-08-01 22:38:55+00:00,[],None
366,https://github.com/lzk123-cpu/esp-crc-test.git,2020-08-02 02:16:31+00:00,,0,lzk123-cpu/esp-crc-test,284374207,Verilog,esp-crc-test,1163,0,2020-08-05 05:25:32+00:00,[],None
367,https://github.com/IObundle/iob-fir.git,2020-07-31 14:28:45+00:00,,1,IObundle/iob-fir,284055611,Verilog,iob-fir,9,0,2023-02-12 22:53:45+00:00,[],None
368,https://github.com/AlexLeave/quartus.git,2020-08-26 09:52:00+00:00,数电课设,0,AlexLeave/quartus,290458638,Verilog,quartus,10513,0,2020-08-31 14:46:50+00:00,[],None
369,https://github.com/acawhiz/DE-10-LITE-digital-Picture-frame.git,2020-08-20 16:12:47+00:00,Using JTAG UART for fast data transfer between PC and board using verilog,0,acawhiz/DE-10-LITE-digital-Picture-frame,289052014,Verilog,DE-10-LITE-digital-Picture-frame,8427,0,2021-01-05 16:09:29+00:00,[],None
370,https://github.com/guochaiwang/FPGA.git,2020-08-27 07:36:25+00:00,,0,guochaiwang/FPGA,290709076,Verilog,FPGA,5954,0,2020-08-27 07:53:28+00:00,[],None
371,https://github.com/cfriedt/uhd.git,2020-08-19 13:04:00+00:00,(clone of) The USRP™ Hardware Driver Repository,0,cfriedt/uhd,288733741,Verilog,uhd,125228,0,2020-09-03 13:43:46+00:00,[],
372,https://github.com/koodg123/pumpkin.git,2020-08-19 23:08:36+00:00,,1,koodg123/pumpkin,288856289,,pumpkin,743,0,2020-08-19 23:08:38+00:00,[],None
373,https://github.com/GoombaHunter/EmbeddedFPGA.git,2020-08-19 22:14:48+00:00,Work from my embedded FPGA course,0,GoombaHunter/EmbeddedFPGA,288848671,Verilog,EmbeddedFPGA,1152,0,2020-09-12 21:09:23+00:00,[],None
374,https://github.com/vulkanbets/assignment_0_2_c.git,2020-08-23 01:50:07+00:00,,0,vulkanbets/assignment_0_2_c,289597245,Verilog,assignment_0_2_c,2,0,2020-09-02 20:41:31+00:00,[],None
375,https://github.com/nettok/RV32E.git,2020-08-24 03:57:00+00:00,Toy implementation of a RISC-V RV32E instruction set in Verilog,0,nettok/RV32E,289823243,Verilog,RV32E,47,0,2020-08-30 01:48:13+00:00,[],None
376,https://github.com/139122fy/risc-v-core.git,2020-07-31 09:15:53+00:00,risc-v core,0,139122fy/risc-v-core,283993229,Verilog,risc-v-core,9585,0,2020-08-01 04:26:38+00:00,[],None
377,https://github.com/FIUSCIS-CDA/Decoder_32.git,2020-08-05 19:03:47+00:00,32-bit decoder,1,FIUSCIS-CDA/Decoder_32,285380064,Verilog,Decoder_32,78,0,2022-05-11 14:36:36+00:00,[],https://api.github.com/licenses/mit
378,https://github.com/Mostafa-wael/Randomizer.git,2020-08-06 15:55:58+00:00,A digital design for a randomizer which generates random numbers using an initial seed ,0,Mostafa-wael/Randomizer,285612208,Verilog,Randomizer,16,0,2020-08-09 09:17:03+00:00,"['digital-design', 'random-generation']",https://api.github.com/licenses/gpl-3.0
379,https://github.com/percentwei/FPGA-Project-Game.git,2020-08-15 02:23:38+00:00,,0,percentwei/FPGA-Project-Game,287662508,Verilog,FPGA-Project-Game,7645,0,2022-12-22 15:52:39+00:00,[],None
380,https://github.com/lokesh1512/sequence_detector_uvm.git,2020-08-21 17:21:31+00:00,1010 Sequence Detector using UVM,1,lokesh1512/sequence_detector_uvm,289325892,Verilog,sequence_detector_uvm,18,0,2020-08-26 14:11:17+00:00,[],None
381,https://github.com/lbaitemple/ece2613.git,2020-08-21 16:55:13+00:00,,1,lbaitemple/ece2613,289320728,Verilog,ece2613,421,0,2021-12-23 16:52:25+00:00,[],None
382,https://github.com/Woyakewicz/DP-RAM-single-heapsort.git,2020-09-02 17:39:52+00:00,,0,Woyakewicz/DP-RAM-single-heapsort,292351835,Verilog,DP-RAM-single-heapsort,38913,0,2020-12-12 23:10:24+00:00,[],None
383,https://github.com/William-SSAU/FPGA.git,2020-09-01 15:38:08+00:00,,0,William-SSAU/FPGA,292038310,Verilog,FPGA,3,0,2020-09-01 15:51:48+00:00,[],None
384,https://github.com/Daimz-may/git_test.git,2020-09-02 01:31:45+00:00,,0,Daimz-may/git_test,292148160,Verilog,git_test,0,0,2020-09-02 02:04:25+00:00,[],None
385,https://github.com/sudheer-22/Hardware-Platform-for-a-16-bit-computer.git,2020-08-30 12:55:29+00:00,Hardware platform for a 16-bit computer has been built and tested using verilog,0,sudheer-22/Hardware-Platform-for-a-16-bit-computer,291470306,Verilog,Hardware-Platform-for-a-16-bit-computer,361,0,2020-08-30 13:49:41+00:00,[],None
386,https://github.com/pel19072/Laboratorios-Digital-2020.git,2020-08-08 19:04:20+00:00,Laboratorios de Electrónica Digital 1 2020,0,pel19072/Laboratorios-Digital-2020,286103435,Verilog,Laboratorios-Digital-2020,18504,0,2022-05-18 23:34:13+00:00,[],None
387,https://github.com/tylergithub/LFSR_LinearFeedbackShiftRegister.git,2020-08-09 03:41:31+00:00,LFSR in Verilog with simulation result,1,tylergithub/LFSR_LinearFeedbackShiftRegister,286161276,Verilog,LFSR_LinearFeedbackShiftRegister,124,0,2020-08-09 03:52:31+00:00,[],None
388,https://github.com/delizoderek/FPGABitcoinMiner.git,2020-08-10 04:13:06+00:00,,0,delizoderek/FPGABitcoinMiner,286373364,Verilog,FPGABitcoinMiner,8,0,2020-08-14 04:32:57+00:00,[],None
389,https://github.com/hereisjayant/Simple-RISC-Machine-2-FSM-Controller.git,2020-08-01 05:33:47+00:00,Finite State Machine Controller for the “Simple RISC Machine”,0,hereisjayant/Simple-RISC-Machine-2-FSM-Controller,284194437,Verilog,Simple-RISC-Machine-2-FSM-Controller,14523,0,2021-03-02 06:16:09+00:00,[],None
390,https://github.com/llamadayo/TinyFPGA.git,2020-08-09 18:27:25+00:00,,0,llamadayo/TinyFPGA,286294133,Verilog,TinyFPGA,40,0,2021-07-26 07:53:55+00:00,[],https://api.github.com/licenses/gpl-3.0
391,https://github.com/vijayavelu/clock.git,2020-08-08 13:55:01+00:00,Clock using flipflops,0,vijayavelu/clock,286052820,Verilog,clock,1,0,2021-03-10 06:15:57+00:00,[],None
392,https://github.com/TheSuryaTeja/RTL-Design.git,2020-08-13 13:49:08+00:00,Basic RTL codes in Verilog,0,TheSuryaTeja/RTL-Design,287292683,Verilog,RTL-Design,2449,0,2020-10-03 08:35:15+00:00,[],None
393,https://github.com/omaryradwan/4bit_comparator.git,2020-08-12 20:03:56+00:00,,0,omaryradwan/4bit_comparator,287104950,Verilog,4bit_comparator,129,0,2020-08-12 20:07:01+00:00,[],None
394,https://github.com/mitchdz/ExampleVerilogCode.git,2020-08-13 18:36:17+00:00,,0,mitchdz/ExampleVerilogCode,287354239,Verilog,ExampleVerilogCode,1,0,2020-08-25 01:52:56+00:00,[],None
395,https://github.com/Msiciots/mips-cpu.git,2020-08-13 17:41:41+00:00,,0,Msiciots/mips-cpu,287343697,Verilog,mips-cpu,1028,0,2020-08-17 13:56:19+00:00,[],None
396,https://github.com/wangjiliang1983/e310_replay.git,2020-08-07 05:09:41+00:00,replay module on E310,1,wangjiliang1983/e310_replay,285742583,Verilog,e310_replay,40371,0,2020-08-07 05:43:07+00:00,[],
397,https://github.com/andrewqu2000/2048-in-Verilog.git,2020-08-07 14:32:05+00:00,,0,andrewqu2000/2048-in-Verilog,285849455,Verilog,2048-in-Verilog,24,0,2020-08-07 14:40:33+00:00,[],None
398,https://github.com/Arvind-vlsi/johnson_counter.git,2020-08-06 17:46:48+00:00,,0,Arvind-vlsi/johnson_counter,285634670,Verilog,johnson_counter,310,0,2020-08-15 06:30:35+00:00,[],None
399,https://github.com/sreenath419/verilog.git,2020-08-12 08:22:36+00:00,,0,sreenath419/verilog,286958203,Verilog,verilog,16,0,2023-01-21 13:59:55+00:00,[],None
400,https://github.com/ChenGithub1417/YaoYaoLe5002.git,2020-08-01 07:33:23+00:00,,0,ChenGithub1417/YaoYaoLe5002,284211603,Verilog,YaoYaoLe5002,56,0,2020-08-01 07:40:31+00:00,[],None
401,https://github.com/tzsun-coder/fpga.git,2020-08-02 08:45:06+00:00,数字识别 2020年新工科联盟-Xilinx暑期学校（Summer School）项目,0,tzsun-coder/fpga,284424242,Verilog,fpga,2041,0,2020-08-02 10:26:37+00:00,[],None
402,https://github.com/mayank-kabra2001/processor-design.git,2020-08-02 10:43:47+00:00,,0,mayank-kabra2001/processor-design,284441373,Verilog,processor-design,4710,0,2020-08-02 10:44:06+00:00,[],None
403,https://github.com/mun19508/Laboratorio-3.git,2020-08-03 00:32:15+00:00,,0,mun19508/Laboratorio-3,284567463,Verilog,Laboratorio-3,205,0,2020-08-03 00:32:28+00:00,[],None
404,https://github.com/grc5/Verilog_Labs.git,2020-08-01 01:12:52+00:00,VLSI Design Methodologies - Lab work,0,grc5/Verilog_Labs,284160878,Verilog,Verilog_Labs,32409,0,2020-08-27 04:31:23+00:00,[],None
405,https://github.com/kondounagi/ai-edge-contest-4th.git,2020-08-17 13:54:34+00:00,,0,kondounagi/ai-edge-contest-4th,288193762,Verilog,ai-edge-contest-4th,339513,0,2021-11-12 08:10:54+00:00,[],None
406,https://github.com/XinXinShiDai/Resize.git,2020-08-14 03:41:13+00:00,https://blog.csdn.net/MicroTalent12/article/details/106599116,0,XinXinShiDai/Resize,287436483,Verilog,Resize,7,0,2020-08-14 03:47:38+00:00,[],None
407,https://github.com/zzdts/icesugar_hd.git,2020-08-14 04:01:52+00:00,,0,zzdts/icesugar_hd,287439596,Verilog,icesugar_hd,7,0,2020-08-14 04:03:18+00:00,[],https://api.github.com/licenses/isc
408,https://github.com/gar19421/digital1_lab05.git,2020-08-15 23:29:54+00:00,,0,gar19421/digital1_lab05,287840911,Verilog,digital1_lab05,127,0,2020-08-16 04:21:39+00:00,[],None
409,https://github.com/vulkanbets/assignment_0_2_d.git,2020-08-23 07:51:15+00:00,,0,vulkanbets/assignment_0_2_d,289640688,Verilog,assignment_0_2_d,3,0,2020-09-02 21:08:28+00:00,[],None
410,https://github.com/aatmanb/Computer-Architecture-CS-F342-Project.git,2020-08-24 12:50:22+00:00,5-stage pipelined MIPS datapath design,0,aatmanb/Computer-Architecture-CS-F342-Project,289926626,Verilog,Computer-Architecture-CS-F342-Project,6,0,2020-08-24 12:54:46+00:00,[],None
411,https://github.com/IFpop/Single_mips_cpu.git,2020-08-27 03:14:16+00:00,北理小学期,0,IFpop/Single_mips_cpu,290663053,Verilog,Single_mips_cpu,5,0,2021-01-04 11:18:37+00:00,[],None
412,https://github.com/taneeshkaushik/VerilogAdders.git,2020-08-16 17:47:15+00:00,,0,taneeshkaushik/VerilogAdders,287994906,Verilog,VerilogAdders,1,0,2020-08-16 17:47:47+00:00,[],None
413,https://github.com/xiaoyi95/Nangate.git,2020-08-27 20:07:57+00:00,,0,xiaoyi95/Nangate,290871028,Verilog,Nangate,19,0,2020-08-27 20:10:25+00:00,[],None
414,https://github.com/alexkomazec/W2U_UVM_functional_verif_module.git,2020-09-01 22:01:23+00:00,,0,alexkomazec/W2U_UVM_functional_verif_module,292116774,Verilog,W2U_UVM_functional_verif_module,3841,0,2020-09-01 22:11:21+00:00,[],None
415,https://github.com/nemuzuki/verilog.git,2020-09-02 10:09:48+00:00,计组作业，单周期CPU,0,nemuzuki/verilog,292248257,Verilog,verilog,14,0,2023-07-26 09:02:18+00:00,[],None
416,https://github.com/Cem-Gulec/Microprocessors-Workspace.git,2020-08-18 22:01:40+00:00,,0,Cem-Gulec/Microprocessors-Workspace,288573605,Verilog,Microprocessors-Workspace,106726,0,2021-02-13 19:05:49+00:00,[],None
417,https://github.com/bhavyamullu-source/Car-Parking-System.git,2020-08-11 14:13:09+00:00,,0,bhavyamullu-source/Car-Parking-System,286762373,Verilog,Car-Parking-System,3,0,2020-08-11 14:15:09+00:00,[],None
418,https://github.com/shjiang-yang/Verilog-Module.git,2020-08-13 07:24:15+00:00,general module,0,shjiang-yang/Verilog-Module,287210293,Verilog,Verilog-Module,4940,0,2020-09-12 03:11:27+00:00,[],None
419,https://github.com/JyotsnaMeda/VerilogProjects.git,2020-08-14 13:31:54+00:00,,0,JyotsnaMeda/VerilogProjects,287540075,Verilog,VerilogProjects,76,0,2020-08-14 14:29:46+00:00,[],None
420,https://github.com/Bald-Badger/fumpy.git,2020-08-23 16:04:27+00:00,"fumpy, the FPGA based numpy accelerator",1,Bald-Badger/fumpy,289720040,Verilog,fumpy,117050,0,2020-11-03 08:55:51+00:00,[],None
421,https://github.com/vulkanbets/assignment_0_2_b.git,2020-08-21 04:58:53+00:00,,0,vulkanbets/assignment_0_2_b,289181210,Verilog,assignment_0_2_b,3,0,2020-09-02 19:35:58+00:00,[],None
422,https://github.com/jb-sifive/test.git,2020-08-11 04:06:32+00:00,test_folder,0,jb-sifive/test,286642306,Verilog,test,1,0,2020-08-11 04:09:29+00:00,[],None
423,https://github.com/Arvind-vlsi/cmos_nand_gate.git,2020-08-10 14:45:16+00:00,,0,Arvind-vlsi/cmos_nand_gate,286501747,Verilog,cmos_nand_gate,6216,0,2020-08-10 14:50:56+00:00,[],None
424,https://github.com/rahul0805/VLSI.git,2020-08-10 12:56:47+00:00,Digital circuits implemented in verilog,0,rahul0805/VLSI,286475470,Verilog,VLSI,75116,0,2020-08-10 14:06:26+00:00,[],None
425,https://github.com/vineeth357/Traffic-Light-Controller.git,2020-08-10 17:25:45+00:00,,0,vineeth357/Traffic-Light-Controller,286537827,Verilog,Traffic-Light-Controller,1,0,2020-08-10 17:26:15+00:00,[],None
426,https://github.com/maz131212/ed1_laboratorios.git,2020-08-09 14:30:31+00:00,Laboratorios Electrónica Digital 1,0,maz131212/ed1_laboratorios,286253591,Verilog,ed1_laboratorios,2194,0,2021-02-04 22:29:55+00:00,[],None
427,https://github.com/aush577/Pacman.git,2020-08-08 22:29:04+00:00,ECE385 Digital Systems Laboratory - Final Project,0,aush577/Pacman,286128551,Verilog,Pacman,56932,0,2022-07-11 03:06:26+00:00,[],None
428,https://github.com/GAFong/LABORATORIOS.git,2020-08-08 22:35:39+00:00,LABORATORIOS DEL SEMESTRES,0,GAFong/LABORATORIOS,286129285,Verilog,LABORATORIOS,49017,0,2020-11-22 02:24:23+00:00,[],None
429,https://github.com/Ore19095/Laboratorios_Digital1.git,2020-08-09 19:52:46+00:00,,0,Ore19095/Laboratorios_Digital1,286306904,Verilog,Laboratorios_Digital1,957,0,2020-11-07 23:15:41+00:00,[],None
430,https://github.com/adityaiitg/Booth-s-Multiplication.git,2020-08-06 14:55:05+00:00,,0,adityaiitg/Booth-s-Multiplication,285598706,Verilog,Booth-s-Multiplication,60,0,2020-08-06 15:24:03+00:00,[],https://api.github.com/licenses/mit
431,https://github.com/Arvind-vlsi/ring_counter.git,2020-08-06 17:46:09+00:00,,0,Arvind-vlsi/ring_counter,285634535,Verilog,ring_counter,286,0,2020-08-15 06:30:40+00:00,[],None
432,https://github.com/dianapaula19/hardware-modelling-course.git,2020-08-06 17:59:10+00:00,,0,dianapaula19/hardware-modelling-course,285637325,Verilog,hardware-modelling-course,19,0,2020-08-06 18:09:02+00:00,[],None
433,https://github.com/car19387/Lab_Digital01.git,2020-08-06 23:06:43+00:00,,0,car19387/Lab_Digital01,285688941,Verilog,Lab_Digital01,1405,0,2020-11-23 04:31:35+00:00,[],None
434,https://github.com/vineeth357/smart-Lock-verilog.git,2020-08-10 07:50:39+00:00,,0,vineeth357/smart-Lock-verilog,286411177,Verilog,smart-Lock-verilog,2,0,2020-08-10 07:54:19+00:00,[],https://api.github.com/licenses/mit
435,https://github.com/YJH-yjh/RISC_1.git,2020-08-05 08:15:28+00:00,2020Xilinx暑期学校,0,YJH-yjh/RISC_1,285224757,Verilog,RISC_1,152,0,2020-08-05 08:52:38+00:00,[],None
436,https://github.com/FIUSCIS-CDA/MUX32_32.git,2020-08-05 19:16:14+00:00,"32-input multiplexor, with 32-bit inputs",1,FIUSCIS-CDA/MUX32_32,285382597,Verilog,MUX32_32,173,0,2022-05-12 12:13:14+00:00,[],https://api.github.com/licenses/mit
437,https://github.com/AssisRaphael/Snooping_verilog.git,2020-08-30 14:14:44+00:00,Este repositórios contém um processador de três núcleos que implementa protocolo Snooping implementado na HDL Verilog.,0,AssisRaphael/Snooping_verilog,291483755,Verilog,Snooping_verilog,3,0,2020-08-30 17:57:44+00:00,[],None
438,https://github.com/agenidi/ALU-Verilog.git,2020-08-20 15:02:19+00:00,Simple ALU implemented using Verilog it takes two operands from external switchs on the FPGA (basys 2 kit) and echos both inputs and outputs on the seven segments after execution.,0,agenidi/ALU-Verilog,289036020,Verilog,ALU-Verilog,488,0,2020-08-21 08:30:58+00:00,[],None
439,https://github.com/avi1299/Verilog_Modules.git,2020-08-27 04:17:40+00:00,,0,avi1299/Verilog_Modules,290673590,Verilog,Verilog_Modules,6220,0,2020-12-22 04:06:39+00:00,[],None
440,https://github.com/Sam-t123/DigitalClock.git,2020-08-27 06:52:12+00:00,,0,Sam-t123/DigitalClock,290699745,Verilog,DigitalClock,5,0,2020-08-27 07:01:37+00:00,[],None
441,https://github.com/itvchi/LCD_AT043TN25_DE2_115.git,2020-08-26 21:27:36+00:00,Simple driver for AT043TN25 lcd,0,itvchi/LCD_AT043TN25_DE2_115,290608464,Verilog,LCD_AT043TN25_DE2_115,4,0,2020-08-27 02:58:12+00:00,[],None
442,https://github.com/hawkeye0604/checksum.git,2020-08-21 18:40:02+00:00,RTL module for checksum calculation,0,hawkeye0604/checksum,289340745,Verilog,checksum,1,0,2020-08-21 18:41:24+00:00,[],None
443,https://github.com/vulkanbets/mult_Fixed.git,2020-08-31 21:53:38+00:00,,0,vulkanbets/mult_Fixed,291832635,Verilog,mult_Fixed,11,0,2020-09-10 10:10:12+00:00,[],None
444,https://github.com/Manoj3050/AES.git,2020-08-19 15:26:03+00:00,AES encryption for FPGA,0,Manoj3050/AES,288768119,Verilog,AES,56,0,2020-08-19 15:58:27+00:00,[],None
445,https://github.com/vulkanbets/assignment_0_1.git,2020-08-19 00:25:39+00:00,,0,vulkanbets/assignment_0_1,288593347,Verilog,assignment_0_1,3,0,2020-09-02 18:15:00+00:00,[],None
446,https://github.com/sridhar-singhal/fpga_basics.git,2020-08-19 06:31:40+00:00,Random codes and notes while learning verilog,0,sridhar-singhal/fpga_basics,288652764,Verilog,fpga_basics,14,0,2020-08-20 08:25:54+00:00,[],None
447,https://github.com/zyp312863622/Accelerator-based-on-MFCA-Decomposition-Algorithm.git,2020-08-23 15:35:36+00:00,,0,zyp312863622/Accelerator-based-on-MFCA-Decomposition-Algorithm,289715009,Verilog,Accelerator-based-on-MFCA-Decomposition-Algorithm,13,0,2020-08-24 01:09:25+00:00,[],None
448,https://github.com/Cue19275/DIGITAL1UVG.git,2020-08-10 00:40:09+00:00,Mis archivos del curso de Digital I de la UVG,0,Cue19275/DIGITAL1UVG,286341920,Verilog,DIGITAL1UVG,11824,0,2020-11-23 03:47:08+00:00,[],None
449,https://github.com/San19231/Lab-4.git,2020-08-10 04:24:14+00:00,programas laboratorio #4 ,0,San19231/Lab-4,286374981,Verilog,Lab-4,62,0,2020-08-10 04:26:34+00:00,[],None
450,https://github.com/boltma/MIPS-pipeline-CPU.git,2020-08-12 02:05:37+00:00,Course experiment for THUEE Fundamental of Digital Logic and Processor 2020,0,boltma/MIPS-pipeline-CPU,286892463,Verilog,MIPS-pipeline-CPU,778,0,2023-01-28 02:10:18+00:00,[],None
451,https://github.com/aaki2608/Car-Parking.git,2020-08-12 07:35:34+00:00,,0,aaki2608/Car-Parking,286948285,Verilog,Car-Parking,2,0,2020-08-12 07:40:53+00:00,[],None
452,https://github.com/juhirani/Juhi_verilog.git,2020-08-14 15:23:55+00:00,,0,juhirani/Juhi_verilog,287564161,Verilog,Juhi_verilog,2,0,2020-08-14 15:35:33+00:00,[],None
453,https://github.com/XinXinShiDai/Full_Connect.git,2020-08-14 05:30:29+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605404,0,XinXinShiDai/Full_Connect,287451576,Verilog,Full_Connect,20,0,2020-08-17 02:42:17+00:00,[],None
454,https://github.com/nishtahir/flintstone.git,2020-08-30 23:27:05+00:00,,0,nishtahir/flintstone,291569434,Verilog,flintstone,400,0,2020-11-09 19:45:30+00:00,[],None
455,https://github.com/nithin-uppalapati/ee2003-Computer_Organization.git,2020-08-30 14:22:01+00:00,,0,nithin-uppalapati/ee2003-Computer_Organization,291485137,Verilog,ee2003-Computer_Organization,153,0,2021-09-19 06:58:40+00:00,[],None
456,https://github.com/JackeyLove1/Verilog-Design-Study.git,2020-08-29 09:37:42+00:00,Some Simple Verilog Design,0,JackeyLove1/Verilog-Design-Study,291242258,Verilog,Verilog-Design-Study,6,0,2021-07-09 04:26:44+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/jinyier/FLOSS.git,2020-08-06 21:59:02+00:00,This is the public repo releasing the binary of the FLOSS framework.,0,jinyier/FLOSS,285679695,Verilog,FLOSS,2572,0,2020-08-17 18:55:59+00:00,[],None
458,https://github.com/nav23040/AES-128-Bit-Encryption.git,2020-08-07 07:26:52+00:00,,0,nav23040/AES-128-Bit-Encryption,285766363,Verilog,AES-128-Bit-Encryption,173,0,2020-08-07 07:28:37+00:00,[],None
459,https://github.com/DerFetzer/icebreaker-litex-fgen.git,2020-08-06 21:28:57+00:00,,0,DerFetzer/icebreaker-litex-fgen,285674924,Verilog,icebreaker-litex-fgen,29,0,2020-08-06 21:30:57+00:00,[],None
460,https://github.com/ParshiS/Advanced_Digital_Design_Lab.git,2020-08-07 01:54:41+00:00,FPGA board Programming using Verilog,1,ParshiS/Advanced_Digital_Design_Lab,285712242,Verilog,Advanced_Digital_Design_Lab,4105,0,2020-08-07 01:56:52+00:00,[],None
461,https://github.com/menna15/Randomizer.git,2020-08-09 17:43:28+00:00,"Using a linear feedback shift register (LFSR), design a pseudorandom binary sequence (PRBS) generator.",0,menna15/Randomizer,286287133,Verilog,Randomizer,18,0,2022-05-20 12:47:43+00:00,"['verilog', 'logic-design', 'digital-design', 'random-generation']",https://api.github.com/licenses/gpl-3.0
462,https://github.com/Litianqi519/litianqi.git,2020-08-02 14:19:59+00:00,FPGA,0,Litianqi519/litianqi,284476170,Verilog,litianqi,569,0,2020-08-04 03:17:57+00:00,[],None
463,https://github.com/Arvind-vlsi/mux_21.git,2020-08-05 14:18:25+00:00,,0,Arvind-vlsi/mux_21,285309980,Verilog,mux_21,127,0,2020-08-15 06:30:42+00:00,[],None
464,https://github.com/lolipopking95/veribinlog.git,2020-08-01 14:25:38+00:00,,0,lolipopking95/veribinlog,284275248,Verilog,veribinlog,2660,0,2020-08-03 19:03:24+00:00,[],None
465,https://github.com/sa3mv3g/I2C.git,2020-07-31 10:33:02+00:00,Hardware implementation of I2C in Verilog  ,0,sa3mv3g/I2C,284009537,Verilog,I2C,164,0,2020-07-31 14:48:31+00:00,[],https://api.github.com/licenses/mit
466,https://github.com/hrshishym/Docker_ubuntu_yosys_netlistsvg.git,2020-08-10 04:09:49+00:00,Dockerfile for yosys and netlistsvg on ubuntu 18.04,0,hrshishym/Docker_ubuntu_yosys_netlistsvg,286372864,Verilog,Docker_ubuntu_yosys_netlistsvg,6,0,2020-08-10 04:35:12+00:00,[],https://api.github.com/licenses/mit
467,https://github.com/Arvind-vlsi/invertor_without_delay.git,2020-08-10 12:52:36+00:00,,0,Arvind-vlsi/invertor_without_delay,286474431,Verilog,invertor_without_delay,135,0,2020-08-10 12:59:27+00:00,[],None
468,https://github.com/FIUSCIS-CDA/INC4_32.git,2020-08-05 19:11:54+00:00,32-bit unit that increments by 4 (just a 32-bit adder whose second operand is hard-coded to 4),1,FIUSCIS-CDA/INC4_32,285381800,Verilog,INC4_32,61,0,2022-05-12 11:02:08+00:00,[],https://api.github.com/licenses/mit
469,https://github.com/sashankbajaru/RISC_processor.git,2020-07-31 19:20:00+00:00,A single cycle RISC microprocessor developed using Verilog and run on Spartan 3 FPGA.,0,sashankbajaru/RISC_processor,284112435,Verilog,RISC_processor,161,0,2020-07-31 19:40:49+00:00,[],None
470,https://github.com/kunal0617/mips-microprocessor.git,2020-07-31 05:42:48+00:00,,0,kunal0617/mips-microprocessor,283952661,Verilog,mips-microprocessor,4,0,2020-07-31 05:48:39+00:00,[],None
471,https://github.com/orhanagirman/Morse_Project.git,2020-07-31 20:34:33+00:00,,0,orhanagirman/Morse_Project,284124615,Verilog,Morse_Project,19967,0,2021-04-16 12:56:33+00:00,[],https://api.github.com/licenses/mit
472,https://github.com/Ruchikasharma0205/Vedic-Multilier.git,2020-08-14 07:07:33+00:00,32 bit fast multiplie in verilog,0,Ruchikasharma0205/Vedic-Multilier,287467646,Verilog,Vedic-Multilier,8,0,2020-08-14 07:29:26+00:00,[],None
473,https://github.com/mahimakumawat123/FPGA_project.git,2020-08-14 13:37:21+00:00,,0,mahimakumawat123/FPGA_project,287541143,Verilog,FPGA_project,2,0,2020-08-14 13:52:12+00:00,[],None
474,https://github.com/XinXinShiDai/Second_Fill.git,2020-08-14 04:10:39+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605937,0,XinXinShiDai/Second_Fill,287440739,Verilog,Second_Fill,3,0,2020-08-14 04:11:17+00:00,[],None
475,https://github.com/XinXinShiDai/ReLU.git,2020-08-14 04:16:43+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605414,0,XinXinShiDai/ReLU,287441632,Verilog,ReLU,2,0,2020-08-14 04:17:29+00:00,[],None
476,https://github.com/sribala0104/CarParkingSystem.git,2020-08-10 15:14:34+00:00,A project coded in Verilog HDL that can be implemented on FPGA board using ultrasonic sensors which monitors the entry and exit of cars.,0,sribala0104/CarParkingSystem,286508690,Verilog,CarParkingSystem,4,0,2020-08-10 15:21:48+00:00,[],None
477,https://github.com/Rajneesh04/Verilog_DotMatrix.git,2020-08-10 08:06:33+00:00,,0,Rajneesh04/Verilog_DotMatrix,286414489,Verilog,Verilog_DotMatrix,13,0,2021-05-08 12:03:50+00:00,[],None
478,https://github.com/god19260/Laboratorios_Fredy-Godoy_19260_Digital1.git,2020-08-09 05:23:06+00:00,,0,god19260/Laboratorios_Fredy-Godoy_19260_Digital1,286172559,Verilog,Laboratorios_Fredy-Godoy_19260_Digital1,6443,0,2020-11-23 05:34:00+00:00,[],None
479,https://github.com/saj18748/Labs.git,2020-08-09 17:17:15+00:00,laboratorios,0,saj18748/Labs,286282655,Verilog,Labs,684,0,2020-11-23 02:26:43+00:00,[],None
480,https://github.com/HLhello/about_fifo.git,2020-08-20 08:13:32+00:00,First in First out ,0,HLhello/about_fifo,288946772,Verilog,about_fifo,1902,0,2020-09-01 11:15:29+00:00,[],None
481,https://github.com/alpaca-915/ToBeOrNot.git,2020-08-19 07:19:15+00:00,Some Physical Layer Projects,0,alpaca-915/ToBeOrNot,288662179,Verilog,ToBeOrNot,18329,0,2020-09-07 12:24:37+00:00,[],None
482,https://github.com/manoj-crypto/Verilog-Codes.git,2020-08-31 15:44:12+00:00,,0,manoj-crypto/Verilog-Codes,291756939,Verilog,Verilog-Codes,11,0,2020-09-03 12:13:01+00:00,[],None
483,https://github.com/kdgwill/OR1K.git,2020-09-01 05:31:24+00:00,The OpenRisc architecture implemented on the DE0-nano running linux,1,kdgwill/OR1K,291905495,Verilog,OR1K,43878,0,2020-09-01 05:32:10+00:00,[],None
484,https://github.com/liuzexi256/Hardware-Security-and-VLSI.git,2020-09-01 05:12:06+00:00,,2,liuzexi256/Hardware-Security-and-VLSI,291902431,Verilog,Hardware-Security-and-VLSI,100912,0,2020-09-01 05:14:08+00:00,[],None
485,https://github.com/pc-28/reduced-mips32-withoutHazard.git,2020-08-21 10:02:25+00:00,MIPS 32 Verilog implementation without hazard mitigation.,0,pc-28/reduced-mips32-withoutHazard,289237549,Verilog,reduced-mips32-withoutHazard,3970,0,2020-08-24 16:11:23+00:00,[],None
486,https://github.com/chenwebsites/EECS2021.git,2020-08-21 03:07:37+00:00,Labs & Programs,0,chenwebsites/EECS2021,289164992,Verilog,EECS2021,48,0,2020-08-21 03:26:27+00:00,[],None
487,https://github.com/Mora-He/nscc.git,2020-08-17 07:41:48+00:00,,0,Mora-He/nscc,288115241,Verilog,nscc,112,0,2021-04-25 09:40:17+00:00,[],None
488,https://github.com/yoav-es/Digital-Lab.git,2020-08-25 16:40:03+00:00,Lab Verilog Exercises,0,yoav-es/Digital-Lab,290268793,Verilog,Digital-Lab,5818,0,2020-08-25 17:00:50+00:00,[],None
489,https://github.com/aprv0088/Design-and-Timing-analysis-of-Dadda-Multiplier.git,2020-08-26 08:35:52+00:00,,0,aprv0088/Design-and-Timing-analysis-of-Dadda-Multiplier,290441817,Verilog,Design-and-Timing-analysis-of-Dadda-Multiplier,3690,0,2020-08-26 10:14:02+00:00,[],None
490,https://github.com/lee-alan/Whack-a-Mole-on-FPGA.git,2020-08-07 19:26:09+00:00,CSC 258 Final Project: Whack-a-Mole on an FPGA with Verilog,0,lee-alan/Whack-a-Mole-on-FPGA,285905616,Verilog,Whack-a-Mole-on-FPGA,4804,0,2021-09-28 13:46:24+00:00,[],None
491,https://github.com/Arvind-vlsi/half_adder.git,2020-08-08 19:19:15+00:00,,0,Arvind-vlsi/half_adder,286105563,Verilog,half_adder,138,0,2020-08-08 19:22:49+00:00,[],None
492,https://github.com/diegosalazarsi95/USBHostSlave_DpC.git,2020-08-10 09:07:32+00:00,Tarea 3 y 4 del curso Diseñp para Comprobacion IIC 2020,0,diegosalazarsi95/USBHostSlave_DpC,286427390,Verilog,USBHostSlave_DpC,2,0,2020-08-10 09:08:50+00:00,[],None
493,https://github.com/cac1837/Lab4.git,2020-08-10 05:33:40+00:00,,0,cac1837/Lab4,286385041,Verilog,Lab4,10,0,2020-08-10 05:36:29+00:00,[],None
494,https://github.com/AndresSalazar1/digital1.git,2020-08-10 17:11:44+00:00,,0,AndresSalazar1/digital1,286534992,Verilog,digital1,32,0,2020-08-16 16:19:47+00:00,[],None
495,https://github.com/np1502/Alarm_Clock_using_Verilog.git,2020-08-11 06:54:34+00:00,,0,np1502/Alarm_Clock_using_Verilog,286669190,Verilog,Alarm_Clock_using_Verilog,4,0,2020-08-11 08:12:04+00:00,[],None
496,https://github.com/brox42/SDLX-processor.git,2020-08-12 10:40:25+00:00,,0,brox42/SDLX-processor,286986811,Verilog,SDLX-processor,3,0,2020-08-12 10:44:18+00:00,[],None
497,https://github.com/vulkanbets/assignment_0_2_a.git,2020-08-19 19:24:28+00:00,,0,vulkanbets/assignment_0_2_a,288818630,Verilog,assignment_0_2_a,3,0,2020-09-02 19:07:55+00:00,[],None
498,https://github.com/k3shavkish0re/FPGA-Implementation.git,2020-08-14 12:12:58+00:00,,0,k3shavkish0re/FPGA-Implementation,287524959,Verilog,FPGA-Implementation,3,0,2020-08-14 12:13:43+00:00,[],None
499,https://github.com/Ryuzuki1204/MineProcessor.git,2020-08-08 15:36:06+00:00,"A simple processor design, which may or may not be intended for design in minecraft",0,Ryuzuki1204/MineProcessor,286070563,Verilog,MineProcessor,19,0,2021-04-04 16:51:50+00:00,[],None
500,https://github.com/chrisfandrade16/state-machines-alu-display.git,2020-07-30 19:02:18+00:00,"A Verilog program that takes input and output to a circuit board to calculate and display numbers, using an ALU and a Moore state machine.",0,chrisfandrade16/state-machines-alu-display,283855428,Verilog,state-machines-alu-display,1,0,2020-07-30 19:04:38+00:00,[],None
501,https://github.com/Damian-Steiger/RISC-V_CompOrg.git,2020-07-31 01:55:07+00:00,,0,Damian-Steiger/RISC-V_CompOrg,283917499,Verilog,RISC-V_CompOrg,14,0,2020-07-31 01:56:39+00:00,[],None
502,https://github.com/Ttttsg/Flappy-Bird-on-SEA-Board.git,2020-08-01 11:59:09+00:00,,0,Ttttsg/Flappy-Bird-on-SEA-Board,284251175,Verilog,Flappy-Bird-on-SEA-Board,80052,0,2020-08-01 12:55:05+00:00,[],None
503,https://github.com/reymesson1/procesador_mips.git,2020-08-01 22:54:32+00:00,,0,reymesson1/procesador_mips,284352005,Verilog,procesador_mips,24712,0,2022-12-07 17:57:50+00:00,[],None
504,https://github.com/bacebace/traffic_control.git,2020-07-31 22:14:53+00:00,,0,bacebace/traffic_control,284139318,Verilog,traffic_control,3,0,2020-07-31 22:22:12+00:00,[],None
505,https://github.com/mol18822/Laboratorio3Digital1.git,2020-08-02 03:50:01+00:00,Lab 3 Digital 1 progra ,0,mol18822/Laboratorio3Digital1,284385550,Verilog,Laboratorio3Digital1,194,0,2020-08-02 03:50:10+00:00,[],None
506,https://github.com/FIUSCIS-CDA/SL2_16.git,2020-08-05 19:23:51+00:00,"Splice unit, designed for MIPS Branch instructions",1,FIUSCIS-CDA/SL2_16,285384210,Verilog,SL2_16,70,0,2022-05-31 15:54:29+00:00,[],https://api.github.com/licenses/mit
507,https://github.com/FIUSCIS-CDA/MUX3_32.git,2020-08-05 19:18:17+00:00,"3-bit multiplexor, with 32-bit inputs",1,FIUSCIS-CDA/MUX3_32,285383040,Verilog,MUX3_32,93,0,2022-05-12 12:23:02+00:00,[],https://api.github.com/licenses/mit
508,https://github.com/ash-olakangal/FIFO_buffer.git,2020-08-07 04:12:52+00:00,A FIFO memory buffer implementation in verilog,0,ash-olakangal/FIFO_buffer,285734670,Verilog,FIFO_buffer,2,0,2020-08-07 04:44:59+00:00,[],None
509,https://github.com/cGandom/Memory-Hierarchy.git,2020-08-03 18:22:30+00:00,Computer Architecture - Computer Assignment 5 - Memory Hierarchy,0,cGandom/Memory-Hierarchy,284775952,Verilog,Memory-Hierarchy,13,0,2021-08-10 05:07:33+00:00,[],None
510,https://github.com/DeamonYang/Cortex_M0_GPIO_C.git,2020-07-31 06:35:08+00:00,在arm m0内核外挂gpio和uart模块，并在开发板上运行成功,0,DeamonYang/Cortex_M0_GPIO_C,283961444,,Cortex_M0_GPIO_C,270,0,2024-02-09 03:55:23+00:00,[],None
511,https://github.com/Joshua-li-yi/LongXin.git,2020-08-15 07:53:16+00:00,Long Xin,0,Joshua-li-yi/LongXin,287702923,Verilog,LongXin,29,0,2020-08-15 10:55:00+00:00,[],None
512,https://github.com/taneeshkaushik/Elgamal-Algorithm-in-Verilog.git,2020-08-16 17:17:26+00:00,,0,taneeshkaushik/Elgamal-Algorithm-in-Verilog,287990082,Verilog,Elgamal-Algorithm-in-Verilog,1,0,2020-08-16 17:19:06+00:00,[],None
513,https://github.com/pcornier/HMCS44A.git,2020-08-15 13:05:10+00:00,Hitachi HD38800,0,pcornier/HMCS44A,287748042,Verilog,HMCS44A,23,0,2020-08-18 07:22:50+00:00,[],None
514,https://github.com/thiagoalves98/CIRCUITOS_LOGICOS_II.git,2020-08-04 04:40:07+00:00,,0,thiagoalves98/CIRCUITOS_LOGICOS_II,284878666,Verilog,CIRCUITOS_LOGICOS_II,2729,0,2020-08-04 04:42:24+00:00,[],None
515,https://github.com/pantao1227/crc_verilog.git,2020-08-21 01:42:12+00:00,,0,pantao1227/crc_verilog,289150271,Verilog,crc_verilog,7,0,2020-08-21 10:23:36+00:00,[],None
516,https://github.com/aminb7/MIPS-Processor-SingleCycle.git,2020-08-29 09:08:19+00:00,Implementation of single cycle MIPS processor in Verilog.,0,aminb7/MIPS-Processor-SingleCycle,291237955,Verilog,MIPS-Processor-SingleCycle,11,0,2022-01-17 16:33:13+00:00,[],None
517,https://github.com/jborza/buzzer-music-fpga.git,2020-08-29 18:16:11+00:00,,0,jborza/buzzer-music-fpga,291324947,Verilog,buzzer-music-fpga,2,0,2020-08-29 18:17:36+00:00,[],None
518,https://github.com/strong-Ting/ICDC_2015_grad.git,2020-08-28 14:16:41+00:00,,3,strong-Ting/ICDC_2015_grad,291064448,Verilog,ICDC_2015_grad,1645,0,2023-02-20 13:21:42+00:00,[],None
519,https://github.com/jamesH-48/32-Bit-ALU-Final.git,2020-08-10 01:22:57+00:00,Final version of the 32-bit ALU implemented in Verilog.,0,jamesH-48/32-Bit-ALU-Final,286347337,Verilog,32-Bit-ALU-Final,338,0,2020-08-11 00:04:53+00:00,[],None
520,https://github.com/AnimeshAnand1999/Digital_clock.git,2020-08-11 09:51:45+00:00,Basically its a clock which works on input of 100MHz system clock.,0,AnimeshAnand1999/Digital_clock,286707158,Verilog,Digital_clock,2,0,2020-08-11 10:12:26+00:00,[],None
521,https://github.com/jaymzee/verilog.git,2020-08-21 15:53:32+00:00,,0,jaymzee/verilog,289308420,Verilog,verilog,185,0,2021-10-26 11:40:45+00:00,[],None
522,https://github.com/RW-FPGA-devel-Team/MiSTer_lynx48.git,2020-08-23 09:34:13+00:00,WIP camputers lynx 48,3,RW-FPGA-devel-Team/MiSTer_lynx48,289655567,Verilog,MiSTer_lynx48,8038,0,2020-10-20 08:56:33+00:00,[],https://api.github.com/licenses/gpl-2.0
523,https://github.com/Gc04346/tp4_laoc.git,2020-08-17 15:20:22+00:00,,0,Gc04346/tp4_laoc,288214805,Verilog,tp4_laoc,11041,0,2020-08-17 15:21:27+00:00,[],None
524,https://github.com/kai-arsenault/VerilogOven.git,2020-08-19 20:24:50+00:00,Programmed DE10-Lite Intel FPGA board to have the same functionality as an oven,0,kai-arsenault/VerilogOven,288830144,Verilog,VerilogOven,6,0,2020-08-19 20:41:30+00:00,[],None
525,https://github.com/HLhello/about_fft.git,2020-08-19 01:31:14+00:00,fast Fourier transform,0,HLhello/about_fft,288603492,Verilog,about_fft,10,0,2020-09-02 03:05:13+00:00,[],None
526,https://github.com/Arshdeep-SD/MIPS_verilog.git,2020-08-22 22:43:51+00:00,A functioning MIPS-based processor coded in Verilog on the Vivado design suite.,0,Arshdeep-SD/MIPS_verilog,289578410,Verilog,MIPS_verilog,14,0,2021-02-18 21:59:31+00:00,[],None
527,https://github.com/lkhust/pd.git,2020-08-24 02:22:47+00:00, USB Power Delivery IP,1,lkhust/pd,289807290,Verilog,pd,31,0,2020-08-24 04:28:34+00:00,[],None
528,https://github.com/runrofl25/CECS301.git,2020-08-25 04:27:11+00:00,"A finite state machine learned from class, no implementation however.",0,runrofl25/CECS301,290112329,Verilog,CECS301,4,0,2020-08-25 04:32:59+00:00,[],None
529,https://github.com/laikas123/Pong_Verilog.git,2020-08-26 01:34:52+00:00,,0,laikas123/Pong_Verilog,290365007,Verilog,Pong_Verilog,12,0,2020-08-26 01:35:44+00:00,[],None
530,https://github.com/hchopra105/RISC-Processor.git,2020-08-26 07:23:24+00:00,6 Stage Pipelined 16-bit RISC Processor,0,hchopra105/RISC-Processor,290425945,Verilog,RISC-Processor,22,0,2020-08-26 07:26:20+00:00,[],None
531,https://github.com/ypradera/ASIC-Modeling-Synthesis.git,2020-08-26 04:19:55+00:00,class projects,0,ypradera/ASIC-Modeling-Synthesis,290393555,Verilog,ASIC-Modeling-Synthesis,4096,0,2020-08-26 20:31:51+00:00,[],None
532,https://github.com/814322112/SimpleMusicGame.git,2020-08-26 18:52:45+00:00,A music video game written in SystemVerilog for FPGAs. A VGA monitor required to play this game. This is a final project for EE371 at the University of Washington..,0,814322112/SimpleMusicGame,290579435,Verilog,SimpleMusicGame,71,0,2020-08-26 18:54:05+00:00,[],None
533,https://github.com/fernando19030/Laboratorios-Electronica_Digital_1-19030.git,2020-08-09 03:19:09+00:00,,0,fernando19030/Laboratorios-Electronica_Digital_1-19030,286158750,Verilog,Laboratorios-Electronica_Digital_1-19030,16592,0,2021-02-13 03:44:02+00:00,[],None
534,https://github.com/mun19176/LAB-4.git,2020-08-09 16:47:23+00:00,,0,mun19176/LAB-4,286277649,Verilog,LAB-4,1362,0,2020-08-09 16:47:46+00:00,[],None
535,https://github.com/strong-Ting/ICDC_2017_grad.git,2020-08-03 16:50:52+00:00,,3,strong-Ting/ICDC_2017_grad,284755586,Verilog,ICDC_2017_grad,59383,0,2021-06-27 09:22:44+00:00,[],None
536,https://github.com/TheWrangler/PSV0935A.git,2020-07-30 16:20:19+00:00,X/Ka波段频率源控制,0,TheWrangler/PSV0935A,283822698,Verilog,PSV0935A,1562,0,2020-07-30 16:23:13+00:00,[],None
537,https://github.com/lovely-necromancer/InvRBLWE.git,2020-07-31 09:27:43+00:00,HDL implementation of the Inverted Binary Ring-LWE. Lightweight Post-quantum Cryptosystem. Ideal for Internet of Things (IoT) applications. ,0,lovely-necromancer/InvRBLWE,283995620,Verilog,InvRBLWE,96,0,2023-04-07 11:29:14+00:00,[],
538,https://github.com/Arvind-vlsi/demux_14.git,2020-08-05 13:38:48+00:00,,0,Arvind-vlsi/demux_14,285298813,Verilog,demux_14,138,0,2020-08-15 06:30:43+00:00,[],None
539,https://github.com/Arvind-vlsi/demux_12.git,2020-08-05 12:15:49+00:00,,0,Arvind-vlsi/demux_12,285278564,Verilog,demux_12,140,0,2020-08-15 06:30:44+00:00,[],None
540,https://github.com/lan19175/Electronica_Digital_1-19175.git,2020-08-08 00:29:58+00:00,,0,lan19175/Electronica_Digital_1-19175,285944813,Verilog,Electronica_Digital_1-19175,17854,0,2020-11-06 01:19:20+00:00,[],None
541,https://github.com/mohith2310/Parking-Management-System.git,2020-08-06 17:48:15+00:00,,0,mohith2310/Parking-Management-System,285634938,Verilog,Parking-Management-System,678,0,2021-01-01 15:24:46+00:00,[],None
542,https://github.com/whensungoesdown/soc1.git,2020-08-02 16:56:59+00:00,,1,whensungoesdown/soc1,284503889,Verilog,soc1,13489,0,2023-02-21 11:12:41+00:00,[],None
543,https://github.com/Hrithik-Sahni/DAC-Digital_Alarm_Clock.git,2020-07-30 19:20:58+00:00,Implemented a Digital Alarm Clock using Verilog (HDL),0,Hrithik-Sahni/DAC-Digital_Alarm_Clock,283859038,Verilog,DAC-Digital_Alarm_Clock,6,0,2020-08-28 16:06:27+00:00,[],None
544,https://github.com/dua19022/Lab_Digital.git,2020-07-31 08:23:24+00:00,Laboratorio 03 - Digital,0,dua19022/Lab_Digital,283982615,Verilog,Lab_Digital,1246,0,2020-11-22 08:31:07+00:00,[],None
545,https://github.com/gurpreet-singh-5000/Fast-Multiplier-.git,2020-08-15 12:53:52+00:00,,0,gurpreet-singh-5000/Fast-Multiplier-,287746177,Verilog,Fast-Multiplier-,5,0,2020-09-10 09:45:51+00:00,[],None
546,https://github.com/fue19389/LAB05D1.git,2020-08-16 09:16:36+00:00,,0,fue19389/LAB05D1,287910884,Verilog,LAB05D1,172,0,2020-08-16 09:16:47+00:00,[],None
547,https://github.com/iluducvuong/Single-Cycle-RISC-V-Simutulation-ModelSim-.git,2020-08-16 10:18:25+00:00,,0,iluducvuong/Single-Cycle-RISC-V-Simutulation-ModelSim-,287920007,Verilog,Single-Cycle-RISC-V-Simutulation-ModelSim-,2231,0,2020-08-16 10:49:48+00:00,[],None
548,https://github.com/OU353637/Enhanced-AES.git,2020-08-06 10:03:00+00:00,"This project is implemented in Verilog HDL using Xilinx ISE design suite and also in MATLAB.the project is split into two modules i.e., matlab and verilog.each module has all layers related to encryption and decryption.the input data and key(each 128-bit long) need to be given through a testbench in verilog. In verilog implementation of AES,caesar cipher is used to enhance security. ",0,OU353637/Enhanced-AES,285536650,Verilog,Enhanced-AES,31,0,2020-08-06 10:11:30+00:00,[],None
549,https://github.com/Dinithipurna/FPGA-processor-design.git,2020-08-04 01:04:29+00:00,fpga basics using the lab sheets provided,0,Dinithipurna/FPGA-processor-design,284842453,Verilog,FPGA-processor-design,117147,0,2022-01-07 17:31:33+00:00,[],None
550,https://github.com/mxyabc/2020--Xilinx-Summer-School-.git,2020-08-04 02:33:10+00:00,2020--Xilinx-Summer-School-,0,mxyabc/2020--Xilinx-Summer-School-,284857835,Verilog,2020--Xilinx-Summer-School-,197,0,2020-08-04 02:36:19+00:00,[],None
551,https://github.com/sudheep2/SIMD-processor.git,2020-08-04 07:56:48+00:00,,1,sudheep2/SIMD-processor,284915059,Verilog,SIMD-processor,1366,0,2020-08-04 08:03:16+00:00,[],https://api.github.com/licenses/mit
552,https://github.com/Osos3006/femtoRV32I-RV16I-processor.git,2020-08-05 02:32:12+00:00,,1,Osos3006/femtoRV32I-RV16I-processor,285157447,Verilog,femtoRV32I-RV16I-processor,1198,0,2020-08-05 02:38:34+00:00,[],None
553,https://github.com/omaryradwan/fgpa_whack_a_mole.git,2020-08-12 20:09:40+00:00,,0,omaryradwan/fgpa_whack_a_mole,287105976,Verilog,fgpa_whack_a_mole,9,0,2020-08-12 20:10:21+00:00,[],None
554,https://github.com/mun19508/Laboratorios_Digital-.git,2020-08-10 02:28:35+00:00,Repositorio de todos los laboratorios,0,mun19508/Laboratorios_Digital-,286357113,Verilog,Laboratorios_Digital-,779,0,2020-11-26 09:09:14+00:00,[],None
555,https://github.com/Rod19566/ElectronicaDigitalLabs.git,2020-08-10 04:51:32+00:00,Segundo Semestre 2020,0,Rod19566/ElectronicaDigitalLabs,286378868,Verilog,ElectronicaDigitalLabs,9972,0,2020-11-23 05:49:02+00:00,[],None
556,https://github.com/mayank-it/Verilog.git,2020-08-16 08:32:10+00:00,Digital Design Using Verilog HDL,0,mayank-it/Verilog,287904549,Verilog,Verilog,659,0,2020-08-16 08:36:43+00:00,[],None
557,https://github.com/haozhanguk/verilog.git,2020-08-06 15:44:33+00:00,verilog VLSI,0,haozhanguk/verilog,285609746,Verilog,verilog,1,0,2020-08-06 16:15:47+00:00,[],None
558,https://github.com/ayush0119/Krssg-FPGA.git,2020-08-07 08:27:18+00:00,,0,ayush0119/Krssg-FPGA,285778342,Verilog,Krssg-FPGA,1711,0,2021-11-30 11:52:39+00:00,[],None
559,https://github.com/mol18822/Labs_Digital.git,2020-08-07 17:29:34+00:00,Labs Luispe ,0,mol18822/Labs_Digital,285885493,Verilog,Labs_Digital,16681,0,2020-11-08 05:32:07+00:00,[],None
560,https://github.com/marialuisamoreno/Processador.git,2020-08-15 23:07:22+00:00,Processador MIPS de 32 bits monociclo desenvolvido na disciplina de Laboratório de Sistemas: Arquitetura e Organização de Computadores da UNIFESP.,0,marialuisamoreno/Processador,287838543,Verilog,Processador,265,0,2020-08-15 23:09:45+00:00,[],None
561,https://github.com/Guysnacho/Verilog-Work.git,2020-08-16 04:00:58+00:00,A repo to hold the Verilog projects in modern digital systems,0,Guysnacho/Verilog-Work,287870006,Verilog,Verilog-Work,54,0,2023-01-28 13:15:35+00:00,[],None
562,https://github.com/pr2112/sap1e.git,2020-08-17 00:25:00+00:00,"A Verilog implementation of the SAP1 CPU as described by Albert Paul Malvino in his book ""Digital Computer Electronics"". ",0,pr2112/sap1e,288047783,Verilog,sap1e,24,0,2020-09-13 00:20:08+00:00,[],None
563,https://github.com/Radiophantom/FIFO.git,2020-08-18 07:09:48+00:00,,0,Radiophantom/FIFO,288382100,Verilog,FIFO,320,0,2020-08-24 08:50:18+00:00,[],None
564,https://github.com/MRaghupathi2/pipeline_verilog.git,2020-08-26 13:58:48+00:00,,0,MRaghupathi2/pipeline_verilog,290511576,Verilog,pipeline_verilog,21,0,2020-08-26 14:01:49+00:00,[],None
565,https://github.com/Carolinehyacinth/Game-Table-Tennis-.git,2020-08-29 23:10:40+00:00,,0,Carolinehyacinth/Game-Table-Tennis-,291363486,Verilog,Game-Table-Tennis-,202,0,2020-08-29 23:16:55+00:00,[],None
566,https://github.com/grympan/Basic_Design_LAB_of_Information_and_Communication_Engineering_2.git,2020-08-29 13:02:43+00:00,"Experimental report in undergraduate course (2019, 2-2)",0,grympan/Basic_Design_LAB_of_Information_and_Communication_Engineering_2,291272330,Verilog,Basic_Design_LAB_of_Information_and_Communication_Engineering_2,109374,0,2021-09-13 03:41:19+00:00,[],None
567,https://github.com/kootsoop/CET466-TestModule.git,2020-08-29 16:36:49+00:00,,0,kootsoop/CET466-TestModule,291308793,Verilog,CET466-TestModule,3376,0,2020-08-29 16:38:48+00:00,[],None
568,https://github.com/kgokarn/approximate_arithmetic_blocks.git,2020-08-29 07:33:44+00:00,Verilog top-down design of apporoximate adders and multipliers,0,kgokarn/approximate_arithmetic_blocks,291224175,Verilog,approximate_arithmetic_blocks,16706,0,2021-03-08 10:54:38+00:00,[],None
569,https://github.com/ZY-Zong/ECE385_Final_Project_Kriby.git,2020-08-30 11:41:36+00:00,,0,ZY-Zong/ECE385_Final_Project_Kriby,291458925,Verilog,ECE385_Final_Project_Kriby,203733,0,2021-05-03 06:13:36+00:00,[],None
570,https://github.com/daobaanh/GOST-28147-89.git,2020-08-10 08:12:20+00:00,"verilog, pipelined",0,daobaanh/GOST-28147-89,286415696,Verilog,GOST-28147-89,15,0,2023-10-19 07:16:32+00:00,[],None
571,https://github.com/vineeth357/UART-communication-FPGA.git,2020-08-11 09:34:21+00:00,,0,vineeth357/UART-communication-FPGA,286703486,Verilog,UART-communication-FPGA,6,0,2020-08-11 10:44:58+00:00,[],None
572,https://github.com/ajesquirell/DE1-SoC-Asteroids.git,2020-08-10 20:06:40+00:00,"Final project for Liberty University ENGC 401 class. Runs on DE1-SoC Cyclone V board, and requires custom computer architecture to enable the VGA subsystem at 640x480 resolution, a custom RNG VHDL hardware module and accompanying FIFO memory module enabled and connected in Intel's Qsys/Platform Designer.",0,ajesquirell/DE1-SoC-Asteroids,286568492,Verilog,DE1-SoC-Asteroids,120571,0,2020-08-10 21:15:33+00:00,[],None
573,https://github.com/aaki2608/traffic-light.git,2020-08-12 07:47:14+00:00,,0,aaki2608/traffic-light,286950759,Verilog,traffic-light,1,0,2020-08-12 07:49:46+00:00,[],None
574,https://github.com/lam19267/LAB4_D_LAM_19267.git,2020-08-10 05:08:13+00:00,,0,lam19267/LAB4_D_LAM_19267,286381220,Verilog,LAB4_D_LAM_19267,61,0,2020-08-10 05:08:26+00:00,[],None
575,https://github.com/XinXinShiDai/First_Fill.git,2020-08-14 03:50:28+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605065,0,XinXinShiDai/First_Fill,287437906,Verilog,First_Fill,5,0,2020-08-14 03:51:47+00:00,[],None
576,https://github.com/XinXinShiDai/First_CNN.git,2020-08-14 03:57:02+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605215,0,XinXinShiDai/First_CNN,287438894,Verilog,First_CNN,20,0,2020-08-14 03:58:11+00:00,[],None
577,https://github.com/sushma6110/sushma.v.git,2020-08-22 06:40:15+00:00,Created my sushma,0,sushma6110/sushma.v,289434897,Verilog,sushma.v,0,0,2020-08-22 06:42:23+00:00,[],None
578,https://github.com/foxxy777/float2fix.git,2020-08-20 09:13:48+00:00,浮点转定点verilog代码,0,foxxy777/float2fix,288959849,Verilog,float2fix,4,0,2020-09-13 08:21:22+00:00,[],None
579,https://github.com/dknowuser/SysVerilogLabs.git,2020-08-03 16:20:15+00:00,,0,dknowuser/SysVerilogLabs,284748767,Verilog,SysVerilogLabs,22973,0,2020-08-03 16:25:54+00:00,[],None
580,https://github.com/0b111000/Dot-Matrix.git,2020-08-08 13:52:33+00:00,,0,0b111000/Dot-Matrix,286052411,Verilog,Dot-Matrix,3,0,2020-08-08 13:53:03+00:00,[],https://api.github.com/licenses/mit
581,https://github.com/Pra19025/Laboratorio-Digital1.git,2020-08-08 21:18:20+00:00,,0,Pra19025/Laboratorio-Digital1,286120684,Verilog,Laboratorio-Digital1,579,0,2021-02-11 16:57:17+00:00,[],None
582,https://github.com/engAhmedMS/MIPS-processor.git,2020-08-08 16:52:17+00:00,Verilog implementation of single cycle MIPS processor supports 27 instructions.,0,engAhmedMS/MIPS-processor,286082917,Verilog,MIPS-processor,22,0,2021-06-29 09:18:07+00:00,[],None
583,https://github.com/vignesh99/Microprocessor.git,2020-08-07 00:02:43+00:00,Code written in Verilog for my`course project (EE2016) to build a microprocessor,0,vignesh99/Microprocessor,285696069,Verilog,Microprocessor,623,0,2022-06-22 14:28:38+00:00,[],https://api.github.com/licenses/mit
584,https://github.com/Jitendraparmar19/SECURITY-CHECK-FOR-AIRPORT.git,2020-08-09 08:44:09+00:00,,0,Jitendraparmar19/SECURITY-CHECK-FOR-AIRPORT,286199647,Verilog,SECURITY-CHECK-FOR-AIRPORT,2,0,2020-08-10 09:47:39+00:00,[],None
585,https://github.com/johnzchgrd/paste_bin-and-useful_gadgets.git,2020-08-10 13:41:37+00:00,"useful code pieces or strings, verilog modules under tons of tests, and so on...(i can't figure out how to discribe a paste-bin...)",0,johnzchgrd/paste_bin-and-useful_gadgets,286486038,Verilog,paste_bin-and-useful_gadgets,63,0,2020-09-01 02:51:55+00:00,[],None
586,https://github.com/Vishal18e/IEEE_754.git,2020-07-31 08:11:38+00:00,,0,Vishal18e/IEEE_754,283980363,Verilog,IEEE_754,20,0,2021-09-14 18:19:26+00:00,[],None
587,https://github.com/Dmitriy-Fedorov/xczu19_U46_clock_test.git,2020-07-31 16:37:17+00:00,,0,Dmitriy-Fedorov/xczu19_U46_clock_test,284083025,Verilog,xczu19_U46_clock_test,25,0,2020-08-05 11:37:42+00:00,[],None
588,https://github.com/suyash-20/Verilog_Repo.git,2020-07-31 20:12:58+00:00,,0,suyash-20/Verilog_Repo,284121250,Verilog,Verilog_Repo,9050,0,2021-10-24 02:01:39+00:00,[],https://api.github.com/licenses/apache-2.0
589,https://github.com/mfkiwl/TomRiVer-CPU.git,2020-07-31 20:52:49+00:00,A cpu using Tomasulo‘s algorithm and risc-v instruction set.,0,mfkiwl/TomRiVer-CPU,284127436,,TomRiVer-CPU,143,0,2021-06-01 06:29:10+00:00,[],None
590,https://github.com/Arvind-vlsi/full_adder.git,2020-08-08 19:23:45+00:00,,0,Arvind-vlsi/full_adder,286106157,Verilog,full_adder,139,0,2020-08-08 19:26:38+00:00,[],None
591,https://github.com/JainHarshit54/Microcontroller.git,2020-08-10 00:02:10+00:00,This is simplified Microcontroller,0,JainHarshit54/Microcontroller,286337455,Verilog,Microcontroller,5,0,2020-08-10 00:35:12+00:00,[],None
592,https://github.com/Vanegas19125/Lab04_JVVG.git,2020-08-10 03:51:02+00:00,,0,Vanegas19125/Lab04_JVVG,286370253,Verilog,Lab04_JVVG,58,0,2020-08-10 03:52:22+00:00,[],None
593,https://github.com/Danika2402/Electronica-Digital-1.git,2020-08-01 05:57:12+00:00,"clase de la Universidad, Electronica digital 1",0,Danika2402/Electronica-Digital-1,284197463,Verilog,Electronica-Digital-1,7938,0,2020-11-19 17:42:28+00:00,[],None
594,https://github.com/kekellner/digital1_lab03.git,2020-07-30 09:20:09+00:00,,1,kekellner/digital1_lab03,283726072,Verilog,digital1_lab03,109,0,2022-05-18 23:34:48+00:00,[],None
595,https://github.com/cyriljchan/CPE114L.git,2020-08-04 16:00:27+00:00,Introduction to HDL Programming (huh),0,cyriljchan/CPE114L,285029893,Verilog,CPE114L,18,0,2022-08-22 05:01:11+00:00,[],None
596,https://github.com/ashokn414/verilogbasiccodes.git,2020-08-04 13:16:30+00:00,basic combinational and sequential verilog codes,0,ashokn414/verilogbasiccodes,284985334,Verilog,verilogbasiccodes,218,0,2020-08-20 07:19:13+00:00,[],None
597,https://github.com/nancyradadia/MIPS-16-bit.git,2020-08-04 13:08:49+00:00,,1,nancyradadia/MIPS-16-bit,284983340,Verilog,MIPS-16-bit,147,0,2020-08-07 06:05:45+00:00,[],None
598,https://github.com/maxCodeVector/Minisys-CPU.git,2020-08-07 14:37:49+00:00,,0,maxCodeVector/Minisys-CPU,285850738,Verilog,Minisys-CPU,14,0,2020-08-07 14:48:01+00:00,[],None
599,https://github.com/Anseljackbobo/ECE154.git,2020-08-06 22:08:13+00:00,Class work for ECE154,0,Anseljackbobo/ECE154,285680961,Verilog,ECE154,15212,0,2020-08-06 22:48:54+00:00,[],None
600,https://github.com/huanglu28/GCD-Calculator-by-Euclidean-algorithm.git,2020-08-18 05:42:01+00:00,,0,huanglu28/GCD-Calculator-by-Euclidean-algorithm,288365318,Verilog,GCD-Calculator-by-Euclidean-algorithm,12,0,2020-08-18 05:44:20+00:00,[],None
601,https://github.com/damobin/verilog_export.git,2020-08-24 09:38:00+00:00,verilog_export,0,damobin/verilog_export,289886586,Verilog,verilog_export,5,0,2020-08-24 09:39:25+00:00,[],None
602,https://github.com/psahu81011/Car-Parking-System.git,2020-08-10 19:25:22+00:00,A Car Parking System using verilog,0,psahu81011/Car-Parking-System,286561101,Verilog,Car-Parking-System,2,0,2020-08-10 19:30:58+00:00,[],None
603,https://github.com/aditj/LabReportSynthesizer.git,2020-08-11 08:15:24+00:00,,0,aditj/LabReportSynthesizer,286685905,Verilog,LabReportSynthesizer,1,0,2020-08-11 09:32:30+00:00,[],None
604,https://github.com/sharma18b/Traffic-Light-Verilog.git,2020-08-10 16:54:12+00:00,Traffic Light Verilog Code,0,sharma18b/Traffic-Light-Verilog,286531221,Verilog,Traffic-Light-Verilog,0,0,2020-08-10 16:55:58+00:00,[],None
605,https://github.com/skecherboy/RISC-V_Processor_32Bits.git,2020-08-27 01:03:05+00:00,,0,skecherboy/RISC-V_Processor_32Bits,290639630,Verilog,RISC-V_Processor_32Bits,2095,0,2020-12-07 03:38:40+00:00,[],None
606,https://github.com/laikas123/Ambient_Light_Sensor.git,2020-08-26 01:33:07+00:00,,0,laikas123/Ambient_Light_Sensor,290364701,Verilog,Ambient_Light_Sensor,3,0,2020-08-26 01:34:26+00:00,[],None
607,https://github.com/Tiff923/Mastermind.git,2020-08-28 07:11:12+00:00,,0,Tiff923/Mastermind,290977001,Verilog,Mastermind,8083,0,2020-08-28 07:12:50+00:00,[],None
608,https://github.com/zwm/afc.git,2020-08-27 03:12:50+00:00,,0,zwm/afc,290662746,Verilog,afc,82,0,2020-09-04 11:20:36+00:00,[],None
609,https://github.com/Sameer-SD/RISC-V.git,2020-08-16 14:44:09+00:00,,0,Sameer-SD/RISC-V,287962611,Verilog,RISC-V,1310,0,2020-08-16 14:52:25+00:00,[],None
610,https://github.com/jpsety/test.git,2020-08-15 20:23:33+00:00,,0,jpsety/test,287819363,Verilog,test,5902,0,2020-08-15 20:30:38+00:00,[],https://api.github.com/licenses/mit
611,https://github.com/scottydoesntknow4tran/Finite-State-Machines.git,2020-08-16 04:58:21+00:00,"This program creates a Finite State machine which is machine with many states that it can be in. The machine responds to an input to determine the next state and eventually an output. This is a way of creating simple machine with functioning memory, like a key pad.",0,scottydoesntknow4tran/Finite-State-Machines,287876578,Verilog,Finite-State-Machines,5,0,2020-08-16 05:24:37+00:00,[],None
612,https://github.com/NicoleDaiPra/dlx.git,2020-08-06 09:55:34+00:00,,1,NicoleDaiPra/dlx,285535141,Verilog,dlx,35939,0,2021-10-20 21:40:31+00:00,[],None
613,https://github.com/govilharsh/Switch-Debouncing-Circuit.git,2020-08-05 14:10:16+00:00,Switch debouncing circuit made using verilog,0,govilharsh/Switch-Debouncing-Circuit,285307432,Verilog,Switch-Debouncing-Circuit,37,0,2020-08-05 14:14:37+00:00,[],None
614,https://github.com/Klexis/MIPS32.git,2020-08-06 16:23:15+00:00,,0,Klexis/MIPS32,285618007,Verilog,MIPS32,3,0,2020-08-06 16:25:48+00:00,[],None
615,https://github.com/FIUSCIS-CDA/MUX2_5.git,2020-08-05 19:13:40+00:00,2-input multiplexor with 5-bit inputs,1,FIUSCIS-CDA/MUX2_5,285382122,Verilog,MUX2_5,50,0,2022-05-12 11:27:26+00:00,[],https://api.github.com/licenses/mit
616,https://github.com/XinXinShiDai/First_Pool.git,2020-08-14 04:06:25+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605302,0,XinXinShiDai/First_Pool,287440207,Verilog,First_Pool,3,0,2020-08-14 04:07:00+00:00,[],None
617,https://github.com/BenLand100/axi_server.git,2020-08-20 14:23:23+00:00,Minimal example of interfacing real time software with cocotb firmware simulation.,0,BenLand100/axi_server,289026424,Verilog,axi_server,8,0,2020-08-20 16:08:08+00:00,[],None
618,https://github.com/sirius1b/ECE_270_Verilog.git,2020-08-19 14:12:57+00:00,,0,sirius1b/ECE_270_Verilog,288750216,Verilog,ECE_270_Verilog,31,0,2020-08-19 14:19:16+00:00,[],None
619,https://github.com/x3cs/x3cs-core.git,2020-08-18 19:44:49+00:00,,0,x3cs/x3cs-core,288549251,Verilog,x3cs-core,145,0,2020-08-18 19:49:35+00:00,[],None
620,https://github.com/Andyan0313/Num_Recognize.git,2020-07-30 05:12:24+00:00,Num_Recognize,0,Andyan0313/Num_Recognize,283675570,Verilog,Num_Recognize,6954,0,2020-07-30 05:27:46+00:00,[],None
621,https://github.com/alexyavni/ECE552.git,2020-08-04 03:15:08+00:00,Computer Architecture at UW Madison - Spring 2020,2,alexyavni/ECE552,284865223,Verilog,ECE552,38281,0,2020-08-04 03:32:55+00:00,[],None
622,https://github.com/deny72/2020Summer.git,2020-08-04 04:11:13+00:00,,0,deny72/2020Summer,284874386,Verilog,2020Summer,6,0,2020-08-04 04:17:05+00:00,[],None
623,https://github.com/pel19072/Lab_3_Tablas_de_verdad.git,2020-08-02 03:58:20+00:00,Entrega Final,0,pel19072/Lab_3_Tablas_de_verdad,284386565,Verilog,Lab_3_Tablas_de_verdad,12,0,2020-08-02 04:01:14+00:00,[],None
624,https://github.com/dsrasheed/ece337.git,2020-08-25 19:31:01+00:00,,0,dsrasheed/ece337,290305464,Verilog,ece337,5553,0,2024-01-25 11:10:23+00:00,[],None
625,https://github.com/nexusbryan/lift_controller.git,2020-07-31 14:24:35+00:00,,0,nexusbryan/lift_controller,284054746,Verilog,lift_controller,10,0,2020-08-01 03:38:36+00:00,[],None
626,https://github.com/pu19249/Repositorio-D1-19249.git,2020-08-01 21:13:15+00:00,"JonathanPu, laboratorio03 digital1",0,pu19249/Repositorio-D1-19249,284339683,Verilog,Repositorio-D1-19249,25575,0,2021-11-16 06:16:46+00:00,[],None
627,https://github.com/pel19072/Laboratorio_3.git,2020-08-01 06:33:58+00:00,8 tablas de verdad usando verilog (4 ejercicios - tablas SOP y POS para cada uno),0,pel19072/Laboratorio_3,284202832,Verilog,Laboratorio_3,6,0,2020-08-01 21:14:04+00:00,[],None
628,https://github.com/sireesha54/siri-verilog-AMBA3-APB.git,2020-07-30 04:50:44+00:00,,0,sireesha54/siri-verilog-AMBA3-APB,283672484,Verilog,siri-verilog-AMBA3-APB,3,0,2020-07-30 07:00:17+00:00,[],None
629,https://github.com/Cue19275/digital1_lab3_Cue.git,2020-07-30 22:42:06+00:00,Práctica 3 del laboratorio de Digital 1 UVG,0,Cue19275/digital1_lab3_Cue,283890981,Verilog,digital1_lab3_Cue,1469,0,2020-08-03 02:58:10+00:00,[],None
630,https://github.com/dknowuser/VerilogLabs.git,2020-08-02 13:21:42+00:00,,0,dknowuser/VerilogLabs,284465884,Verilog,VerilogLabs,6023,0,2020-08-02 13:23:59+00:00,[],None
631,https://github.com/valeelorraine/Laboratorios_Digital.git,2020-08-02 17:40:00+00:00,Gate level modelling para las 4 tablas de verdad.,0,valeelorraine/Laboratorios_Digital,284511057,Verilog,Laboratorios_Digital,18817,0,2020-11-23 00:17:34+00:00,[],None
632,https://github.com/a-samara/de2.git,2020-08-04 22:45:22+00:00,Verilog code for the Altera DE2 Board,1,a-samara/de2,285117634,Verilog,de2,27,0,2020-08-04 23:05:49+00:00,[],None
633,https://github.com/snehra0224/pong_verilog.git,2020-08-07 22:46:40+00:00,,0,snehra0224/pong_verilog,285933479,Verilog,pong_verilog,10,0,2020-08-07 22:50:28+00:00,[],None
634,https://github.com/FIUSCIS-CDA/Adder_32.git,2020-08-05 19:02:02+00:00,32-bit Adder,1,FIUSCIS-CDA/Adder_32,285379731,Verilog,Adder_32,100,0,2022-05-10 11:33:27+00:00,[],https://api.github.com/licenses/mit
635,https://github.com/jgabriellacerda/MIPS_Verilog.git,2020-08-18 23:04:20+00:00,,0,jgabriellacerda/MIPS_Verilog,288582308,Verilog,MIPS_Verilog,11418,0,2020-09-16 16:13:31+00:00,[],None
636,https://github.com/i-navneet/CombinationalALU.git,2020-08-14 09:41:51+00:00,"Designed and simulated a 32 bit ALU design, that included a fast adder, multiplier, comparator and logical operators.",1,i-navneet/CombinationalALU,287498307,Verilog,CombinationalALU,27,0,2020-08-14 09:45:07+00:00,[],None
637,https://github.com/wikdin/Final-Project.git,2020-08-14 20:07:41+00:00,,0,wikdin/Final-Project,287615510,Verilog,Final-Project,178,0,2020-08-14 20:11:17+00:00,[],None
638,https://github.com/lyuyangly/async_fifo.git,2020-08-15 04:06:26+00:00,Asynchronous FIFO Design and Simulation,0,lyuyangly/async_fifo,287674652,Verilog,async_fifo,18,0,2020-08-15 10:04:05+00:00,[],None
639,https://github.com/phiel17/RISC-V.git,2020-08-15 09:59:51+00:00,,0,phiel17/RISC-V,287721013,Verilog,RISC-V,7,0,2020-08-16 02:41:39+00:00,[],None
640,https://github.com/MAGP116/Dance-game-Verilog.git,2020-08-14 18:37:38+00:00,"A rhythm game for Basys2 that use a numeric pad as ""dance platform"".",0,MAGP116/Dance-game-Verilog,287600611,Verilog,Dance-game-Verilog,8,0,2020-08-14 18:39:01+00:00,[],None
641,https://github.com/ankit8866/tic_tac_toe_digital.git,2020-08-10 17:23:09+00:00,,0,ankit8866/tic_tac_toe_digital,286537299,Verilog,tic_tac_toe_digital,4,0,2020-08-10 17:28:19+00:00,[],None
642,https://github.com/Nitesh1421/project.git,2020-09-02 15:55:19+00:00,,0,Nitesh1421/project,292328094,Verilog,project,1,0,2020-09-02 15:56:37+00:00,[],None
643,https://github.com/CellWizard/FSMP.git,2020-08-11 11:20:15+00:00,A proof of concept FSK modem and switching mixer implemented in a FPGA for use as a HAM upconverter.  Designed to run on a ICE40 FPGA on a ICEStick eval board  Needs Yosys and others to build.  Originally designed with ICEStudio.,0,CellWizard/FSMP,286724732,Verilog,FSMP,147,0,2020-08-11 11:27:34+00:00,[],https://api.github.com/licenses/mit
644,https://github.com/nitheeshkumar17/Real_Time_Clock.git,2020-08-09 00:57:10+00:00,,0,nitheeshkumar17/Real_Time_Clock,286143329,Verilog,Real_Time_Clock,75,0,2020-08-10 07:54:00+00:00,[],https://api.github.com/licenses/mit
645,https://github.com/vajrala2001/digitalwatch.git,2020-08-09 02:43:14+00:00,,0,vajrala2001/digitalwatch,286154721,Verilog,digitalwatch,5,0,2020-08-09 02:49:49+00:00,[],None
646,https://github.com/mfkiwl/2_way_superscalar_out_of_order_processor.git,2020-08-21 08:27:09+00:00,,0,mfkiwl/2_way_superscalar_out_of_order_processor,289218359,,2_way_superscalar_out_of_order_processor,16953,0,2022-10-10 22:59:23+00:00,[],None
647,https://github.com/xl86305955/SME.git,2020-08-25 16:00:52+00:00,,0,xl86305955/SME,290260099,Verilog,SME,1,0,2020-08-25 16:03:18+00:00,[],None
648,https://github.com/sthao0/CPE64.git,2020-09-02 23:44:08+00:00,,0,sthao0/CPE64,292418633,Verilog,CPE64,164451,0,2020-09-03 05:27:53+00:00,[],None
649,https://github.com/callmebohdan/Single-Cycle-MIPS32-processor.git,2020-07-30 09:49:38+00:00,Single-Cycle MIPS32 processor,0,callmebohdan/Single-Cycle-MIPS32-processor,283732781,Verilog,Single-Cycle-MIPS32-processor,158,0,2020-10-05 00:13:22+00:00,[],https://api.github.com/licenses/gpl-3.0
650,https://github.com/LukeLIN-web/verilog.git,2020-07-30 09:51:57+00:00,常用组合电路模块的设计与应用,0,LukeLIN-web/verilog,283733290,Verilog,verilog,64,0,2020-07-30 10:34:58+00:00,[],None
651,https://github.com/JoseLuisA-P/LaboratorioDeElectronicaDigital.git,2020-08-04 16:59:57+00:00,Practicas de laboratorio,0,JoseLuisA-P/LaboratorioDeElectronicaDigital,285044581,Verilog,LaboratorioDeElectronicaDigital,3693,0,2020-11-19 21:54:51+00:00,[],None
652,https://github.com/XinXinShiDai/Second_Pool.git,2020-08-14 04:18:25+00:00,https://blog.csdn.net/MicroTalent12/article/details/106606357,0,XinXinShiDai/Second_Pool,287441851,Verilog,Second_Pool,3,0,2020-08-14 04:20:36+00:00,[],None
653,https://github.com/ZukLim/Logic-Design.git,2020-08-06 10:03:55+00:00,2019-1 Logic Design,0,ZukLim/Logic-Design,285536830,Verilog,Logic-Design,3092,0,2020-08-06 10:44:16+00:00,[],None
654,https://github.com/mayank-kabra2001/digital-design.git,2020-08-02 10:37:50+00:00,,0,mayank-kabra2001/digital-design,284440512,Verilog,digital-design,12910,0,2020-08-02 10:38:18+00:00,[],None
655,https://github.com/DevidLis/32-Bit-MIPS-Processor.git,2020-08-07 07:15:14+00:00,This is a personal project of a 32-bit MIPS processor,0,DevidLis/32-Bit-MIPS-Processor,285764197,Verilog,32-Bit-MIPS-Processor,38,0,2020-08-13 14:45:50+00:00,[],None
656,https://github.com/gar19421/digital1_lab04.git,2020-08-09 15:34:36+00:00,lab04,0,gar19421/digital1_lab04,286265005,Verilog,digital1_lab04,113,0,2020-08-09 15:34:46+00:00,[],None
657,https://github.com/JourneyBean/SCNU-FPGA-Board-Testing.git,2020-08-10 04:36:37+00:00,,0,JourneyBean/SCNU-FPGA-Board-Testing,286376807,Verilog,SCNU-FPGA-Board-Testing,6143,0,2020-08-10 11:39:46+00:00,[],None
658,https://github.com/twyayaya/Testttt.git,2020-08-15 14:38:13+00:00,,0,twyayaya/Testttt,287764242,Verilog,Testttt,5734,0,2021-04-26 14:11:53+00:00,[],None
659,https://github.com/Margareth-Vela/digital1_lab05.git,2020-08-15 21:53:53+00:00,,0,Margareth-Vela/digital1_lab05,287830455,Verilog,digital1_lab05,3,0,2020-08-16 04:23:20+00:00,[],None
660,https://github.com/HLhello/about_risccpu.git,2020-08-19 01:45:48+00:00,Reduced Instruction Set Computing,0,HLhello/about_risccpu,288605949,Verilog,about_risccpu,384,0,2020-08-30 13:44:33+00:00,[],None
661,https://github.com/ckarfa/RTL_LOCKING.git,2020-08-19 07:43:30+00:00,,0,ckarfa/RTL_LOCKING,288666970,Verilog,RTL_LOCKING,2793,0,2023-05-10 06:57:46+00:00,[],None
662,https://github.com/justinabate/sorter.git,2020-09-01 07:33:29+00:00,Verilog implementation of an AXIS number sorter,0,justinabate/sorter,291928981,Verilog,sorter,76,0,2021-08-01 03:34:39+00:00,[],None
663,https://github.com/NivethithaArumugam/traffic_light_verilog.git,2020-08-28 14:09:47+00:00,I have demonstrated the traffic light controller in verilog code,0,NivethithaArumugam/traffic_light_verilog,291062832,Verilog,traffic_light_verilog,6,0,2020-08-28 14:22:44+00:00,[],None
664,https://github.com/aprv0088/32-Bit-Pipelined-RISC-processor.git,2020-08-26 16:07:46+00:00,,0,aprv0088/32-Bit-Pipelined-RISC-processor,290543638,Verilog,32-Bit-Pipelined-RISC-processor,2332,0,2020-08-26 16:09:36+00:00,[],None
665,https://github.com/princess-garchomp/verilog_basics.git,2020-09-02 14:51:46+00:00,verilog programs for basic hardware,0,princess-garchomp/verilog_basics,292312383,Verilog,verilog_basics,18,0,2021-04-09 15:38:00+00:00,[],None
666,https://github.com/FIUSCIS-CDA/Flopenr.git,2020-08-05 19:07:10+00:00,"1-bit enabled register, implemented using flip-flop",1,FIUSCIS-CDA/Flopenr,285380785,Verilog,Flopenr,53,0,2022-05-11 16:16:35+00:00,[],https://api.github.com/licenses/mit
667,https://github.com/FIUSCIS-CDA/RF.git,2020-08-05 19:20:15+00:00,Register file,1,FIUSCIS-CDA/RF,285383447,Verilog,RF,133,0,2022-05-17 13:54:22+00:00,[],https://api.github.com/licenses/mit
668,https://github.com/Vishal18e/game_tic_toc.git,2020-07-31 07:56:35+00:00,,0,Vishal18e/game_tic_toc,283977366,Verilog,game_tic_toc,7,0,2020-07-31 08:08:52+00:00,[],None
669,https://github.com/Men19673/Electronica-Digital.git,2020-08-02 00:40:05+00:00,Diego A. Méndez 19673 Sección 22,0,Men19673/Electronica-Digital,284363351,Verilog,Electronica-Digital,35609,0,2020-11-22 03:28:34+00:00,[],None
670,https://github.com/SaichethanDevaruppula/edge-detection-with-fpga.git,2020-08-02 06:11:52+00:00,,0,SaichethanDevaruppula/edge-detection-with-fpga,284402786,Verilog,edge-detection-with-fpga,16,0,2020-08-02 06:46:01+00:00,[],None
671,https://github.com/xyyangkun/verilog.git,2020-08-01 03:14:18+00:00,verilog learn,0,xyyangkun/verilog,284176750,Verilog,verilog,7,0,2022-09-03 13:35:33+00:00,[],None
672,https://github.com/kekellner/ejemplosDigital1.git,2020-08-03 19:07:29+00:00,Ejemplos del curso de Electrónica Digital 1,0,kekellner/ejemplosDigital1,284784831,Verilog,ejemplosDigital1,6833,0,2020-11-19 13:14:39+00:00,[],None
673,https://github.com/gar19163/Laboratorios-Digital_1.git,2020-08-19 23:37:07+00:00,,0,gar19163/Laboratorios-Digital_1,288860178,Verilog,Laboratorios-Digital_1,7701,0,2020-11-30 04:13:53+00:00,[],None
674,https://github.com/lulopez27/ProyectoFinalDigitalesMicrocontroller.git,2020-08-17 14:40:50+00:00,THis was the final project for the digitals workshop.,0,lulopez27/ProyectoFinalDigitalesMicrocontroller,288205206,Verilog,ProyectoFinalDigitalesMicrocontroller,1373,0,2020-08-17 14:43:31+00:00,[],None
675,https://github.com/AnshulDesai/ECE385-Final-Project-Pac-Man-Simulator.git,2020-08-18 00:50:44+00:00,Working Pac-Man simulator for FPGA boards and VGA monitor,0,AnshulDesai/ECE385-Final-Project-Pac-Man-Simulator,288319051,Verilog,ECE385-Final-Project-Pac-Man-Simulator,25800,0,2020-08-18 01:06:45+00:00,[],None
676,https://github.com/AssisRaphael/Processador_basico_verilog.git,2020-08-30 13:06:18+00:00,Este repositório contém um processador básico feito em Verilog HDL,0,AssisRaphael/Processador_basico_verilog,291472048,Verilog,Processador_basico_verilog,13,0,2020-08-30 13:40:43+00:00,[],None
677,https://github.com/Void-7/MIPS32_Single_Cyle_Cpu.git,2020-08-30 01:56:47+00:00,a single cycle cpu based on MIPS32 with verilog,0,Void-7/MIPS32_Single_Cyle_Cpu,291381033,Verilog,MIPS32_Single_Cyle_Cpu,13,0,2020-08-30 05:57:36+00:00,"['mips', 'mips32', 'mips-assembly', 'computer-organization', 'computer-architecture', 'assembly', 'cpu', 'verilog']",None
678,https://github.com/grympan/Digital_Logic_circuit.git,2020-08-29 13:08:21+00:00,"Homework in undergraduate course (2019, 2-2)",0,grympan/Digital_Logic_circuit,291273273,Verilog,Digital_Logic_circuit,5096,0,2021-09-13 03:41:07+00:00,[],None
679,https://github.com/NasimHamrahIndustries/NHI.git,2020-08-27 18:27:01+00:00,,1,NasimHamrahIndustries/NHI,290851740,Verilog,NHI,1209,0,2020-10-27 17:49:29+00:00,[],None
680,https://github.com/ptssmi/EmbeddedSystems.git,2020-08-24 21:06:16+00:00,For all code we will be using this semester,0,ptssmi/EmbeddedSystems,290039941,Verilog,EmbeddedSystems,53,0,2020-10-16 20:23:08+00:00,[],None
681,https://github.com/2NegociadorConner2/Airplane_Barrage_Game-.git,2020-08-01 12:47:20+00:00,Airplane_Barrage_Game ,0,2NegociadorConner2/Airplane_Barrage_Game-,284258565,Verilog,Airplane_Barrage_Game-,13,0,2020-08-01 12:56:07+00:00,[],None
682,https://github.com/pap19836/Digital1_Stefano_Papadopolo.git,2020-07-31 18:19:48+00:00,Lab_03_Stefano_Papadopolo_19836,0,pap19836/Digital1_Stefano_Papadopolo,284102385,Verilog,Digital1_Stefano_Papadopolo,63240,0,2020-11-23 04:29:10+00:00,[],None
683,https://github.com/Margareth-Vela/digital1_lab04.git,2020-08-08 21:34:53+00:00,,0,Margareth-Vela/digital1_lab04,286122632,Verilog,digital1_lab04,8,0,2020-08-09 07:08:03+00:00,[],None
684,https://github.com/nguyentiendung2112/output_vlsi.git,2020-08-09 06:14:53+00:00,,0,nguyentiendung2112/output_vlsi,286178645,Verilog,output_vlsi,10,0,2020-08-09 06:21:54+00:00,[],None
685,https://github.com/kearnsm2atwit/ADCD-Final-Project---FPGA-Oven.git,2020-08-07 15:59:46+00:00,,0,kearnsm2atwit/ADCD-Final-Project---FPGA-Oven,285868591,Verilog,ADCD-Final-Project---FPGA-Oven,9536,0,2020-08-12 02:35:06+00:00,[],None
686,https://github.com/FIUSCIS-CDA/SPLICE_PCJ.git,2020-08-05 19:22:37+00:00,Splice unit designed for MIPS J instruction,1,FIUSCIS-CDA/SPLICE_PCJ,285383958,Verilog,SPLICE_PCJ,61,0,2022-05-17 17:37:17+00:00,[],https://api.github.com/licenses/mit
687,https://github.com/EstephanZ246/Laboratorio_4.git,2020-08-09 12:03:56+00:00,,0,EstephanZ246/Laboratorio_4,286228914,Verilog,Laboratorio_4,60,0,2020-08-09 23:56:05+00:00,[],None
688,https://github.com/PulseRain/MCU_Master_Platform.git,2020-08-10 07:03:22+00:00,Mock FPGA Platform for PulseRain_RISCV_MCU master branch,0,PulseRain/MCU_Master_Platform,286401351,Verilog,MCU_Master_Platform,19537,0,2020-08-23 09:02:58+00:00,[],
689,https://github.com/rachelbe/divider.git,2020-08-11 21:29:28+00:00,,0,rachelbe/divider,286851673,Verilog,divider,4,0,2020-08-11 21:38:33+00:00,[],None
690,https://github.com/shailendrakmr/UART-communication-on-FPGA-board.git,2020-08-11 08:15:35+00:00,To learn how to build communication between FPGA board and the data terminal equipment like computer terminal. this project is basically about sending 8 bits of asynchronous data to FPGA board via  bluetooth ,0,shailendrakmr/UART-communication-on-FPGA-board,286685945,Verilog,UART-communication-on-FPGA-board,7,0,2020-08-11 08:27:03+00:00,[],https://api.github.com/licenses/mit
691,https://github.com/mhall24/virt20_data.git,2020-08-14 16:12:11+00:00,Data repository for Virtualized Hardware Logic Computations research article,0,mhall24/virt20_data,287574250,Verilog,virt20_data,30457,0,2021-03-23 17:25:12+00:00,[],None
692,https://github.com/XinXinShiDai/Second_CNN.git,2020-08-14 04:11:55+00:00,https://blog.csdn.net/MicroTalent12/article/details/106605892,0,XinXinShiDai/Second_CNN,287440922,Verilog,Second_CNN,6,0,2020-08-14 04:15:52+00:00,[],None
693,https://github.com/haozhanguk/AZPRcpu.git,2020-08-18 05:47:36+00:00,AZ cpu,0,haozhanguk/AZPRcpu,288366364,Verilog,AZPRcpu,50,0,2020-08-18 05:54:41+00:00,[],None
694,https://github.com/prethigasugumar/gcd.git,2020-08-02 19:07:55+00:00,Designed Greatest Common Divisor (GCD) finder for two numbers with verilog using Icarus Verilog,0,prethigasugumar/gcd,284524508,Verilog,gcd,2,0,2020-08-02 20:00:32+00:00,[],None
695,https://github.com/AZarenejad/ARM.git,2020-08-02 14:01:02+00:00,Computer Architecture Lab - UT CE - Spring 99,0,AZarenejad/ARM,284472740,Verilog,ARM,52,0,2020-08-15 08:14:32+00:00,[],None
696,https://github.com/peterklem/oven_final_project.git,2020-08-06 17:02:59+00:00,Final project by Thurein and Peter to create an oven in Verilog,0,peterklem/oven_final_project,285626105,Verilog,oven_final_project,28,0,2020-08-09 21:40:13+00:00,[],None
697,https://github.com/foxxy777/asynchronous_fifo_verilog.git,2020-08-20 08:58:07+00:00,异步fifo的verilog代码,0,foxxy777/asynchronous_fifo_verilog,288956288,Verilog,asynchronous_fifo_verilog,2,0,2020-09-13 08:12:08+00:00,[],None
698,https://github.com/Moris-IIIT/CPU_8Bit.git,2020-08-31 05:37:56+00:00,A simulation of a 8 BIT ALU and CPU using Xillinx Basys3 Board written in verilog.,0,Moris-IIIT/CPU_8Bit,291624558,Verilog,CPU_8Bit,7,0,2020-08-31 05:39:33+00:00,[],https://api.github.com/licenses/cc0-1.0
699,https://github.com/YixingShen/myVerilog.git,2020-08-31 13:04:49+00:00,,1,YixingShen/myVerilog,291717267,Verilog,myVerilog,4234,0,2021-02-04 06:21:19+00:00,[],None
700,https://github.com/BlackGlory618/SEA-Digital-Recognition.git,2020-07-31 13:54:56+00:00,2020年新工科联盟-Xilinx暑期学校（Summer School）项目,0,BlackGlory618/SEA-Digital-Recognition,284048380,Verilog,SEA-Digital-Recognition,1278,0,2020-08-01 08:01:53+00:00,[],None
701,https://github.com/sssanikhani/Memory-Hierarchy.git,2020-08-04 22:40:24+00:00,,0,sssanikhani/Memory-Hierarchy,285116849,Verilog,Memory-Hierarchy,34,0,2021-03-05 17:57:49+00:00,[],None
702,https://github.com/rwang5688/task_execution_pipeline_aws_cn.git,2020-08-25 05:18:21+00:00,Task Execution Pipeline for processing various static analysis tasks running on AWS-CN.,1,rwang5688/task_execution_pipeline_aws_cn,290120367,Verilog,task_execution_pipeline_aws_cn,73044,0,2021-12-19 03:14:07+00:00,[],https://api.github.com/licenses/apache-2.0
703,https://github.com/ashokn414/UART.git,2020-08-20 06:56:15+00:00,Verilog Implementation of UART,0,ashokn414/UART,288930580,Verilog,UART,6,0,2020-08-30 05:41:33+00:00,[],https://api.github.com/licenses/mit
704,https://github.com/rcslab/Metal.git,2020-08-29 02:06:08+00:00,Simplified Alpha Processor with the Metal Extension,0,rcslab/Metal,291182906,Verilog,Metal,241,0,2020-11-05 03:26:10+00:00,[],None
705,https://github.com/mfkiwl/fpga_vliw.git,2020-08-19 19:20:39+00:00,wip...,0,mfkiwl/fpga_vliw,288817997,,fpga_vliw,6,0,2021-09-03 04:11:45+00:00,[],None
706,https://github.com/rfrazier716/verilog_tutorials.git,2020-08-31 19:29:38+00:00,,0,rfrazier716/verilog_tutorials,291806157,Verilog,verilog_tutorials,15,0,2020-09-18 01:10:26+00:00,[],None
707,https://github.com/itvchi/FPGA_PONG.git,2020-08-31 13:58:09+00:00,Pong game on Altera fpga DE2-115,0,itvchi/FPGA_PONG,291729981,Verilog,FPGA_PONG,8637,0,2023-09-16 05:17:33+00:00,[],None
708,https://github.com/rahemjot/ECE3300L_07_31_20.git,2020-08-01 22:14:59+00:00,,0,rahemjot/ECE3300L_07_31_20,284347578,Verilog,ECE3300L_07_31_20,29,0,2020-08-01 22:45:01+00:00,[],None
709,https://github.com/abhinavec1/digital_clock.git,2020-08-03 10:55:20+00:00,,0,abhinavec1/digital_clock,284675741,Verilog,digital_clock,6,0,2020-08-04 07:33:14+00:00,[],None
710,https://github.com/Arvind-vlsi/ram_single_port.git,2020-08-08 13:14:47+00:00,,0,Arvind-vlsi/ram_single_port,286046225,Verilog,ram_single_port,144,0,2020-08-09 16:38:26+00:00,[],None
711,https://github.com/kekellner/Lab03-Ejemplo.git,2020-07-30 18:44:24+00:00,,0,kekellner/Lab03-Ejemplo,283852156,Verilog,Lab03-Ejemplo,1,0,2020-07-30 18:47:05+00:00,[],None
712,https://github.com/ashwin876/Reduced_MIPS32_Verilog.git,2020-08-04 18:13:55+00:00,Reduced version of MIPS32 pipelined processor implemented in Verilog ,0,ashwin876/Reduced_MIPS32_Verilog,285061898,Verilog,Reduced_MIPS32_Verilog,4379,0,2020-08-22 08:09:17+00:00,[],None
713,https://github.com/amin1377/ARM968E-S.git,2020-08-04 20:06:37+00:00,,0,amin1377/ARM968E-S,285087884,Verilog,ARM968E-S,12,0,2020-08-04 20:08:46+00:00,[],None
714,https://github.com/prasadp4009/and_gate.git,2020-08-05 05:43:26+00:00,,0,prasadp4009/and_gate,285191708,Verilog,and_gate,5,0,2020-09-11 08:15:36+00:00,[],None
715,https://github.com/nicoleprem/Lab-Digital-Nicole-Prem.git,2020-08-10 00:11:20+00:00,,0,nicoleprem/Lab-Digital-Nicole-Prem,286338411,Verilog,Lab-Digital-Nicole-Prem,313,0,2020-11-08 06:53:27+00:00,[],None
716,https://github.com/Arvind-vlsi/multiple_invertor.git,2020-08-10 13:37:49+00:00,,0,Arvind-vlsi/multiple_invertor,286485143,Verilog,multiple_invertor,139,0,2020-08-10 14:53:20+00:00,[],None
717,https://github.com/FIUSCIS-CDA/OneBitAdder.git,2020-08-05 19:19:27+00:00,One-bit adder,1,FIUSCIS-CDA/OneBitAdder,285383281,Verilog,OneBitAdder,53,0,2022-05-10 11:52:44+00:00,[],https://api.github.com/licenses/mit
718,https://github.com/FIUSCIS-CDA/DSwitch.git,2020-08-05 19:05:26+00:00,D switch (no enable),1,FIUSCIS-CDA/DSwitch,285380394,Verilog,DSwitch,50,0,2022-05-11 16:05:22+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/FIUSCIS-CDA/MUX2.git,2020-08-05 19:12:36+00:00,2-input multiplexor with one-bit inputs,1,FIUSCIS-CDA/MUX2,285381934,Verilog,MUX2,50,0,2022-05-11 12:52:29+00:00,[],https://api.github.com/licenses/mit
720,https://github.com/FIUSCIS-CDA/MUX32.git,2020-08-05 19:15:37+00:00,"32-input multiplexor, with 1-bit inputs",1,FIUSCIS-CDA/MUX32,285382472,Verilog,MUX32,85,0,2022-05-12 11:56:27+00:00,[],https://api.github.com/licenses/mit
721,https://github.com/abhishek090999/CS-224.git,2020-08-04 08:21:47+00:00,,0,abhishek090999/CS-224,284920415,Verilog,CS-224,6,0,2020-08-04 08:31:04+00:00,[],None
722,https://github.com/saikrishnagarlapati24/Verilog-projects.git,2020-08-04 13:31:07+00:00,This repository contains the files that are used in my Verilog projects,0,saikrishnagarlapati24/Verilog-projects,284988812,Verilog,Verilog-projects,3,0,2020-08-04 13:38:34+00:00,[],None
723,https://github.com/wufei994/AES-on-FPGA.git,2020-08-01 15:32:34+00:00,,0,wufei994/AES-on-FPGA,284287323,,AES-on-FPGA,4496,0,2020-09-20 09:25:51+00:00,[],None
724,https://github.com/cameronburdsall/Verilog-CPU-With-Tests.git,2020-08-24 00:43:25+00:00,"CPU design written in Verilog and designed on Xilinx Vivado. This is the source code for a project for my Computer Arcitecture class. The various files represent the subcomponents of a CPU, which are then connected together in the CPU.v file. ",0,cameronburdsall/Verilog-CPU-With-Tests,289792369,Verilog,Verilog-CPU-With-Tests,182,0,2020-08-24 00:52:52+00:00,[],None
725,https://github.com/HLhello/about_crodic.git,2020-08-19 01:42:12+00:00,Coordinate Rotation Digital Computer,0,HLhello/about_crodic,288605368,Verilog,about_crodic,11,0,2020-09-03 14:50:29+00:00,[],None
726,https://github.com/Oliviawoow/CN1.git,2020-08-21 13:13:19+00:00,An: 2 Semestru: 2 Materia: Calculatoare numerice I Limbaje: Verilog,0,Oliviawoow/CN1,289273274,Verilog,CN1,9368,0,2021-02-11 15:14:30+00:00,[],None
727,https://github.com/jayhua267/DIC_SummerTraining.git,2020-08-20 07:55:45+00:00,,0,jayhua267/DIC_SummerTraining,288943201,Verilog,DIC_SummerTraining,9171,0,2020-08-20 08:10:04+00:00,[],None
728,https://github.com/snapdensing/hdlsnippets.git,2020-08-11 15:07:00+00:00,Various HDL templates and tutorials,0,snapdensing/hdlsnippets,286775277,Verilog,hdlsnippets,234,0,2021-05-26 14:27:26+00:00,[],None
729,https://github.com/Garimaagarawal/verilogcode_fpga_implementaion.git,2020-08-14 12:51:44+00:00,,0,Garimaagarawal/verilogcode_fpga_implementaion,287532165,Verilog,verilogcode_fpga_implementaion,2,0,2020-08-14 12:59:48+00:00,[],None
730,https://github.com/nitheeshkumar17/Traffic_Light_Controller.git,2020-08-16 06:49:12+00:00,,0,nitheeshkumar17/Traffic_Light_Controller,287890188,Verilog,Traffic_Light_Controller,30,0,2020-08-18 09:25:27+00:00,[],https://api.github.com/licenses/mit
731,https://github.com/runrofl25/CECS201_Blinking_Lights.git,2020-08-25 04:35:18+00:00,Example of Mealy finite state machine,0,runrofl25/CECS201_Blinking_Lights,290113560,Verilog,CECS201_Blinking_Lights,6,0,2020-08-25 04:37:55+00:00,[],None
732,https://github.com/vulkanbets/assignment_0_3.git,2020-08-25 08:05:06+00:00,,0,vulkanbets/assignment_0_3,290153587,Verilog,assignment_0_3,3,0,2020-08-28 00:25:59+00:00,[],None
733,https://github.com/jhsyu/ECE33700.git,2020-08-26 17:21:02+00:00,,0,jhsyu/ECE33700,290560235,Verilog,ECE33700,14473,0,2022-03-23 21:03:42+00:00,[],None
734,https://github.com/smooth-as-sandpaper/pong.git,2020-08-29 01:34:29+00:00,,0,smooth-as-sandpaper/pong,291179200,Verilog,pong,36,0,2020-08-29 01:40:12+00:00,[],None
735,https://github.com/grympan/Bus_structure-tri_state_implementation.git,2020-08-29 13:13:14+00:00,Final project in Digital_Logic_circuit course,0,grympan/Bus_structure-tri_state_implementation,291274044,Verilog,Bus_structure-tri_state_implementation,695,0,2021-09-13 03:40:54+00:00,[],None
736,https://github.com/yandaweixx/SendU.git,2020-08-29 15:20:47+00:00,Chisel3 learning,0,yandaweixx/SendU,291295924,Verilog,SendU,13,0,2020-08-29 15:21:38+00:00,[],None
737,https://github.com/sudheer-22/Hardware-Implementation-of-a-Single-layer-Neural-Network.git,2020-08-30 13:13:02+00:00,Neural Network has been trained on fixed point datatype(simulated using python) to achieve better performance on hardware platforms. ,0,sudheer-22/Hardware-Implementation-of-a-Single-layer-Neural-Network,291473137,Verilog,Hardware-Implementation-of-a-Single-layer-Neural-Network,23,0,2023-03-23 13:32:49+00:00,[],None
738,https://github.com/arshafiee/Pipe-lined-MIPS-Multi-Cycle.git,2020-08-31 13:52:10+00:00,Pipe-lined MIPS Multi-Cycle,0,arshafiee/Pipe-lined-MIPS-Multi-Cycle,291728588,Verilog,Pipe-lined-MIPS-Multi-Cycle,11,0,2020-08-31 19:18:29+00:00,[],None
739,https://github.com/strong-Ting/ICDC_2014_grad.git,2020-08-29 12:04:54+00:00,,2,strong-Ting/ICDC_2014_grad,291263462,Verilog,ICDC_2014_grad,1424,0,2021-06-27 09:34:11+00:00,[],None
740,https://github.com/Saydemr/ProjectCPU.git,2020-08-29 11:35:13+00:00,Verilog program for CS240 Hardware course,0,Saydemr/ProjectCPU,291259283,Verilog,ProjectCPU,31,0,2020-12-06 10:37:34+00:00,['verilog'],None
741,https://github.com/Arvind-vlsi/invertor_with_delay.git,2020-08-10 13:53:43+00:00,,0,Arvind-vlsi/invertor_with_delay,286488909,Verilog,invertor_with_delay,139,0,2020-08-10 14:52:25+00:00,[],None
742,https://github.com/siva-97/Asynchronous_FIFO_dual_cock_veriog.git,2020-08-16 04:30:53+00:00,,0,siva-97/Asynchronous_FIFO_dual_cock_veriog,287873402,Verilog,Asynchronous_FIFO_dual_cock_veriog,7,0,2020-08-16 05:03:42+00:00,[],None
743,https://github.com/danielmutong/self-drive.git,2020-08-18 06:22:55+00:00,,0,danielmutong/self-drive,288372803,Verilog,self-drive,97,0,2020-09-22 23:04:53+00:00,[],None
744,https://github.com/ZION0029/HDLbits.git,2020-08-13 08:41:21+00:00,practice of Verilog,0,ZION0029/HDLbits,287226669,Verilog,HDLbits,2,0,2020-08-13 10:40:56+00:00,[],None
745,https://github.com/GiattiChen/ECE385.git,2020-08-24 14:18:05+00:00,Course Project from UIUC ECE 385.,0,GiattiChen/ECE385,289948257,Verilog,ECE385,193067,0,2020-09-11 14:49:17+00:00,[],None
746,https://github.com/DilankaWeeras/ECEN_248.git,2020-08-26 15:25:49+00:00,,0,DilankaWeeras/ECEN_248,290533780,Verilog,ECEN_248,3637,0,2020-08-26 21:20:51+00:00,[],None
747,https://github.com/FIUSCIS-CDA/CPU_SingleCycle.git,2020-08-05 11:59:17+00:00,Single-Cycle MIPS CPU,1,FIUSCIS-CDA/CPU_SingleCycle,285274943,Verilog,CPU_SingleCycle,213,0,2022-02-10 17:08:49+00:00,[],https://api.github.com/licenses/mit
748,https://github.com/howaboutdat/Digital-System-Design.git,2020-07-30 01:18:09+00:00,,0,howaboutdat/Digital-System-Design,283637930,Verilog,Digital-System-Design,120,0,2022-03-03 18:13:30+00:00,[],None
749,https://github.com/cac19148/Electronica_Digital_1-Lab4.git,2020-08-07 17:22:20+00:00,,0,cac19148/Electronica_Digital_1-Lab4,285884186,Verilog,Electronica_Digital_1-Lab4,65,0,2020-08-07 17:22:32+00:00,[],None
750,https://github.com/thwaitesja/Verilog.git,2020-08-10 20:53:00+00:00,This is my old verilog code,0,thwaitesja/Verilog,286576628,Verilog,Verilog,31500,0,2020-08-10 21:10:42+00:00,[],None
751,https://github.com/livebinary/Vedic-Divider.git,2020-08-09 17:14:41+00:00,Division Algorithm using Vedic Mathematics,1,livebinary/Vedic-Divider,286282224,Verilog,Vedic-Divider,61,0,2020-08-09 17:22:02+00:00,[],None
752,https://github.com/Angel-Cuellar/laboratorios_digital01.git,2020-08-10 05:26:35+00:00,,0,Angel-Cuellar/laboratorios_digital01,286383898,Verilog,laboratorios_digital01,4681,0,2020-11-24 05:47:27+00:00,[],None
753,https://github.com/gar19085/Digital-1-Garcia19085.git,2020-08-10 04:41:14+00:00,Repositorio para todos los Labs,0,gar19085/Digital-1-Garcia19085,286377428,Verilog,Digital-1-Garcia19085,4887,0,2020-11-23 00:50:02+00:00,[],None
754,https://github.com/dua19446/DIGITAL.git,2020-08-07 04:58:11+00:00,,0,dua19446/DIGITAL,285740989,Verilog,DIGITAL,5365,0,2021-02-13 00:47:19+00:00,[],None
755,https://github.com/sreeharshaparuchur1/2stagePipelineProcessor.git,2020-08-01 10:59:49+00:00,Final project for the course - Introduction to Processor Architecture. Built using Xilinx ISE,0,sreeharshaparuchur1/2stagePipelineProcessor,284242745,Verilog,2stagePipelineProcessor,11,0,2020-08-17 07:25:51+00:00,[],None
756,https://github.com/shenjiangqiu/pymtl_test.git,2020-08-05 05:02:41+00:00,,0,shenjiangqiu/pymtl_test,285184809,Verilog,pymtl_test,47,0,2020-08-07 07:32:29+00:00,[],None
757,https://github.com/JulioAv/Lab-4.git,2020-08-08 19:06:53+00:00,,0,JulioAv/Lab-4,286103804,Verilog,Lab-4,45,0,2020-08-08 19:15:07+00:00,[],None
758,https://github.com/chilin0525/NCTUCS_Digital_Circuit_Design_LAB.git,2020-08-08 23:46:16+00:00,,0,chilin0525/NCTUCS_Digital_Circuit_Design_LAB,286136408,Verilog,NCTUCS_Digital_Circuit_Design_LAB,1199,0,2020-08-24 15:33:40+00:00,[],https://api.github.com/licenses/mit
759,https://github.com/subhash011/riscv-sem4.git,2020-08-11 08:43:00+00:00,,0,subhash011/riscv-sem4,286691904,Verilog,riscv-sem4,113,0,2021-09-06 15:15:49+00:00,[],None
760,https://github.com/Computer-Architecture-I-UIS/full-processor-maryteam.git,2020-08-12 23:32:57+00:00,full-processor-maryteam created by GitHub Classroom,0,Computer-Architecture-I-UIS/full-processor-maryteam,287136068,Verilog,full-processor-maryteam,2872,0,2021-10-02 22:56:54+00:00,[],None
761,https://github.com/manideepabc/FPGA.git,2020-08-11 04:11:03+00:00,,0,manideepabc/FPGA,286642922,Verilog,FPGA,745,0,2020-08-11 04:23:43+00:00,[],None
762,https://github.com/Slash10241/Verilog_Projects.git,2020-08-11 10:14:44+00:00,,0,Slash10241/Verilog_Projects,286712033,Verilog,Verilog_Projects,1,0,2020-08-11 10:15:39+00:00,[],None
763,https://github.com/Pulkit-Verma/IITB-RISC.git,2020-08-20 17:43:41+00:00,,0,Pulkit-Verma/IITB-RISC,289071028,Verilog,IITB-RISC,21,0,2020-08-22 07:24:12+00:00,[],None
764,https://github.com/AnshulDesai/ECE385-Labs.git,2020-08-18 00:59:50+00:00,A collection of labs completed during ECE 385 - Digital Systems Laboratory,0,AnshulDesai/ECE385-Labs,288320411,Verilog,ECE385-Labs,58520,0,2020-08-18 01:05:27+00:00,[],None
765,https://github.com/ashokn414/real_time_clock.git,2020-08-18 06:02:23+00:00,Verilog Implementation of Real-time-clock,0,ashokn414/real_time_clock,288369015,Verilog,real_time_clock,4,0,2020-08-20 07:07:35+00:00,[],https://api.github.com/licenses/mit
766,https://github.com/r-e-d-m-i-s-t/hack_CPU.git,2020-08-21 19:43:42+00:00,Implementation of the simple HACK computer architecture in verilog,0,r-e-d-m-i-s-t/hack_CPU,289351782,Verilog,hack_CPU,7,0,2020-08-21 21:49:34+00:00,[],None
767,https://github.com/Emil-Wilson/my_verilog.git,2020-08-21 16:16:14+00:00,业余FPGA玩家编写的verilog代码,0,Emil-Wilson/my_verilog,289313175,Verilog,my_verilog,77,0,2020-08-21 17:00:22+00:00,[],https://api.github.com/licenses/gpl-3.0
768,https://github.com/moustafamd/verilog_sequential_multiplier.git,2020-08-23 13:03:53+00:00,Verilog sequential hardware multiplier,0,moustafamd/verilog_sequential_multiplier,289687354,Verilog,verilog_sequential_multiplier,24,0,2021-04-12 01:05:33+00:00,"['verilog', 'hardware', 'multiplayer']",None
769,https://github.com/FIUSCIS-CDA/Flopr.git,2020-08-05 19:09:16+00:00,"1-bit register (not enabled), implemented using flip-flop",1,FIUSCIS-CDA/Flopr,285381221,Verilog,Flopr,49,0,2022-05-11 16:32:49+00:00,[],https://api.github.com/licenses/mit
770,https://github.com/Arvind-vlsi/counter_load.git,2020-08-05 17:52:05+00:00,,0,Arvind-vlsi/counter_load,285364587,Verilog,counter_load,140,0,2020-08-15 06:30:42+00:00,[],None
771,https://github.com/PetrDYu/frequency_meter.git,2020-08-04 17:28:33+00:00,,0,PetrDYu/frequency_meter,285051611,Verilog,frequency_meter,50775,0,2021-01-05 17:05:11+00:00,[],None
772,https://github.com/liyixiang99/JiZu.git,2020-07-31 05:21:33+00:00,计算机组成,0,liyixiang99/JiZu,283949510,Verilog,JiZu,2328,0,2020-07-31 06:09:51+00:00,[],None
773,https://github.com/shubham25121999/Alarm-Clock-on-FPGA-using-Verilog.git,2020-08-10 14:25:29+00:00,Implementing an alarm clock on FPGA using Verilog. ,0,shubham25121999/Alarm-Clock-on-FPGA-using-Verilog,286496844,Verilog,Alarm-Clock-on-FPGA-using-Verilog,4,0,2020-08-10 14:37:04+00:00,[],https://api.github.com/licenses/mit
774,https://github.com/rlb1116/cmt-fpga.git,2020-08-10 16:45:38+00:00,,0,rlb1116/cmt-fpga,286529314,Verilog,cmt-fpga,641,0,2021-05-28 20:42:38+00:00,[],None
775,https://github.com/learning-lte/adrv9361-hdl.git,2020-08-18 15:06:27+00:00,,0,learning-lte/adrv9361-hdl,288488340,,adrv9361-hdl,13048,0,2021-11-16 20:42:46+00:00,[],
776,https://github.com/ayushranjan445/six_stage_pipeline_processor.git,2020-08-26 07:41:36+00:00,Design of six stage pipelined processor using verilog,0,ayushranjan445/six_stage_pipeline_processor,290429780,Verilog,six_stage_pipeline_processor,478,0,2020-08-26 07:44:45+00:00,[],None
777,https://github.com/adust09/FPGA.git,2020-08-25 14:59:36+00:00,,0,adust09/FPGA,290245210,Verilog,FPGA,26736,0,2020-08-25 15:02:28+00:00,[],None
778,https://github.com/kdgwill/Verilog_Servo_Example.git,2020-09-01 05:34:46+00:00,Example Verilog Servo Design (UNTESTED),0,kdgwill/Verilog_Servo_Example,291906008,Verilog,Verilog_Servo_Example,10649,0,2020-09-01 05:35:05+00:00,[],https://api.github.com/licenses/gpl-3.0
779,https://github.com/foxa34/apfcs233.git,2020-08-28 00:45:02+00:00,,0,foxa34/apfcs233,290914321,Verilog,apfcs233,6,0,2020-08-28 01:37:10+00:00,[],None
780,https://github.com/LegendChen-X/VGA_Display.git,2020-08-28 00:25:17+00:00,,0,LegendChen-X/VGA_Display,290911447,Verilog,VGA_Display,1344,0,2020-08-28 00:33:08+00:00,[],None
781,https://github.com/Avinash2468/VLSI_Assignments.git,2020-08-12 05:44:40+00:00,,0,Avinash2468/VLSI_Assignments,286927299,Verilog,VLSI_Assignments,83447,0,2020-08-12 06:28:00+00:00,[],None
782,https://github.com/babychoujr/Assembly-Verilog.git,2020-08-15 05:18:08+00:00,1- bit ALU written in Verilog and a Sudoku Solver written in RISC-V,0,babychoujr/Assembly-Verilog,287682741,Verilog,Assembly-Verilog,5,0,2021-01-07 05:31:56+00:00,[],None
783,https://github.com/yuanfeng1987/Verilog_SPI.git,2020-08-27 19:09:57+00:00,,0,yuanfeng1987/Verilog_SPI,290860087,Verilog,Verilog_SPI,4,0,2020-08-27 22:35:50+00:00,[],None
784,https://github.com/bryantpassage/ARMv8-Processor.git,2020-09-02 01:10:48+00:00,ARM based single cycle processor that can run simple ARMv8 instructions,0,bryantpassage/ARMv8-Processor,292144609,Verilog,ARMv8-Processor,15,0,2020-09-02 01:16:56+00:00,[],None
785,https://github.com/arianhaddadi/MIPS-PIPELINE.git,2020-09-01 13:02:19+00:00,A MIPS Processor Implementation Using Verilog HDL With Pipelining Feature.,0,arianhaddadi/MIPS-PIPELINE,291999365,Verilog,MIPS-PIPELINE,8,0,2021-08-26 19:17:08+00:00,"['pipeline-processor', 'mips', 'processor-architecture']",None
786,https://github.com/Dmovic/BUAA-CO.git,2020-08-06 01:59:09+00:00,buaa-co,1,Dmovic/BUAA-CO,285448235,Verilog,BUAA-CO,464,0,2024-03-28 07:46:12+00:00,[],None
787,https://github.com/MKasaei00/IUT-FPGA-final-project-edge-detection.git,2020-08-03 09:17:35+00:00,Edge detection with verilog by FPGA ,0,MKasaei00/IUT-FPGA-final-project-edge-detection,284655695,Verilog,IUT-FPGA-final-project-edge-detection,3117,0,2020-08-03 09:27:22+00:00,[],https://api.github.com/licenses/gpl-3.0
788,https://github.com/Torevus/Modulator.git,2020-08-03 13:39:56+00:00,,0,Torevus/Modulator,284710268,Verilog,Modulator,14,0,2020-08-05 16:42:51+00:00,[],None
789,https://github.com/mohitshringi/32-bit_RISC_Processor.git,2020-08-11 17:48:14+00:00,,0,mohitshringi/32-bit_RISC_Processor,286810984,Verilog,32-bit_RISC_Processor,11,0,2020-08-11 17:52:25+00:00,[],None
790,https://github.com/electrified/zx-graphics.git,2020-08-18 23:06:21+00:00,,0,electrified/zx-graphics,288582583,Verilog,zx-graphics,8901,0,2020-12-31 01:11:54+00:00,[],None
791,https://github.com/huanglu28/GCD-Calculator-by-Stain-Algorithm.git,2020-08-18 05:46:21+00:00,,0,huanglu28/GCD-Calculator-by-Stain-Algorithm,288366115,Verilog,GCD-Calculator-by-Stain-Algorithm,14,0,2020-08-18 05:47:08+00:00,[],None
792,https://github.com/mun19176/LAB-5-.git,2020-08-16 01:57:31+00:00,,0,mun19176/LAB-5-,287855736,Verilog,LAB-5-,70,0,2020-08-16 05:57:33+00:00,[],None
793,https://github.com/kenriquez44/RPN-Calculator.git,2020-08-15 12:48:58+00:00,Project for ELEN30010,0,kenriquez44/RPN-Calculator,287745401,Verilog,RPN-Calculator,1439,0,2020-08-15 13:11:06+00:00,[],None
794,https://github.com/ChienHenChen/CU_generator.git,2020-08-13 16:57:32+00:00,,0,ChienHenChen/CU_generator,287334794,Verilog,CU_generator,8,0,2020-08-13 17:14:43+00:00,[],None
795,https://github.com/Suvana-Rohanlal/ALU.git,2020-08-06 14:01:56+00:00,,0,Suvana-Rohanlal/ALU,285586281,Verilog,ALU,14,0,2020-09-02 12:19:57+00:00,[],None
796,https://github.com/leo-lihazel/16-bit-SIMD-Microprocessor.git,2020-08-07 09:30:48+00:00,this is a design for 16-bit SIMD Microprocessor which has adopted the classical 5-stage pipeline as wll as  the RISC-V instruction set architecture.,1,leo-lihazel/16-bit-SIMD-Microprocessor,285791134,Verilog,16-bit-SIMD-Microprocessor,3,0,2020-08-07 09:36:40+00:00,[],None
797,https://github.com/Cheng326CTWu/VerilogProjects.git,2020-08-06 18:48:05+00:00,This repo contains medium size projects coded in verilog.,0,Cheng326CTWu/VerilogProjects,285646743,Verilog,VerilogProjects,64,0,2020-08-14 20:43:16+00:00,[],None
798,https://github.com/Larissa-D-Gomes/Verilog_AC1.git,2020-08-06 13:12:40+00:00,Repositório para programas feitos na linguagem Verilog - Disciplina Arquitetura de Computadores I - Ciência da Computação - PUC-MG,0,Larissa-D-Gomes/Verilog_AC1,285575367,Verilog,Verilog_AC1,2416,0,2020-08-10 14:29:32+00:00,[],None
799,https://github.com/mandeepvirang/AES_encryption.git,2020-08-06 13:06:55+00:00,,0,mandeepvirang/AES_encryption,285574068,Verilog,AES_encryption,5,0,2020-08-06 13:10:24+00:00,[],None
800,https://github.com/FIUSCIS-CDA/IM.git,2020-08-05 19:10:19+00:00,Instruction memory (read-only),1,FIUSCIS-CDA/IM,285381439,Verilog,IM,39,0,2022-05-12 10:48:40+00:00,[],https://api.github.com/licenses/mit
801,https://github.com/nguyentiendung2112/vlsi.git,2020-08-05 08:22:58+00:00,,0,nguyentiendung2112/vlsi,285226593,Verilog,vlsi,0,0,2020-08-09 02:46:24+00:00,[],None
802,https://github.com/vajrala2001/gcd_machine.git,2020-08-09 03:00:24+00:00,,1,vajrala2001/gcd_machine,286156714,Verilog,gcd_machine,1071,0,2020-08-09 03:04:07+00:00,[],None
803,https://github.com/mec391/NIOS_PULSEOX.git,2020-08-07 22:08:55+00:00,FFT application ported to NIOS processor for pulse ox,0,mec391/NIOS_PULSEOX,285929039,Verilog,NIOS_PULSEOX,19,0,2020-12-06 18:34:16+00:00,[],None
804,https://github.com/paulmthompson/neuro-fpga.git,2020-08-03 02:56:40+00:00,,0,paulmthompson/neuro-fpga,284589026,Verilog,neuro-fpga,1524,0,2023-04-18 15:19:49+00:00,[],None
805,https://github.com/vaibhavnandan55/Verilog-Projects.git,2020-08-11 09:33:55+00:00,,0,vaibhavnandan55/Verilog-Projects,286703367,Verilog,Verilog-Projects,4,0,2020-08-11 09:34:08+00:00,[],None
806,https://github.com/AssisRaphael/Diretorio_verilog.git,2020-08-30 14:56:10+00:00,Este repositório contém a implementação do protocolo de coerência de caches diretório implementado na HDL verilog.,0,AssisRaphael/Diretorio_verilog,291491359,Verilog,Diretorio_verilog,12,0,2020-08-30 17:52:08+00:00,[],None
807,https://github.com/Zxiro/NCKU_LogicDesign_project.git,2020-08-27 12:17:15+00:00,The homework projects of NCKU EE Logic Design courses. The course is mainly practicing the verilog usage,0,Zxiro/NCKU_LogicDesign_project,290767046,Verilog,NCKU_LogicDesign_project,4,0,2020-08-27 12:17:52+00:00,[],None
808,https://github.com/sarit-b100/UART_Transmitter.git,2020-09-01 13:21:55+00:00,,0,sarit-b100/UART_Transmitter,292003806,Verilog,UART_Transmitter,4,0,2020-09-01 13:23:40+00:00,[],None
809,https://github.com/csehydrogen/modelsim_practice.git,2020-09-02 01:58:39+00:00,,0,csehydrogen/modelsim_practice,292152684,Verilog,modelsim_practice,2,0,2020-09-02 01:59:02+00:00,[],None
810,https://github.com/emanuellemoco/SoC.git,2020-08-26 21:24:55+00:00,Eletiva - SoC e Linux Embarcados,0,emanuellemoco/SoC,290608016,Verilog,SoC,113444,0,2020-12-09 18:14:10+00:00,[],None
811,https://github.com/AssisRaphael/Banco_de_registradores_Verilog.git,2020-08-30 14:00:34+00:00,Esse repositório contém um banco de registradores com 8 registradores de 16 bits implementado na HDL Verilog.,0,AssisRaphael/Banco_de_registradores_Verilog,291481204,Verilog,Banco_de_registradores_Verilog,4,0,2020-08-30 17:58:29+00:00,[],None
