
BootOnlyBootLoader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003530  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  080036c4  080036c4  000046c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003950  08003950  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003950  08003950  00004950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003958  08003958  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003958  08003958  00004958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800395c  0800395c  0000495c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003960  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  0800396c  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200000bc  0800396c  000050bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a49  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001436  00000000  00000000  0000ca85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  0000dec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d8  00000000  00000000  0000e510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015259  00000000  00000000  0000e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008511  00000000  00000000  00023c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084e39  00000000  00000000  0002c152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0f8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001904  00000000  00000000  000b0fd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000b28d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080036ac 	.word	0x080036ac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080036ac 	.word	0x080036ac

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <sha256_compute>:
/*
 * Minimal SHA-256 implementation for bootloader digest verification.
 * Public domain, based on FIPS 180-2.
 */
static void sha256_compute(const uint8_t *data, uint32_t total_len, uint8_t *digest)
{
 8000500:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000504:	b0fe      	sub	sp, #504	@ 0x1f8
 8000506:	af00      	add	r7, sp, #0
 8000508:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800050c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000510:	6018      	str	r0, [r3, #0]
 8000512:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000516:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800051a:	6019      	str	r1, [r3, #0]
 800051c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000520:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8000524:	601a      	str	r2, [r3, #0]
    0xa2bfe8a1,0xa81a664b,0xc24b8b70,0xc76c51a3,0xd192e819,0xd6990624,0xf40e3585,0x106aa070,
    0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
    0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2,
  };

  uint32_t H[8] = {
 8000526:	4be3      	ldr	r3, [pc, #908]	@ (80008b4 <sha256_compute+0x3b4>)
 8000528:	f507 76a8 	add.w	r6, r7, #336	@ 0x150
 800052c:	469c      	mov	ip, r3
 800052e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000532:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000534:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000538:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  };

  uint32_t W[64];
  uint32_t a, b, c, d, e, f, g, h, T1, T2;
  uint32_t j;
  uint32_t len = total_len;
 800053c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000540:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0

  /* Process full 512-bit blocks */
  while (len >= 64) {
 800054a:	e1aa      	b.n	80008a2 <sha256_compute+0x3a2>
    for (j = 0; j < 16; j++) {
 800054c:	2300      	movs	r3, #0
 800054e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000552:	e039      	b.n	80005c8 <sha256_compute+0xc8>
      W[j] = ((uint32_t)data[0]<<24) | ((uint32_t)data[1]<<16) |
 8000554:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000558:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	061a      	lsls	r2, r3, #24
 8000562:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000566:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	3301      	adds	r3, #1
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	041b      	lsls	r3, r3, #16
 8000572:	431a      	orrs	r2, r3
             ((uint32_t)data[2]<<8) | (uint32_t)data[3];
 8000574:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000578:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	3302      	adds	r3, #2
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	021b      	lsls	r3, r3, #8
      W[j] = ((uint32_t)data[0]<<24) | ((uint32_t)data[1]<<16) |
 8000584:	4313      	orrs	r3, r2
             ((uint32_t)data[2]<<8) | (uint32_t)data[3];
 8000586:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 800058a:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 800058e:	6812      	ldr	r2, [r2, #0]
 8000590:	3203      	adds	r2, #3
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	ea43 0102 	orr.w	r1, r3, r2
      W[j] = ((uint32_t)data[0]<<24) | ((uint32_t)data[1]<<16) |
 8000598:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800059c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80005a0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80005a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      data += 4;
 80005a8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80005ac:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80005b0:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80005b4:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 80005b8:	6812      	ldr	r2, [r2, #0]
 80005ba:	3204      	adds	r2, #4
 80005bc:	601a      	str	r2, [r3, #0]
    for (j = 0; j < 16; j++) {
 80005be:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80005c2:	3301      	adds	r3, #1
 80005c4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80005c8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80005cc:	2b0f      	cmp	r3, #15
 80005ce:	d9c1      	bls.n	8000554 <sha256_compute+0x54>
    }
    for (j = 16; j < 64; j++) {
 80005d0:	2310      	movs	r3, #16
 80005d2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80005d6:	e071      	b.n	80006bc <sha256_compute+0x1bc>
      uint32_t s0 = ((W[j-15]>>7)|(W[j-15]<<25)) ^ ((W[j-15]>>18)|(W[j-15]<<14)) ^ (W[j-15]>>3);
 80005d8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80005dc:	f1a3 020f 	sub.w	r2, r3, #15
 80005e0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80005e4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80005e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005ec:	ea4f 12f3 	mov.w	r2, r3, ror #7
 80005f0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80005f4:	f1a3 010f 	sub.w	r1, r3, #15
 80005f8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80005fc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000600:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000604:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000608:	405a      	eors	r2, r3
 800060a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800060e:	f1a3 010f 	sub.w	r1, r3, #15
 8000612:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000616:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800061a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800061e:	08db      	lsrs	r3, r3, #3
 8000620:	4053      	eors	r3, r2
 8000622:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
      uint32_t s1 = ((W[j-2]>>17)|(W[j-2]<<15)) ^ ((W[j-2]>>19)|(W[j-2]<<13)) ^ (W[j-2]>>10);
 8000626:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800062a:	1e9a      	subs	r2, r3, #2
 800062c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000630:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000638:	ea4f 4273 	mov.w	r2, r3, ror #17
 800063c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000640:	1e99      	subs	r1, r3, #2
 8000642:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000646:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800064a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800064e:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000652:	405a      	eors	r2, r3
 8000654:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000658:	1e99      	subs	r1, r3, #2
 800065a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800065e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000662:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000666:	0a9b      	lsrs	r3, r3, #10
 8000668:	4053      	eors	r3, r2
 800066a:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
      W[j] = W[j-16] + s0 + W[j-7] + s1;
 800066e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000672:	f1a3 0210 	sub.w	r2, r3, #16
 8000676:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800067a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800067e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000682:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8000686:	441a      	add	r2, r3
 8000688:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800068c:	1fd9      	subs	r1, r3, #7
 800068e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000692:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000696:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800069a:	441a      	add	r2, r3
 800069c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80006a0:	18d1      	adds	r1, r2, r3
 80006a2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80006a6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80006aa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80006ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (j = 16; j < 64; j++) {
 80006b2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80006b6:	3301      	adds	r3, #1
 80006b8:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80006bc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80006c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80006c2:	d989      	bls.n	80005d8 <sha256_compute+0xd8>
    }
    a = H[0]; b = H[1]; c = H[2]; d = H[3];
 80006c4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80006c8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 80006cc:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80006d0:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 80006d4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80006d8:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 80006dc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80006e0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
    e = H[4]; f = H[5]; g = H[6]; h = H[7];
 80006e4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80006e8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80006ec:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80006f0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80006f4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80006f8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80006fc:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000700:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
    for (j = 0; j < 64; j++) {
 8000704:	2300      	movs	r3, #0
 8000706:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800070a:	e088      	b.n	800081e <sha256_compute+0x31e>
      uint32_t S1 = ((e>>6)|(e<<26)) ^ ((e>>11)|(e<<21)) ^ ((e>>25)|(e<<7));
 800070c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000710:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000714:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000718:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800071c:	405a      	eors	r2, r3
 800071e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000722:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000726:	4053      	eors	r3, r2
 8000728:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
      uint32_t ch = (e & f) ^ ((~e) & g);
 800072c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8000730:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000734:	401a      	ands	r2, r3
 8000736:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800073a:	43d9      	mvns	r1, r3
 800073c:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000740:	400b      	ands	r3, r1
 8000742:	4053      	eors	r3, r2
 8000744:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
      T1 = h + S1 + ch + K[j] + W[j];
 8000748:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800074c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000750:	441a      	add	r2, r3
 8000752:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000756:	441a      	add	r2, r3
 8000758:	4957      	ldr	r1, [pc, #348]	@ (80008b8 <sha256_compute+0x3b8>)
 800075a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800075e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000762:	441a      	add	r2, r3
 8000764:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000768:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800076c:	f8d7 11d4 	ldr.w	r1, [r7, #468]	@ 0x1d4
 8000770:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000774:	4413      	add	r3, r2
 8000776:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
      uint32_t S0 = ((a>>2)|(a<<30)) ^ ((a>>13)|(a<<19)) ^ ((a>>22)|(a<<10));
 800077a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800077e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8000782:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000786:	ea4f 3373 	mov.w	r3, r3, ror #13
 800078a:	405a      	eors	r2, r3
 800078c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000790:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000794:	4053      	eors	r3, r2
 8000796:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
      uint32_t maj = (a & b) ^ (a & c) ^ (b & c);
 800079a:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 800079e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80007a2:	405a      	eors	r2, r3
 80007a4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80007a8:	401a      	ands	r2, r3
 80007aa:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 80007ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80007b2:	400b      	ands	r3, r1
 80007b4:	4053      	eors	r3, r2
 80007b6:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
      T2 = S0 + maj;
 80007ba:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80007be:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80007c2:	4413      	add	r3, r2
 80007c4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
      h = g; g = f; f = e; e = d + T1; d = c; c = b; b = a; a = T1 + T2;
 80007c8:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80007cc:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 80007d0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80007d4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80007d8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80007dc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80007e0:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80007e4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80007e8:	4413      	add	r3, r2
 80007ea:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80007ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80007f2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80007f6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80007fa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 80007fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000802:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000806:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800080a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800080e:	4413      	add	r3, r2
 8000810:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    for (j = 0; j < 64; j++) {
 8000814:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000818:	3301      	adds	r3, #1
 800081a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800081e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000822:	2b3f      	cmp	r3, #63	@ 0x3f
 8000824:	f67f af72 	bls.w	800070c <sha256_compute+0x20c>
    }
    H[0] += a; H[1] += b; H[2] += c; H[3] += d;
 8000828:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 800082c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000830:	4413      	add	r3, r2
 8000832:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000836:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800083a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800083e:	4413      	add	r3, r2
 8000840:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000844:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8000848:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800084c:	4413      	add	r3, r2
 800084e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000852:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8000856:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800085a:	4413      	add	r3, r2
 800085c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    H[4] += e; H[5] += f; H[6] += g; H[7] += h;
 8000860:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8000864:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000868:	4413      	add	r3, r2
 800086a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800086e:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8000872:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000876:	4413      	add	r3, r2
 8000878:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800087c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8000880:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000884:	4413      	add	r3, r2
 8000886:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800088a:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800088e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8000892:	4413      	add	r3, r2
 8000894:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
    len -= 64;
 8000898:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800089c:	3b40      	subs	r3, #64	@ 0x40
 800089e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  while (len >= 64) {
 80008a2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80008a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80008a8:	f63f ae50 	bhi.w	800054c <sha256_compute+0x4c>
  }

  /* Final block with padding */
  uint8_t block[64];
  uint32_t i;
  for (i = 0; i < len; i++) block[i] = data[i];
 80008ac:	2300      	movs	r3, #0
 80008ae:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 80008b2:	e01a      	b.n	80008ea <sha256_compute+0x3ea>
 80008b4:	080036c4 	.word	0x080036c4
 80008b8:	08003838 	.word	0x08003838
 80008bc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80008c0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80008ca:	4413      	add	r3, r2
 80008cc:	7819      	ldrb	r1, [r3, #0]
 80008ce:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80008d2:	f5a3 72f4 	sub.w	r2, r3, #488	@ 0x1e8
 80008d6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80008da:	4413      	add	r3, r2
 80008dc:	460a      	mov	r2, r1
 80008de:	701a      	strb	r2, [r3, #0]
 80008e0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80008e4:	3301      	adds	r3, #1
 80008e6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 80008ea:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 80008ee:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d3e2      	bcc.n	80008bc <sha256_compute+0x3bc>
  block[len++] = 0x80;
 80008f6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80008fa:	1c5a      	adds	r2, r3, #1
 80008fc:	f8c7 21d0 	str.w	r2, [r7, #464]	@ 0x1d0
 8000900:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000904:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8000908:	2180      	movs	r1, #128	@ 0x80
 800090a:	54d1      	strb	r1, [r2, r3]
  if (len > 56) {
 800090c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000910:	2b38      	cmp	r3, #56	@ 0x38
 8000912:	f240 81c2 	bls.w	8000c9a <sha256_compute+0x79a>
    while (len < 64) block[len++] = 0;
 8000916:	e00a      	b.n	800092e <sha256_compute+0x42e>
 8000918:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800091c:	1c5a      	adds	r2, r3, #1
 800091e:	f8c7 21d0 	str.w	r2, [r7, #464]	@ 0x1d0
 8000922:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000926:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 800092a:	2100      	movs	r1, #0
 800092c:	54d1      	strb	r1, [r2, r3]
 800092e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000932:	2b3f      	cmp	r3, #63	@ 0x3f
 8000934:	d9f0      	bls.n	8000918 <sha256_compute+0x418>
    for (j = 0; j < 16; j++) {
 8000936:	2300      	movs	r3, #0
 8000938:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800093c:	e036      	b.n	80009ac <sha256_compute+0x4ac>
      W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 800093e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000948:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 800094c:	5cd3      	ldrb	r3, [r2, r3]
 800094e:	061a      	lsls	r2, r3, #24
 8000950:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	3301      	adds	r3, #1
 8000958:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 800095c:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 8000960:	5ccb      	ldrb	r3, [r1, r3]
 8000962:	041b      	lsls	r3, r3, #16
 8000964:	431a      	orrs	r2, r3
             ((uint32_t)block[j*4+2]<<8) | (uint32_t)block[j*4+3];
 8000966:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	3302      	adds	r3, #2
 800096e:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8000972:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 8000976:	5ccb      	ldrb	r3, [r1, r3]
 8000978:	021b      	lsls	r3, r3, #8
      W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 800097a:	4313      	orrs	r3, r2
             ((uint32_t)block[j*4+2]<<8) | (uint32_t)block[j*4+3];
 800097c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000980:	0092      	lsls	r2, r2, #2
 8000982:	3203      	adds	r2, #3
 8000984:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8000988:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 800098c:	5c8a      	ldrb	r2, [r1, r2]
 800098e:	ea43 0102 	orr.w	r1, r3, r2
      W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 8000992:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000996:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800099a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800099e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (j = 0; j < 16; j++) {
 80009a2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80009a6:	3301      	adds	r3, #1
 80009a8:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80009ac:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80009b0:	2b0f      	cmp	r3, #15
 80009b2:	d9c4      	bls.n	800093e <sha256_compute+0x43e>
    }
    for (j = 16; j < 64; j++) {
 80009b4:	2310      	movs	r3, #16
 80009b6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80009ba:	e071      	b.n	8000aa0 <sha256_compute+0x5a0>
      uint32_t s0 = ((W[j-15]>>7)|(W[j-15]<<25)) ^ ((W[j-15]>>18)|(W[j-15]<<14)) ^ (W[j-15]>>3);
 80009bc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80009c0:	f1a3 020f 	sub.w	r2, r3, #15
 80009c4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80009c8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80009cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009d0:	ea4f 12f3 	mov.w	r2, r3, ror #7
 80009d4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80009d8:	f1a3 010f 	sub.w	r1, r3, #15
 80009dc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80009e0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80009e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80009e8:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80009ec:	405a      	eors	r2, r3
 80009ee:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80009f2:	f1a3 010f 	sub.w	r1, r3, #15
 80009f6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80009fa:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80009fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a02:	08db      	lsrs	r3, r3, #3
 8000a04:	4053      	eors	r3, r2
 8000a06:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
      uint32_t s1 = ((W[j-2]>>17)|(W[j-2]<<15)) ^ ((W[j-2]>>19)|(W[j-2]<<13)) ^ (W[j-2]>>10);
 8000a0a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a0e:	1e9a      	subs	r2, r3, #2
 8000a10:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a14:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a1c:	ea4f 4273 	mov.w	r2, r3, ror #17
 8000a20:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a24:	1e99      	subs	r1, r3, #2
 8000a26:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a2a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a32:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000a36:	405a      	eors	r2, r3
 8000a38:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a3c:	1e99      	subs	r1, r3, #2
 8000a3e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a42:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a46:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a4a:	0a9b      	lsrs	r3, r3, #10
 8000a4c:	4053      	eors	r3, r2
 8000a4e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
      W[j] = W[j-16] + s0 + W[j-7] + s1;
 8000a52:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a56:	f1a3 0210 	sub.w	r2, r3, #16
 8000a5a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a5e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a66:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000a6a:	441a      	add	r2, r3
 8000a6c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a70:	1fd9      	subs	r1, r3, #7
 8000a72:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a76:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000a7e:	441a      	add	r2, r3
 8000a80:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000a84:	18d1      	adds	r1, r2, r3
 8000a86:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000a8a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000a8e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (j = 16; j < 64; j++) {
 8000a96:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000aa0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000aa4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000aa6:	d989      	bls.n	80009bc <sha256_compute+0x4bc>
    }
    a = H[0]; b = H[1]; c = H[2]; d = H[3];
 8000aa8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000aac:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8000ab0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000ab4:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000ab8:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000abc:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8000ac0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000ac4:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
    e = H[4]; f = H[5]; g = H[6]; h = H[7];
 8000ac8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000acc:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000ad0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000ad4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000ad8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000adc:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000ae0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000ae4:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
    for (j = 0; j < 64; j++) {
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000aee:	e088      	b.n	8000c02 <sha256_compute+0x702>
      uint32_t S1 = ((e>>6)|(e<<26)) ^ ((e>>11)|(e<<21)) ^ ((e>>25)|(e<<7));
 8000af0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000af4:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000af8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000afc:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000b00:	405a      	eors	r2, r3
 8000b02:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000b06:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000b0a:	4053      	eors	r3, r2
 8000b0c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
      uint32_t ch = (e & f) ^ ((~e) & g);
 8000b10:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8000b14:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000b18:	401a      	ands	r2, r3
 8000b1a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000b1e:	43d9      	mvns	r1, r3
 8000b20:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000b24:	400b      	ands	r3, r1
 8000b26:	4053      	eors	r3, r2
 8000b28:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
      T1 = h + S1 + ch + K[j] + W[j];
 8000b2c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000b30:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000b34:	441a      	add	r2, r3
 8000b36:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000b3a:	441a      	add	r2, r3
 8000b3c:	49e6      	ldr	r1, [pc, #920]	@ (8000ed8 <sha256_compute+0x9d8>)
 8000b3e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000b42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b46:	441a      	add	r2, r3
 8000b48:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000b4c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000b50:	f8d7 11d4 	ldr.w	r1, [r7, #468]	@ 0x1d4
 8000b54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000b58:	4413      	add	r3, r2
 8000b5a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
      uint32_t S0 = ((a>>2)|(a<<30)) ^ ((a>>13)|(a<<19)) ^ ((a>>22)|(a<<10));
 8000b5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b62:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8000b66:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b6a:	ea4f 3373 	mov.w	r3, r3, ror #13
 8000b6e:	405a      	eors	r2, r3
 8000b70:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b74:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000b78:	4053      	eors	r3, r2
 8000b7a:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
      uint32_t maj = (a & b) ^ (a & c) ^ (b & c);
 8000b7e:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 8000b82:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000b86:	405a      	eors	r2, r3
 8000b88:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000b8c:	401a      	ands	r2, r3
 8000b8e:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 8000b92:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000b96:	400b      	ands	r3, r1
 8000b98:	4053      	eors	r3, r2
 8000b9a:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
      T2 = S0 + maj;
 8000b9e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000ba2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8000ba6:	4413      	add	r3, r2
 8000ba8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
      h = g; g = f; f = e; e = d + T1; d = c; c = b; b = a; a = T1 + T2;
 8000bac:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000bb0:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8000bb4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000bb8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000bbc:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000bc0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000bc4:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8000bc8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000bcc:	4413      	add	r3, r2
 8000bce:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000bd2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000bd6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000bda:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000bde:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8000be2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000be6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000bea:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8000bee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000bf2:	4413      	add	r3, r2
 8000bf4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
    for (j = 0; j < 64; j++) {
 8000bf8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000c02:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000c06:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c08:	f67f af72 	bls.w	8000af0 <sha256_compute+0x5f0>
    }
    H[0] += a; H[1] += b; H[2] += c; H[3] += d;
 8000c0c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8000c10:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000c14:	4413      	add	r3, r2
 8000c16:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000c1a:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8000c1e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c22:	4413      	add	r3, r2
 8000c24:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000c28:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8000c2c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000c30:	4413      	add	r3, r2
 8000c32:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000c36:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8000c3a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000c3e:	4413      	add	r3, r2
 8000c40:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    H[4] += e; H[5] += f; H[6] += g; H[7] += h;
 8000c44:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8000c48:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000c4c:	4413      	add	r3, r2
 8000c4e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8000c52:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8000c56:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000c5a:	4413      	add	r3, r2
 8000c5c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8000c60:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8000c64:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000c68:	4413      	add	r3, r2
 8000c6a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8000c6e:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8000c72:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8000c76:	4413      	add	r3, r2
 8000c78:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
    len = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  }
  while (len < 56) block[len++] = 0;
 8000c82:	e00a      	b.n	8000c9a <sha256_compute+0x79a>
 8000c84:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000c88:	1c5a      	adds	r2, r3, #1
 8000c8a:	f8c7 21d0 	str.w	r2, [r7, #464]	@ 0x1d0
 8000c8e:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000c92:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8000c96:	2100      	movs	r1, #0
 8000c98:	54d1      	strb	r1, [r2, r3]
 8000c9a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000c9e:	2b37      	cmp	r3, #55	@ 0x37
 8000ca0:	d9f0      	bls.n	8000c84 <sha256_compute+0x784>
  /* Append length in bits, big-endian */
  {
    uint64_t bitlen = (uint64_t)total_len * 8;
 8000ca2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000ca6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	2200      	movs	r2, #0
 8000cae:	4698      	mov	r8, r3
 8000cb0:	4691      	mov	r9, r2
 8000cb2:	f04f 0200 	mov.w	r2, #0
 8000cb6:	f04f 0300 	mov.w	r3, #0
 8000cba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cc6:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
    for (i = 0; i < 8; i++) block[63 - i] = (uint8_t)(bitlen >> (i * 8));
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8000cd0:	e021      	b.n	8000d16 <sha256_compute+0x816>
 8000cd2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000cd6:	00d9      	lsls	r1, r3, #3
 8000cd8:	e9d7 2368 	ldrd	r2, r3, [r7, #416]	@ 0x1a0
 8000cdc:	f1c1 0620 	rsb	r6, r1, #32
 8000ce0:	f1a1 0020 	sub.w	r0, r1, #32
 8000ce4:	fa22 f401 	lsr.w	r4, r2, r1
 8000ce8:	fa03 f606 	lsl.w	r6, r3, r6
 8000cec:	4334      	orrs	r4, r6
 8000cee:	fa23 f000 	lsr.w	r0, r3, r0
 8000cf2:	4304      	orrs	r4, r0
 8000cf4:	fa23 f501 	lsr.w	r5, r3, r1
 8000cf8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000cfc:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8000d00:	b2e1      	uxtb	r1, r4
 8000d02:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000d06:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8000d0a:	54d1      	strb	r1, [r2, r3]
 8000d0c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000d10:	3301      	adds	r3, #1
 8000d12:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8000d16:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000d1a:	2b07      	cmp	r3, #7
 8000d1c:	d9d9      	bls.n	8000cd2 <sha256_compute+0x7d2>
  }
  for (j = 0; j < 16; j++) {
 8000d1e:	2300      	movs	r3, #0
 8000d20:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000d24:	e036      	b.n	8000d94 <sha256_compute+0x894>
    W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 8000d26:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8000d30:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8000d34:	5cd3      	ldrb	r3, [r2, r3]
 8000d36:	061a      	lsls	r2, r3, #24
 8000d38:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	3301      	adds	r3, #1
 8000d40:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8000d44:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 8000d48:	5ccb      	ldrb	r3, [r1, r3]
 8000d4a:	041b      	lsls	r3, r3, #16
 8000d4c:	431a      	orrs	r2, r3
           ((uint32_t)block[j*4+2]<<8) | (uint32_t)block[j*4+3];
 8000d4e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	3302      	adds	r3, #2
 8000d56:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8000d5a:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 8000d5e:	5ccb      	ldrb	r3, [r1, r3]
 8000d60:	021b      	lsls	r3, r3, #8
    W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 8000d62:	4313      	orrs	r3, r2
           ((uint32_t)block[j*4+2]<<8) | (uint32_t)block[j*4+3];
 8000d64:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000d68:	0092      	lsls	r2, r2, #2
 8000d6a:	3203      	adds	r2, #3
 8000d6c:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8000d70:	f5a1 71f4 	sub.w	r1, r1, #488	@ 0x1e8
 8000d74:	5c8a      	ldrb	r2, [r1, r2]
 8000d76:	ea43 0102 	orr.w	r1, r3, r2
    W[j] = ((uint32_t)block[j*4]<<24) | ((uint32_t)block[j*4+1]<<16) |
 8000d7a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000d7e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000d82:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (j = 0; j < 16; j++) {
 8000d8a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d8e:	3301      	adds	r3, #1
 8000d90:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000d94:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d9c4      	bls.n	8000d26 <sha256_compute+0x826>
  }
  for (j = 16; j < 64; j++) {
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000da2:	e071      	b.n	8000e88 <sha256_compute+0x988>
    uint32_t s0 = ((W[j-15]>>7)|(W[j-15]<<25)) ^ ((W[j-15]>>18)|(W[j-15]<<14)) ^ (W[j-15]>>3);
 8000da4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000da8:	f1a3 020f 	sub.w	r2, r3, #15
 8000dac:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000db0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000db8:	ea4f 12f3 	mov.w	r2, r3, ror #7
 8000dbc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000dc0:	f1a3 010f 	sub.w	r1, r3, #15
 8000dc4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000dc8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000dd0:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000dd4:	405a      	eors	r2, r3
 8000dd6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000dda:	f1a3 010f 	sub.w	r1, r3, #15
 8000dde:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000de2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000de6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000dea:	08db      	lsrs	r3, r3, #3
 8000dec:	4053      	eors	r3, r2
 8000dee:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
    uint32_t s1 = ((W[j-2]>>17)|(W[j-2]<<15)) ^ ((W[j-2]>>19)|(W[j-2]<<13)) ^ (W[j-2]>>10);
 8000df2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000df6:	1e9a      	subs	r2, r3, #2
 8000df8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000dfc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e04:	ea4f 4273 	mov.w	r2, r3, ror #17
 8000e08:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e0c:	1e99      	subs	r1, r3, #2
 8000e0e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000e12:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e1a:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000e1e:	405a      	eors	r2, r3
 8000e20:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e24:	1e99      	subs	r1, r3, #2
 8000e26:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000e2a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e32:	0a9b      	lsrs	r3, r3, #10
 8000e34:	4053      	eors	r3, r2
 8000e36:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
    W[j] = W[j-16] + s0 + W[j-7] + s1;
 8000e3a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e3e:	f1a3 0210 	sub.w	r2, r3, #16
 8000e42:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000e46:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000e4e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8000e52:	441a      	add	r2, r3
 8000e54:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e58:	1fd9      	subs	r1, r3, #7
 8000e5a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000e5e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e66:	441a      	add	r2, r3
 8000e68:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000e6c:	18d1      	adds	r1, r2, r3
 8000e6e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000e72:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000e76:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000e7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (j = 16; j < 64; j++) {
 8000e7e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e82:	3301      	adds	r3, #1
 8000e84:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000e88:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000e8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e8e:	d989      	bls.n	8000da4 <sha256_compute+0x8a4>
  }
  a = H[0]; b = H[1]; c = H[2]; d = H[3];
 8000e90:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000e94:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8000e98:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000e9c:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000ea0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000ea4:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8000ea8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000eac:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
  e = H[4]; f = H[5]; g = H[6]; h = H[7];
 8000eb0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000eb4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000eb8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000ebc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000ec0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000ec4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000ec8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8000ecc:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
  for (j = 0; j < 64; j++) {
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000ed6:	e08a      	b.n	8000fee <sha256_compute+0xaee>
 8000ed8:	08003838 	.word	0x08003838
    uint32_t S1 = ((e>>6)|(e<<26)) ^ ((e>>11)|(e<<21)) ^ ((e>>25)|(e<<7));
 8000edc:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000ee0:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000ee4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000ee8:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000eec:	405a      	eors	r2, r3
 8000eee:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000ef2:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000ef6:	4053      	eors	r3, r2
 8000ef8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    uint32_t ch = (e & f) ^ ((~e) & g);
 8000efc:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8000f00:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000f04:	401a      	ands	r2, r3
 8000f06:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000f0a:	43d9      	mvns	r1, r3
 8000f0c:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000f10:	400b      	ands	r3, r1
 8000f12:	4053      	eors	r3, r2
 8000f14:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
    T1 = h + S1 + ch + K[j] + W[j];
 8000f18:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000f1c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8000f20:	441a      	add	r2, r3
 8000f22:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8000f26:	441a      	add	r2, r3
 8000f28:	4983      	ldr	r1, [pc, #524]	@ (8001138 <sha256_compute+0xc38>)
 8000f2a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000f2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f32:	441a      	add	r2, r3
 8000f34:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8000f38:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000f3c:	f8d7 11d4 	ldr.w	r1, [r7, #468]	@ 0x1d4
 8000f40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f44:	4413      	add	r3, r2
 8000f46:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
    uint32_t S0 = ((a>>2)|(a<<30)) ^ ((a>>13)|(a<<19)) ^ ((a>>22)|(a<<10));
 8000f4a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f4e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8000f52:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f56:	ea4f 3373 	mov.w	r3, r3, ror #13
 8000f5a:	405a      	eors	r2, r3
 8000f5c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f60:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000f64:	4053      	eors	r3, r2
 8000f66:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
    uint32_t maj = (a & b) ^ (a & c) ^ (b & c);
 8000f6a:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 8000f6e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000f72:	405a      	eors	r2, r3
 8000f74:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f78:	401a      	ands	r2, r3
 8000f7a:	f8d7 11f0 	ldr.w	r1, [r7, #496]	@ 0x1f0
 8000f7e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000f82:	400b      	ands	r3, r1
 8000f84:	4053      	eors	r3, r2
 8000f86:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
    T2 = S0 + maj;
 8000f8a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000f8e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000f92:	4413      	add	r3, r2
 8000f94:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
    h = g; g = f; f = e; e = d + T1; d = c; c = b; b = a; a = T1 + T2;
 8000f98:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8000f9c:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8000fa0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000fa4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000fa8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000fac:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000fb0:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8000fb4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000fb8:	4413      	add	r3, r2
 8000fba:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000fbe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000fc2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000fc6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000fca:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8000fce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000fd2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8000fd6:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 8000fda:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000fde:	4413      	add	r3, r2
 8000fe0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  for (j = 0; j < 64; j++) {
 8000fe4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000fe8:	3301      	adds	r3, #1
 8000fea:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8000fee:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000ff2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ff4:	f67f af72 	bls.w	8000edc <sha256_compute+0x9dc>
  }
  H[0] += a; H[1] += b; H[2] += c; H[3] += d;
 8000ff8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8000ffc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001000:	4413      	add	r3, r2
 8001002:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001006:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 800100a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800100e:	4413      	add	r3, r2
 8001010:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001014:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001018:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800101c:	4413      	add	r3, r2
 800101e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001022:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001026:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800102a:	4413      	add	r3, r2
 800102c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  H[4] += e; H[5] += f; H[6] += g; H[7] += h;
 8001030:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8001034:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001038:	4413      	add	r3, r2
 800103a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800103e:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001042:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001046:	4413      	add	r3, r2
 8001048:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800104c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8001050:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 8001054:	4413      	add	r3, r2
 8001056:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800105a:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800105e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001062:	4413      	add	r3, r2
 8001064:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c

  for (j = 0; j < 8; j++) {
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800106e:	e056      	b.n	800111e <sha256_compute+0xc1e>
    digest[j*4 + 0] = (uint8_t)(H[j] >> 24);
 8001070:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800107a:	443b      	add	r3, r7
 800107c:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8001080:	0e19      	lsrs	r1, r3, #24
 8001082:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 800108c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001090:	6812      	ldr	r2, [r2, #0]
 8001092:	4413      	add	r3, r2
 8001094:	b2ca      	uxtb	r2, r1
 8001096:	701a      	strb	r2, [r3, #0]
    digest[j*4 + 1] = (uint8_t)(H[j] >> 16);
 8001098:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80010a2:	443b      	add	r3, r7
 80010a4:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 80010a8:	0c19      	lsrs	r1, r3, #16
 80010aa:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	3301      	adds	r3, #1
 80010b2:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80010b6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80010ba:	6812      	ldr	r2, [r2, #0]
 80010bc:	4413      	add	r3, r2
 80010be:	b2ca      	uxtb	r2, r1
 80010c0:	701a      	strb	r2, [r3, #0]
    digest[j*4 + 2] = (uint8_t)(H[j] >> 8);
 80010c2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80010cc:	443b      	add	r3, r7
 80010ce:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 80010d2:	0a19      	lsrs	r1, r3, #8
 80010d4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	3302      	adds	r3, #2
 80010dc:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 80010e0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80010e4:	6812      	ldr	r2, [r2, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	b2ca      	uxtb	r2, r1
 80010ea:	701a      	strb	r2, [r3, #0]
    digest[j*4 + 3] = (uint8_t)(H[j]);
 80010ec:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80010f6:	443b      	add	r3, r7
 80010f8:	f853 1ca8 	ldr.w	r1, [r3, #-168]
 80010fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	3303      	adds	r3, #3
 8001104:	f507 72fc 	add.w	r2, r7, #504	@ 0x1f8
 8001108:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	4413      	add	r3, r2
 8001110:	b2ca      	uxtb	r2, r1
 8001112:	701a      	strb	r2, [r3, #0]
  for (j = 0; j < 8; j++) {
 8001114:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001118:	3301      	adds	r3, #1
 800111a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800111e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001122:	2b07      	cmp	r3, #7
 8001124:	d9a4      	bls.n	8001070 <sha256_compute+0xb70>
  }
}
 8001126:	bf00      	nop
 8001128:	bf00      	nop
 800112a:	f507 77fc 	add.w	r7, r7, #504	@ 0x1f8
 800112e:	46bd      	mov	sp, r7
 8001130:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	08003838 	.word	0x08003838

0800113c <bootloader_try_launch_app>:

/* Search for valid application and launch. Returns 1 if launched (never returns), 0 if not found. */
static int bootloader_try_launch_app(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b092      	sub	sp, #72	@ 0x48
 8001140:	af00      	add	r7, sp, #0
  for (uint32_t s = 0; s < NUM_APP_SECTORS; s++) {
 8001142:	2300      	movs	r3, #0
 8001144:	647b      	str	r3, [r7, #68]	@ 0x44
 8001146:	e077      	b.n	8001238 <bootloader_try_launch_app+0xfc>
    const uint32_t sector_start = SECTOR_INFO[s].start;
 8001148:	4a3f      	ldr	r2, [pc, #252]	@ (8001248 <bootloader_try_launch_app+0x10c>)
 800114a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800114c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001150:	637b      	str	r3, [r7, #52]	@ 0x34
    const uint32_t sector_size = SECTOR_INFO[s].size;
 8001152:	4a3d      	ldr	r2, [pc, #244]	@ (8001248 <bootloader_try_launch_app+0x10c>)
 8001154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	4413      	add	r3, r2
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t *sector = (const uint8_t *)sector_start;
 800115e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001160:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Search for metadata at 8-byte aligned offsets */
    for (uint32_t offset = 0; offset + sizeof(AppMetadata_t) <= sector_size; offset += 8) {
 8001162:	2300      	movs	r3, #0
 8001164:	643b      	str	r3, [r7, #64]	@ 0x40
 8001166:	e05f      	b.n	8001228 <bootloader_try_launch_app+0xec>
      const AppMetadata_t *meta = (const AppMetadata_t *)(sector + offset);
 8001168:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800116a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800116c:	4413      	add	r3, r2
 800116e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if (memcmp(meta->magic, APP_METADATA_MAGIC, APP_METADATA_FIELD_LEN) != 0) continue;
 8001170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001172:	2208      	movs	r2, #8
 8001174:	4935      	ldr	r1, [pc, #212]	@ (800124c <bootloader_try_launch_app+0x110>)
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fa5c 	bl	8003634 <memcmp>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d146      	bne.n	8001210 <bootloader_try_launch_app+0xd4>
      if (memcmp(meta->inverted_magic, APP_METADATA_INV_MAGIC, APP_METADATA_FIELD_LEN) != 0) continue;
 8001182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001184:	3308      	adds	r3, #8
 8001186:	2208      	movs	r2, #8
 8001188:	4931      	ldr	r1, [pc, #196]	@ (8001250 <bootloader_try_launch_app+0x114>)
 800118a:	4618      	mov	r0, r3
 800118c:	f002 fa52 	bl	8003634 <memcmp>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d13e      	bne.n	8001214 <bootloader_try_launch_app+0xd8>
      if (memcmp(meta->validation, APP_METADATA_VALID, APP_METADATA_FIELD_LEN) != 0) continue;
 8001196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001198:	3310      	adds	r3, #16
 800119a:	2208      	movs	r2, #8
 800119c:	492d      	ldr	r1, [pc, #180]	@ (8001254 <bootloader_try_launch_app+0x118>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f002 fa48 	bl	8003634 <memcmp>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d136      	bne.n	8001218 <bootloader_try_launch_app+0xdc>
      if (memcmp(meta->invalidation, APP_METADATA_INVALID, APP_METADATA_FIELD_LEN) != 0) continue;
 80011aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ac:	3318      	adds	r3, #24
 80011ae:	2208      	movs	r2, #8
 80011b0:	4929      	ldr	r1, [pc, #164]	@ (8001258 <bootloader_try_launch_app+0x11c>)
 80011b2:	4618      	mov	r0, r3
 80011b4:	f002 fa3e 	bl	8003634 <memcmp>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d12e      	bne.n	800121c <bootloader_try_launch_app+0xe0>

      /* Metadata found - verify SHA256: sector from start up to (but not including) digest field */
      uint32_t hash_len = offset + (uint32_t)offsetof(AppMetadata_t, sha256);
 80011be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011c0:	3328      	adds	r3, #40	@ 0x28
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
      uint8_t computed[32];
      sha256_compute(sector, hash_len, computed);
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	461a      	mov	r2, r3
 80011c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80011ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80011cc:	f7ff f998 	bl	8000500 <sha256_compute>

      int match = 1;
 80011d0:	2301      	movs	r3, #1
 80011d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      for (int i = 0; i < 32; i++) {
 80011d4:	2300      	movs	r3, #0
 80011d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80011d8:	e010      	b.n	80011fc <bootloader_try_launch_app+0xc0>
        if (computed[i] != meta->sha256[i]) { match = 0; break; }
 80011da:	1d3a      	adds	r2, r7, #4
 80011dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011de:	4413      	add	r3, r2
 80011e0:	781a      	ldrb	r2, [r3, #0]
 80011e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80011e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e6:	440b      	add	r3, r1
 80011e8:	3328      	adds	r3, #40	@ 0x28
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d002      	beq.n	80011f6 <bootloader_try_launch_app+0xba>
 80011f0:	2300      	movs	r3, #0
 80011f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011f4:	e005      	b.n	8001202 <bootloader_try_launch_app+0xc6>
      for (int i = 0; i < 32; i++) {
 80011f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011f8:	3301      	adds	r3, #1
 80011fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80011fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011fe:	2b1f      	cmp	r3, #31
 8001200:	ddeb      	ble.n	80011da <bootloader_try_launch_app+0x9e>
      }
      if (!match) continue;
 8001202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001204:	2b00      	cmp	r3, #0
 8001206:	d00b      	beq.n	8001220 <bootloader_try_launch_app+0xe4>

      /* Valid application found - sector starts with Cortex-M4 vector table */
      bootloader_jump_to_app(sector_start);
 8001208:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800120a:	f000 f827 	bl	800125c <bootloader_jump_to_app>
 800120e:	e008      	b.n	8001222 <bootloader_try_launch_app+0xe6>
      if (memcmp(meta->magic, APP_METADATA_MAGIC, APP_METADATA_FIELD_LEN) != 0) continue;
 8001210:	bf00      	nop
 8001212:	e006      	b.n	8001222 <bootloader_try_launch_app+0xe6>
      if (memcmp(meta->inverted_magic, APP_METADATA_INV_MAGIC, APP_METADATA_FIELD_LEN) != 0) continue;
 8001214:	bf00      	nop
 8001216:	e004      	b.n	8001222 <bootloader_try_launch_app+0xe6>
      if (memcmp(meta->validation, APP_METADATA_VALID, APP_METADATA_FIELD_LEN) != 0) continue;
 8001218:	bf00      	nop
 800121a:	e002      	b.n	8001222 <bootloader_try_launch_app+0xe6>
      if (memcmp(meta->invalidation, APP_METADATA_INVALID, APP_METADATA_FIELD_LEN) != 0) continue;
 800121c:	bf00      	nop
 800121e:	e000      	b.n	8001222 <bootloader_try_launch_app+0xe6>
      if (!match) continue;
 8001220:	bf00      	nop
    for (uint32_t offset = 0; offset + sizeof(AppMetadata_t) <= sector_size; offset += 8) {
 8001222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001224:	3308      	adds	r3, #8
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
 8001228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800122a:	3348      	adds	r3, #72	@ 0x48
 800122c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800122e:	429a      	cmp	r2, r3
 8001230:	d29a      	bcs.n	8001168 <bootloader_try_launch_app+0x2c>
  for (uint32_t s = 0; s < NUM_APP_SECTORS; s++) {
 8001232:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001234:	3301      	adds	r3, #1
 8001236:	647b      	str	r3, [r7, #68]	@ 0x44
 8001238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800123a:	2b06      	cmp	r3, #6
 800123c:	d984      	bls.n	8001148 <bootloader_try_launch_app+0xc>
      /* never returns */
    }
  }
  return 0;
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	3748      	adds	r7, #72	@ 0x48
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	08003800 	.word	0x08003800
 800124c:	080036e4 	.word	0x080036e4
 8001250:	080036f0 	.word	0x080036f0
 8001254:	080036fc 	.word	0x080036fc
 8001258:	08003708 	.word	0x08003708

0800125c <bootloader_jump_to_app>:

static void bootloader_jump_to_app(uint32_t app_base)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  const uint32_t *vt = (const uint32_t *)app_base;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	61fb      	str	r3, [r7, #28]
  uint32_t msp = vt[0];
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	61bb      	str	r3, [r7, #24]
  uint32_t reset_handler = vt[1];
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	3304      	adds	r3, #4
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	617b      	str	r3, [r7, #20]
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
  }
#endif
  
  /* Validate vector table values */
  if (msp < 0x20000000 || msp > 0x20018000) {
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800127c:	d375      	bcc.n	800136a <bootloader_jump_to_app+0x10e>
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	4a3d      	ldr	r2, [pc, #244]	@ (8001378 <bootloader_jump_to_app+0x11c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d871      	bhi.n	800136a <bootloader_jump_to_app+0x10e>
    }
#endif
    return;
  }
  
  if ((reset_handler & 1) == 0) {
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	2b00      	cmp	r3, #0
 800128e:	d06e      	beq.n	800136e <bootloader_jump_to_app+0x112>
    }
#endif
  }

  /* Deinitialize peripherals before jumping to application */
  HAL_UART_DeInit(&huart1);
 8001290:	483a      	ldr	r0, [pc, #232]	@ (800137c <bootloader_jump_to_app+0x120>)
 8001292:	f001 fec7 	bl	8003024 <HAL_UART_DeInit>
  HAL_UART_DeInit(&huart2);
 8001296:	483a      	ldr	r0, [pc, #232]	@ (8001380 <bootloader_jump_to_app+0x124>)
 8001298:	f001 fec4 	bl	8003024 <HAL_UART_DeInit>
  HAL_GPIO_DeInit(GPIOC, B1_Pin|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|
 800129c:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80012a0:	4838      	ldr	r0, [pc, #224]	@ (8001384 <bootloader_jump_to_app+0x128>)
 80012a2:	f000 ff4f 	bl	8002144 <HAL_GPIO_DeInit>
                        GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
  HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|
 80012a6:	f649 71f3 	movw	r1, #40947	@ 0x9ff3
 80012aa:	4837      	ldr	r0, [pc, #220]	@ (8001388 <bootloader_jump_to_app+0x12c>)
 80012ac:	f000 ff4a 	bl	8002144 <HAL_GPIO_DeInit>
                        GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15);
  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|
 80012b0:	f24f 71f7 	movw	r1, #63479	@ 0xf7f7
 80012b4:	4835      	ldr	r0, [pc, #212]	@ (800138c <bootloader_jump_to_app+0x130>)
 80012b6:	f000 ff45 	bl	8002144 <HAL_GPIO_DeInit>
                        GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|
                        GPIO_PIN_14|GPIO_PIN_15);
  HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 80012ba:	2104      	movs	r1, #4
 80012bc:	4834      	ldr	r0, [pc, #208]	@ (8001390 <bootloader_jump_to_app+0x134>)
 80012be:	f000 ff41 	bl	8002144 <HAL_GPIO_DeInit>
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
  }
#endif
  
  /* Ensure HSI is enabled (should be by default, but make sure) */
  __HAL_RCC_HSI_ENABLE();
 80012c2:	4b34      	ldr	r3, [pc, #208]	@ (8001394 <bootloader_jump_to_app+0x138>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	601a      	str	r2, [r3, #0]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {}
 80012c8:	bf00      	nop
 80012ca:	4b33      	ldr	r3, [pc, #204]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f9      	beq.n	80012ca <bootloader_jump_to_app+0x6e>
  
  /* Switch system clock to HSI */
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_HSI);
 80012d6:	4b30      	ldr	r3, [pc, #192]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	4a2f      	ldr	r2, [pc, #188]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012dc:	f023 0303 	bic.w	r3, r3, #3
 80012e0:	6093      	str	r3, [r2, #8]
  while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI) {}
 80012e2:	bf00      	nop
 80012e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f003 030c 	and.w	r3, r3, #12
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1f9      	bne.n	80012e4 <bootloader_jump_to_app+0x88>
  
  /* Now safe to disable PLL and HSE - system is running on HSI */
  __HAL_RCC_PLL_DISABLE();
 80012f0:	4b2a      	ldr	r3, [pc, #168]	@ (800139c <bootloader_jump_to_app+0x140>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
  __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 80012f6:	4b28      	ldr	r3, [pc, #160]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a27      	ldr	r2, [pc, #156]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 80012fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a24      	ldr	r2, [pc, #144]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 8001308:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800130c:	6013      	str	r3, [r2, #0]
  
  /* Wait for HSE to be disabled */
  uint32_t tickstart = HAL_GetTick();
 800130e:	f000 fb71 	bl	80019f4 <HAL_GetTick>
 8001312:	6138      	str	r0, [r7, #16]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8001314:	e007      	b.n	8001326 <bootloader_jump_to_app+0xca>
    if ((HAL_GetTick() - tickstart) > 1000) {  /* 1 second timeout */
 8001316:	f000 fb6d 	bl	80019f4 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001324:	d806      	bhi.n	8001334 <bootloader_jump_to_app+0xd8>
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8001326:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <bootloader_jump_to_app+0x13c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1f1      	bne.n	8001316 <bootloader_jump_to_app+0xba>
 8001332:	e000      	b.n	8001336 <bootloader_jump_to_app+0xda>
      break;
 8001334:	bf00      	nop
    }
  }
  
  /* Set flash latency for HSI (16MHz) - latency 0 is sufficient */
  FLASH->ACR = (FLASH->ACR & ~FLASH_ACR_LATENCY) | FLASH_LATENCY_0;
 8001336:	4b1a      	ldr	r3, [pc, #104]	@ (80013a0 <bootloader_jump_to_app+0x144>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a19      	ldr	r2, [pc, #100]	@ (80013a0 <bootloader_jump_to_app+0x144>)
 800133c:	f023 0307 	bic.w	r3, r3, #7
 8001340:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001342:	b672      	cpsid	i
}
 8001344:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8001346:	f3bf 8f4f 	dsb	sy
}
 800134a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800134c:	f3bf 8f6f 	isb	sy
}
 8001350:	bf00      	nop

  __disable_irq();
  __DSB();
  __ISB();

  SCB->VTOR = app_base;
 8001352:	4a14      	ldr	r2, [pc, #80]	@ (80013a4 <bootloader_jump_to_app+0x148>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6093      	str	r3, [r2, #8]
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f383 8808 	msr	MSP, r3
}
 8001362:	bf00      	nop
  __set_MSP(msp);

  ((void (*)(void))reset_handler)();
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	4798      	blx	r3
 8001368:	e002      	b.n	8001370 <bootloader_jump_to_app+0x114>
    return;
 800136a:	bf00      	nop
 800136c:	e000      	b.n	8001370 <bootloader_jump_to_app+0x114>
    return;
 800136e:	bf00      	nop
}
 8001370:	3720      	adds	r7, #32
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20018000 	.word	0x20018000
 800137c:	20000028 	.word	0x20000028
 8001380:	20000070 	.word	0x20000070
 8001384:	40020800 	.word	0x40020800
 8001388:	40020000 	.word	0x40020000
 800138c:	40020400 	.word	0x40020400
 8001390:	40020c00 	.word	0x40020c00
 8001394:	42470000 	.word	0x42470000
 8001398:	40023800 	.word	0x40023800
 800139c:	42470060 	.word	0x42470060
 80013a0:	40023c00 	.word	0x40023c00
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ac:	f000 fabc 	bl	8001928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b0:	f000 f80a 	bl	80013c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b4:	f000 f8c6 	bl	8001544 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013b8:	f000 f89a 	bl	80014f0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80013bc:	f000 f86e 	bl	800149c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Bootloader: search sectors 1-7 for application and launch */
  if (bootloader_try_launch_app()) {
 80013c0:	f7ff febc 	bl	800113c <bootloader_try_launch_app>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013c4:	bf00      	nop
 80013c6:	e7fd      	b.n	80013c4 <main+0x1c>

080013c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b094      	sub	sp, #80	@ 0x50
 80013cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	2230      	movs	r2, #48	@ 0x30
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 f93c 	bl	8003654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	4b28      	ldr	r3, [pc, #160]	@ (8001494 <SystemClock_Config+0xcc>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f4:	4a27      	ldr	r2, [pc, #156]	@ (8001494 <SystemClock_Config+0xcc>)
 80013f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80013fc:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <SystemClock_Config+0xcc>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001408:	2300      	movs	r3, #0
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <SystemClock_Config+0xd0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001414:	4a20      	ldr	r2, [pc, #128]	@ (8001498 <SystemClock_Config+0xd0>)
 8001416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b1e      	ldr	r3, [pc, #120]	@ (8001498 <SystemClock_Config+0xd0>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001428:	2301      	movs	r3, #1
 800142a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800142c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001432:	2302      	movs	r3, #2
 8001434:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001436:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800143a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800143c:	230c      	movs	r3, #12
 800143e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001440:	2348      	movs	r3, #72	@ 0x48
 8001442:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001444:	2302      	movs	r3, #2
 8001446:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001448:	2307      	movs	r3, #7
 800144a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144c:	f107 0320 	add.w	r3, r7, #32
 8001450:	4618      	mov	r0, r3
 8001452:	f000 ff79 	bl	8002348 <HAL_RCC_OscConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800145c:	f000 f912 	bl	8001684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001460:	230f      	movs	r3, #15
 8001462:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001464:	2302      	movs	r3, #2
 8001466:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800146c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001470:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001476:	f107 030c 	add.w	r3, r7, #12
 800147a:	2102      	movs	r1, #2
 800147c:	4618      	mov	r0, r3
 800147e:	f001 fa8f 	bl	80029a0 <HAL_RCC_ClockConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001488:	f000 f8fc 	bl	8001684 <Error_Handler>
  }
}
 800148c:	bf00      	nop
 800148e:	3750      	adds	r7, #80	@ 0x50
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40023800 	.word	0x40023800
 8001498:	40007000 	.word	0x40007000

0800149c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	@ (80014ec <MX_USART1_UART_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014d4:	f001 fcec 	bl	8002eb0 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014de:	f000 f8d1 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000028 	.word	0x20000028
 80014ec:	40011000 	.word	0x40011000

080014f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 80014f6:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <MX_USART2_UART_Init+0x50>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001526:	4805      	ldr	r0, [pc, #20]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001528:	f001 fcc2 	bl	8002eb0 <HAL_UART_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001532:	f000 f8a7 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000070 	.word	0x20000070
 8001540:	40004400 	.word	0x40004400

08001544 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	@ 0x28
 8001548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
 8001558:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	4b44      	ldr	r3, [pc, #272]	@ (8001670 <MX_GPIO_Init+0x12c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a43      	ldr	r2, [pc, #268]	@ (8001670 <MX_GPIO_Init+0x12c>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b41      	ldr	r3, [pc, #260]	@ (8001670 <MX_GPIO_Init+0x12c>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b3d      	ldr	r3, [pc, #244]	@ (8001670 <MX_GPIO_Init+0x12c>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a3c      	ldr	r2, [pc, #240]	@ (8001670 <MX_GPIO_Init+0x12c>)
 8001580:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b3a      	ldr	r3, [pc, #232]	@ (8001670 <MX_GPIO_Init+0x12c>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	4b36      	ldr	r3, [pc, #216]	@ (8001670 <MX_GPIO_Init+0x12c>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a35      	ldr	r2, [pc, #212]	@ (8001670 <MX_GPIO_Init+0x12c>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b33      	ldr	r3, [pc, #204]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015b8:	f043 0302 	orr.w	r3, r3, #2
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b2c      	ldr	r3, [pc, #176]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	603b      	str	r3, [r7, #0]
 80015ce:	4b28      	ldr	r3, [pc, #160]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a27      	ldr	r2, [pc, #156]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015d4:	f043 0308 	orr.w	r3, r3, #8
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b25      	ldr	r3, [pc, #148]	@ (8001670 <MX_GPIO_Init+0x12c>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0308 	and.w	r3, r3, #8
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	481d      	ldr	r0, [pc, #116]	@ (8001674 <MX_GPIO_Init+0x130>)
 80015fe:	f000 fb0f 	bl	8001c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001602:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001606:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001608:	2303      	movs	r3, #3
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	4619      	mov	r1, r3
 8001616:	4817      	ldr	r0, [pc, #92]	@ (8001674 <MX_GPIO_Init+0x130>)
 8001618:	f000 fb02 	bl	8001c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800161c:	f649 13f3 	movw	r3, #39411	@ 0x99f3
 8001620:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001622:	2303      	movs	r3, #3
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	4619      	mov	r1, r3
 8001630:	4811      	ldr	r0, [pc, #68]	@ (8001678 <MX_GPIO_Init+0x134>)
 8001632:	f000 faf5 	bl	8001c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB13 PB14 PB15
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001636:	f24f 73f7 	movw	r3, #63479	@ 0xf7f7
 800163a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800163c:	2303      	movs	r3, #3
 800163e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4619      	mov	r1, r3
 800164a:	480c      	ldr	r0, [pc, #48]	@ (800167c <MX_GPIO_Init+0x138>)
 800164c:	f000 fae8 	bl	8001c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001650:	2304      	movs	r3, #4
 8001652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001654:	2303      	movs	r3, #3
 8001656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	4807      	ldr	r0, [pc, #28]	@ (8001680 <MX_GPIO_Init+0x13c>)
 8001664:	f000 fadc 	bl	8001c20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	@ 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40023800 	.word	0x40023800
 8001674:	40020800 	.word	0x40020800
 8001678:	40020000 	.word	0x40020000
 800167c:	40020400 	.word	0x40020400
 8001680:	40020c00 	.word	0x40020c00

08001684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001688:	b672      	cpsid	i
}
 800168a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <Error_Handler+0x8>

08001690 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	607b      	str	r3, [r7, #4]
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b6:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016be:	4b0d      	ldr	r3, [pc, #52]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	603b      	str	r3, [r7, #0]
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a08      	ldr	r2, [pc, #32]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_MspInit+0x4c>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08c      	sub	sp, #48	@ 0x30
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a32      	ldr	r2, [pc, #200]	@ (80017e0 <HAL_UART_MspInit+0xe8>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d12d      	bne.n	8001776 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
 800171e:	4b31      	ldr	r3, [pc, #196]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a30      	ldr	r2, [pc, #192]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001724:	f043 0310 	orr.w	r3, r3, #16
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b2e      	ldr	r3, [pc, #184]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f003 0310 	and.w	r3, r3, #16
 8001732:	61bb      	str	r3, [r7, #24]
 8001734:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a29      	ldr	r2, [pc, #164]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001752:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001758:	2302      	movs	r3, #2
 800175a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001760:	2303      	movs	r3, #3
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001764:	2307      	movs	r3, #7
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	4619      	mov	r1, r3
 800176e:	481e      	ldr	r0, [pc, #120]	@ (80017e8 <HAL_UART_MspInit+0xf0>)
 8001770:	f000 fa56 	bl	8001c20 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001774:	e030      	b.n	80017d8 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a1c      	ldr	r2, [pc, #112]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d12b      	bne.n	80017d8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	4a16      	ldr	r2, [pc, #88]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 800178a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001790:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	4b10      	ldr	r3, [pc, #64]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 80017a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a4:	4a0f      	ldr	r2, [pc, #60]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 80017a6:	f043 0301 	orr.w	r3, r3, #1
 80017aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <HAL_UART_MspInit+0xec>)
 80017ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017b8:	230c      	movs	r3, #12
 80017ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017c8:	2307      	movs	r3, #7
 80017ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 031c 	add.w	r3, r7, #28
 80017d0:	4619      	mov	r1, r3
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <HAL_UART_MspInit+0xf0>)
 80017d4:	f000 fa24 	bl	8001c20 <HAL_GPIO_Init>
}
 80017d8:	bf00      	nop
 80017da:	3730      	adds	r7, #48	@ 0x30
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40011000 	.word	0x40011000
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020000 	.word	0x40020000
 80017ec:	40004400 	.word	0x40004400

080017f0 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a10      	ldr	r2, [pc, #64]	@ (8001840 <HAL_UART_MspDeInit+0x50>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d10b      	bne.n	800181a <HAL_UART_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN USART1_MspDeInit 0 */

    /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <HAL_UART_MspDeInit+0x54>)
 8001804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001806:	4a0f      	ldr	r2, [pc, #60]	@ (8001844 <HAL_UART_MspDeInit+0x54>)
 8001808:	f023 0310 	bic.w	r3, r3, #16
 800180c:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800180e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001812:	480d      	ldr	r0, [pc, #52]	@ (8001848 <HAL_UART_MspDeInit+0x58>)
 8001814:	f000 fc96 	bl	8002144 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001818:	e00e      	b.n	8001838 <HAL_UART_MspDeInit+0x48>
  else if(huart->Instance==USART2)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a0b      	ldr	r2, [pc, #44]	@ (800184c <HAL_UART_MspDeInit+0x5c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d109      	bne.n	8001838 <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001824:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <HAL_UART_MspDeInit+0x54>)
 8001826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001828:	4a06      	ldr	r2, [pc, #24]	@ (8001844 <HAL_UART_MspDeInit+0x54>)
 800182a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800182e:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8001830:	210c      	movs	r1, #12
 8001832:	4805      	ldr	r0, [pc, #20]	@ (8001848 <HAL_UART_MspDeInit+0x58>)
 8001834:	f000 fc86 	bl	8002144 <HAL_GPIO_DeInit>
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40011000 	.word	0x40011000
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000
 800184c:	40004400 	.word	0x40004400

08001850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <NMI_Handler+0x4>

08001858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <HardFault_Handler+0x4>

08001860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <MemManage_Handler+0x4>

08001868 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <UsageFault_Handler+0x4>

08001878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a6:	f000 f891 	bl	80019cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <SystemInit+0x20>)
 80018b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <SystemInit+0x20>)
 80018bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800190c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018d8:	f7ff ffea 	bl	80018b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018dc:	480c      	ldr	r0, [pc, #48]	@ (8001910 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018de:	490d      	ldr	r1, [pc, #52]	@ (8001914 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001918 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018e4:	e002      	b.n	80018ec <LoopCopyDataInit>

080018e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ea:	3304      	adds	r3, #4

080018ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f0:	d3f9      	bcc.n	80018e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018f2:	4a0a      	ldr	r2, [pc, #40]	@ (800191c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001920 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f8:	e001      	b.n	80018fe <LoopFillZerobss>

080018fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018fc:	3204      	adds	r2, #4

080018fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001900:	d3fb      	bcc.n	80018fa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001902:	f001 feaf 	bl	8003664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001906:	f7ff fd4f 	bl	80013a8 <main>
  bx  lr    
 800190a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800190c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001914:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001918:	08003960 	.word	0x08003960
  ldr r2, =_sbss
 800191c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001920:	200000bc 	.word	0x200000bc

08001924 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001924:	e7fe      	b.n	8001924 <ADC_IRQHandler>
	...

08001928 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800192c:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <HAL_Init+0x40>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0d      	ldr	r2, [pc, #52]	@ (8001968 <HAL_Init+0x40>)
 8001932:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001936:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <HAL_Init+0x40>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <HAL_Init+0x40>)
 800193e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001942:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <HAL_Init+0x40>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a07      	ldr	r2, [pc, #28]	@ (8001968 <HAL_Init+0x40>)
 800194a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800194e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001950:	2003      	movs	r0, #3
 8001952:	f000 f90d 	bl	8001b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001956:	2000      	movs	r0, #0
 8001958:	f000 f808 	bl	800196c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800195c:	f7ff fea4 	bl	80016a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40023c00 	.word	0x40023c00

0800196c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001974:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <HAL_InitTick+0x54>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <HAL_InitTick+0x58>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	4619      	mov	r1, r3
 800197e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001982:	fbb3 f3f1 	udiv	r3, r3, r1
 8001986:	fbb2 f3f3 	udiv	r3, r2, r3
 800198a:	4618      	mov	r0, r3
 800198c:	f000 f93c 	bl	8001c08 <HAL_SYSTICK_Config>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e00e      	b.n	80019b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b0f      	cmp	r3, #15
 800199e:	d80a      	bhi.n	80019b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a0:	2200      	movs	r2, #0
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	f04f 30ff 	mov.w	r0, #4294967295
 80019a8:	f000 f902 	bl	8001bb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019ac:	4a06      	ldr	r2, [pc, #24]	@ (80019c8 <HAL_InitTick+0x5c>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
 80019b4:	e000      	b.n	80019b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000008 	.word	0x20000008
 80019c8:	20000004 	.word	0x20000004

080019cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d0:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <HAL_IncTick+0x20>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <HAL_IncTick+0x24>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4413      	add	r3, r2
 80019dc:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <HAL_IncTick+0x24>)
 80019de:	6013      	str	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000008 	.word	0x20000008
 80019f0:	200000b8 	.word	0x200000b8

080019f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return uwTick;
 80019f8:	4b03      	ldr	r3, [pc, #12]	@ (8001a08 <HAL_GetTick+0x14>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	200000b8 	.word	0x200000b8

08001a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a50 <__NVIC_SetPriorityGrouping+0x44>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a28:	4013      	ands	r3, r2
 8001a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a3e:	4a04      	ldr	r2, [pc, #16]	@ (8001a50 <__NVIC_SetPriorityGrouping+0x44>)
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	60d3      	str	r3, [r2, #12]
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a58:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <__NVIC_GetPriorityGrouping+0x18>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	0a1b      	lsrs	r3, r3, #8
 8001a5e:	f003 0307 	and.w	r3, r3, #7
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	6039      	str	r1, [r7, #0]
 8001a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	db0a      	blt.n	8001a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	490c      	ldr	r1, [pc, #48]	@ (8001abc <__NVIC_SetPriority+0x4c>)
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	0112      	lsls	r2, r2, #4
 8001a90:	b2d2      	uxtb	r2, r2
 8001a92:	440b      	add	r3, r1
 8001a94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a98:	e00a      	b.n	8001ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4908      	ldr	r1, [pc, #32]	@ (8001ac0 <__NVIC_SetPriority+0x50>)
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	3b04      	subs	r3, #4
 8001aa8:	0112      	lsls	r2, r2, #4
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	440b      	add	r3, r1
 8001aae:	761a      	strb	r2, [r3, #24]
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	e000e100 	.word	0xe000e100
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b089      	sub	sp, #36	@ 0x24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f1c3 0307 	rsb	r3, r3, #7
 8001ade:	2b04      	cmp	r3, #4
 8001ae0:	bf28      	it	cs
 8001ae2:	2304      	movcs	r3, #4
 8001ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	2b06      	cmp	r3, #6
 8001aec:	d902      	bls.n	8001af4 <NVIC_EncodePriority+0x30>
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	3b03      	subs	r3, #3
 8001af2:	e000      	b.n	8001af6 <NVIC_EncodePriority+0x32>
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af8:	f04f 32ff 	mov.w	r2, #4294967295
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43da      	mvns	r2, r3
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	401a      	ands	r2, r3
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	fa01 f303 	lsl.w	r3, r1, r3
 8001b16:	43d9      	mvns	r1, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b1c:	4313      	orrs	r3, r2
         );
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3724      	adds	r7, #36	@ 0x24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
	...

08001b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b3c:	d301      	bcc.n	8001b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e00f      	b.n	8001b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b42:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <SysTick_Config+0x40>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b4a:	210f      	movs	r1, #15
 8001b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b50:	f7ff ff8e 	bl	8001a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b54:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <SysTick_Config+0x40>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b5a:	4b04      	ldr	r3, [pc, #16]	@ (8001b6c <SysTick_Config+0x40>)
 8001b5c:	2207      	movs	r2, #7
 8001b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	e000e010 	.word	0xe000e010

08001b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b07      	cmp	r3, #7
 8001b7c:	d00f      	beq.n	8001b9e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b06      	cmp	r3, #6
 8001b82:	d00c      	beq.n	8001b9e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b05      	cmp	r3, #5
 8001b88:	d009      	beq.n	8001b9e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d006      	beq.n	8001b9e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d003      	beq.n	8001b9e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001b96:	2190      	movs	r1, #144	@ 0x90
 8001b98:	4804      	ldr	r0, [pc, #16]	@ (8001bac <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001b9a:	f7ff fd79 	bl	8001690 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ff34 	bl	8001a0c <__NVIC_SetPriorityGrouping>
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	08003714 	.word	0x08003714

08001bb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b0f      	cmp	r3, #15
 8001bc6:	d903      	bls.n	8001bd0 <HAL_NVIC_SetPriority+0x20>
 8001bc8:	21a8      	movs	r1, #168	@ 0xa8
 8001bca:	480e      	ldr	r0, [pc, #56]	@ (8001c04 <HAL_NVIC_SetPriority+0x54>)
 8001bcc:	f7ff fd60 	bl	8001690 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	2b0f      	cmp	r3, #15
 8001bd4:	d903      	bls.n	8001bde <HAL_NVIC_SetPriority+0x2e>
 8001bd6:	21a9      	movs	r1, #169	@ 0xa9
 8001bd8:	480a      	ldr	r0, [pc, #40]	@ (8001c04 <HAL_NVIC_SetPriority+0x54>)
 8001bda:	f7ff fd59 	bl	8001690 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bde:	f7ff ff39 	bl	8001a54 <__NVIC_GetPriorityGrouping>
 8001be2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	68b9      	ldr	r1, [r7, #8]
 8001be8:	6978      	ldr	r0, [r7, #20]
 8001bea:	f7ff ff6b 	bl	8001ac4 <NVIC_EncodePriority>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ff3a 	bl	8001a70 <__NVIC_SetPriority>
}
 8001bfc:	bf00      	nop
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	08003714 	.word	0x08003714

08001c08 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff8b 	bl	8001b2c <SysTick_Config>
 8001c16:	4603      	mov	r3, r0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_GPIO_Init+0xe4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d017      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a31      	ldr	r2, [pc, #196]	@ (8001d08 <HAL_GPIO_Init+0xe8>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d013      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a30      	ldr	r2, [pc, #192]	@ (8001d0c <HAL_GPIO_Init+0xec>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00f      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a2f      	ldr	r2, [pc, #188]	@ (8001d10 <HAL_GPIO_Init+0xf0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00b      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a2e      	ldr	r2, [pc, #184]	@ (8001d14 <HAL_GPIO_Init+0xf4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d007      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a2d      	ldr	r2, [pc, #180]	@ (8001d18 <HAL_GPIO_Init+0xf8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_Init+0x4e>
 8001c66:	21ac      	movs	r1, #172	@ 0xac
 8001c68:	482c      	ldr	r0, [pc, #176]	@ (8001d1c <HAL_GPIO_Init+0xfc>)
 8001c6a:	f7ff fd11 	bl	8001690 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d004      	beq.n	8001c82 <HAL_GPIO_Init+0x62>
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c80:	d303      	bcc.n	8001c8a <HAL_GPIO_Init+0x6a>
 8001c82:	21ad      	movs	r1, #173	@ 0xad
 8001c84:	4825      	ldr	r0, [pc, #148]	@ (8001d1c <HAL_GPIO_Init+0xfc>)
 8001c86:	f7ff fd03 	bl	8001690 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d035      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d031      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b11      	cmp	r3, #17
 8001ca0:	d02d      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d029      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b12      	cmp	r3, #18
 8001cb0:	d025      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8001cba:	d020      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001cc4:	d01b      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8001cce:	d016      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8001cd8:	d011      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8001ce2:	d00c      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8001cec:	d007      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0xde>
 8001cf6:	21ae      	movs	r1, #174	@ 0xae
 8001cf8:	4808      	ldr	r0, [pc, #32]	@ (8001d1c <HAL_GPIO_Init+0xfc>)
 8001cfa:	f7ff fcc9 	bl	8001690 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
 8001d02:	e205      	b.n	8002110 <HAL_GPIO_Init+0x4f0>
 8001d04:	40020000 	.word	0x40020000
 8001d08:	40020400 	.word	0x40020400
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	40020c00 	.word	0x40020c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40021c00 	.word	0x40021c00
 8001d1c:	08003750 	.word	0x08003750
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d20:	2201      	movs	r2, #1
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	f040 81e6 	bne.w	800210a <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d005      	beq.n	8001d56 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d144      	bne.n	8001de0 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00f      	beq.n	8001d7e <HAL_GPIO_Init+0x15e>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d00b      	beq.n	8001d7e <HAL_GPIO_Init+0x15e>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d007      	beq.n	8001d7e <HAL_GPIO_Init+0x15e>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d003      	beq.n	8001d7e <HAL_GPIO_Init+0x15e>
 8001d76:	21c0      	movs	r1, #192	@ 0xc0
 8001d78:	4894      	ldr	r0, [pc, #592]	@ (8001fcc <HAL_GPIO_Init+0x3ac>)
 8001d7a:	f7ff fc89 	bl	8001690 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	2203      	movs	r2, #3
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4013      	ands	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001db4:	2201      	movs	r2, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	f003 0201 	and.w	r2, r3, #1
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b03      	cmp	r3, #3
 8001dea:	d027      	beq.n	8001e3c <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00b      	beq.n	8001e0c <HAL_GPIO_Init+0x1ec>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d007      	beq.n	8001e0c <HAL_GPIO_Init+0x1ec>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x1ec>
 8001e04:	21d1      	movs	r1, #209	@ 0xd1
 8001e06:	4871      	ldr	r0, [pc, #452]	@ (8001fcc <HAL_GPIO_Init+0x3ac>)
 8001e08:	f7ff fc42 	bl	8001690 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 0303 	and.w	r3, r3, #3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	f040 8098 	bne.w	8001f7a <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d06f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	2b0c      	cmp	r3, #12
 8001e58:	d06b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d067      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d063      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d05f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d05b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d057      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d053      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d04f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d04b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d047      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b03      	cmp	r3, #3
 8001ea8:	d043      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	2b03      	cmp	r3, #3
 8001eb0:	d03f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d03b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	d037      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d033      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	d02f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	2b05      	cmp	r3, #5
 8001ed8:	d02b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	2b05      	cmp	r3, #5
 8001ee0:	d027      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	2b05      	cmp	r3, #5
 8001ee8:	d023      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b06      	cmp	r3, #6
 8001ef0:	d01f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	2b07      	cmp	r3, #7
 8001ef8:	d01b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	2b07      	cmp	r3, #7
 8001f00:	d017      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d013      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	2b09      	cmp	r3, #9
 8001f10:	d00f      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	2b09      	cmp	r3, #9
 8001f18:	d00b      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b0a      	cmp	r3, #10
 8001f20:	d007      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	2b0f      	cmp	r3, #15
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x312>
 8001f2a:	21de      	movs	r1, #222	@ 0xde
 8001f2c:	4827      	ldr	r0, [pc, #156]	@ (8001fcc <HAL_GPIO_Init+0x3ac>)
 8001f2e:	f7ff fbaf 	bl	8001690 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	08da      	lsrs	r2, r3, #3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3208      	adds	r2, #8
 8001f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	220f      	movs	r2, #15
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	4013      	ands	r3, r2
 8001f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	691a      	ldr	r2, [r3, #16]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	08da      	lsrs	r2, r3, #3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3208      	adds	r2, #8
 8001f74:	69b9      	ldr	r1, [r7, #24]
 8001f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	2203      	movs	r2, #3
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 0203 	and.w	r2, r3, #3
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 80a7 	beq.w	800210a <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	4b03      	ldr	r3, [pc, #12]	@ (8001fd0 <HAL_GPIO_Init+0x3b0>)
 8001fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc4:	4a02      	ldr	r2, [pc, #8]	@ (8001fd0 <HAL_GPIO_Init+0x3b0>)
 8001fc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fca:	e003      	b.n	8001fd4 <HAL_GPIO_Init+0x3b4>
 8001fcc:	08003750 	.word	0x08003750
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fd6:	4b53      	ldr	r3, [pc, #332]	@ (8002124 <HAL_GPIO_Init+0x504>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fe2:	4a51      	ldr	r2, [pc, #324]	@ (8002128 <HAL_GPIO_Init+0x508>)
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	089b      	lsrs	r3, r3, #2
 8001fe8:	3302      	adds	r3, #2
 8001fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	220f      	movs	r2, #15
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4013      	ands	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a48      	ldr	r2, [pc, #288]	@ (800212c <HAL_GPIO_Init+0x50c>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d019      	beq.n	8002042 <HAL_GPIO_Init+0x422>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a47      	ldr	r2, [pc, #284]	@ (8002130 <HAL_GPIO_Init+0x510>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d013      	beq.n	800203e <HAL_GPIO_Init+0x41e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a46      	ldr	r2, [pc, #280]	@ (8002134 <HAL_GPIO_Init+0x514>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d00d      	beq.n	800203a <HAL_GPIO_Init+0x41a>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a45      	ldr	r2, [pc, #276]	@ (8002138 <HAL_GPIO_Init+0x518>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d007      	beq.n	8002036 <HAL_GPIO_Init+0x416>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a44      	ldr	r2, [pc, #272]	@ (800213c <HAL_GPIO_Init+0x51c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d101      	bne.n	8002032 <HAL_GPIO_Init+0x412>
 800202e:	2304      	movs	r3, #4
 8002030:	e008      	b.n	8002044 <HAL_GPIO_Init+0x424>
 8002032:	2307      	movs	r3, #7
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x424>
 8002036:	2303      	movs	r3, #3
 8002038:	e004      	b.n	8002044 <HAL_GPIO_Init+0x424>
 800203a:	2302      	movs	r3, #2
 800203c:	e002      	b.n	8002044 <HAL_GPIO_Init+0x424>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <HAL_GPIO_Init+0x424>
 8002042:	2300      	movs	r3, #0
 8002044:	69fa      	ldr	r2, [r7, #28]
 8002046:	f002 0203 	and.w	r2, r2, #3
 800204a:	0092      	lsls	r2, r2, #2
 800204c:	4093      	lsls	r3, r2
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002054:	4934      	ldr	r1, [pc, #208]	@ (8002128 <HAL_GPIO_Init+0x508>)
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	089b      	lsrs	r3, r3, #2
 800205a:	3302      	adds	r3, #2
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002062:	4b37      	ldr	r3, [pc, #220]	@ (8002140 <HAL_GPIO_Init+0x520>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002086:	4a2e      	ldr	r2, [pc, #184]	@ (8002140 <HAL_GPIO_Init+0x520>)
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800208c:	4b2c      	ldr	r3, [pc, #176]	@ (8002140 <HAL_GPIO_Init+0x520>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b0:	4a23      	ldr	r2, [pc, #140]	@ (8002140 <HAL_GPIO_Init+0x520>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020b6:	4b22      	ldr	r3, [pc, #136]	@ (8002140 <HAL_GPIO_Init+0x520>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020da:	4a19      	ldr	r2, [pc, #100]	@ (8002140 <HAL_GPIO_Init+0x520>)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e0:	4b17      	ldr	r3, [pc, #92]	@ (8002140 <HAL_GPIO_Init+0x520>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4013      	ands	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002104:	4a0e      	ldr	r2, [pc, #56]	@ (8002140 <HAL_GPIO_Init+0x520>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3301      	adds	r3, #1
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	2b0f      	cmp	r3, #15
 8002114:	f67f ae04 	bls.w	8001d20 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8002118:	bf00      	nop
 800211a:	bf00      	nop
 800211c:	3720      	adds	r7, #32
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800
 8002128:	40013800 	.word	0x40013800
 800212c:	40020000 	.word	0x40020000
 8002130:	40020400 	.word	0x40020400
 8002134:	40020800 	.word	0x40020800
 8002138:	40020c00 	.word	0x40020c00
 800213c:	40021000 	.word	0x40021000
 8002140:	40013c00 	.word	0x40013c00

08002144 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a71      	ldr	r2, [pc, #452]	@ (8002324 <HAL_GPIO_DeInit+0x1e0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d018      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a70      	ldr	r2, [pc, #448]	@ (8002328 <HAL_GPIO_DeInit+0x1e4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d014      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a6f      	ldr	r2, [pc, #444]	@ (800232c <HAL_GPIO_DeInit+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d010      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a6e      	ldr	r2, [pc, #440]	@ (8002330 <HAL_GPIO_DeInit+0x1ec>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00c      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a6d      	ldr	r2, [pc, #436]	@ (8002334 <HAL_GPIO_DeInit+0x1f0>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d008      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a6c      	ldr	r2, [pc, #432]	@ (8002338 <HAL_GPIO_DeInit+0x1f4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d004      	beq.n	8002194 <HAL_GPIO_DeInit+0x50>
 800218a:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 800218e:	486b      	ldr	r0, [pc, #428]	@ (800233c <HAL_GPIO_DeInit+0x1f8>)
 8002190:	f7ff fa7e 	bl	8001690 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	e0bb      	b.n	8002312 <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800219a:	2201      	movs	r2, #1
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4013      	ands	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	f040 80ab 	bne.w	800230c <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80021b6:	4a62      	ldr	r2, [pc, #392]	@ (8002340 <HAL_GPIO_DeInit+0x1fc>)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3302      	adds	r3, #2
 80021be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c2:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	220f      	movs	r2, #15
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	4013      	ands	r3, r2
 80021d6:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a52      	ldr	r2, [pc, #328]	@ (8002324 <HAL_GPIO_DeInit+0x1e0>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d019      	beq.n	8002214 <HAL_GPIO_DeInit+0xd0>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a51      	ldr	r2, [pc, #324]	@ (8002328 <HAL_GPIO_DeInit+0x1e4>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d013      	beq.n	8002210 <HAL_GPIO_DeInit+0xcc>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a50      	ldr	r2, [pc, #320]	@ (800232c <HAL_GPIO_DeInit+0x1e8>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d00d      	beq.n	800220c <HAL_GPIO_DeInit+0xc8>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a4f      	ldr	r2, [pc, #316]	@ (8002330 <HAL_GPIO_DeInit+0x1ec>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d007      	beq.n	8002208 <HAL_GPIO_DeInit+0xc4>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a4e      	ldr	r2, [pc, #312]	@ (8002334 <HAL_GPIO_DeInit+0x1f0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d101      	bne.n	8002204 <HAL_GPIO_DeInit+0xc0>
 8002200:	2304      	movs	r3, #4
 8002202:	e008      	b.n	8002216 <HAL_GPIO_DeInit+0xd2>
 8002204:	2307      	movs	r3, #7
 8002206:	e006      	b.n	8002216 <HAL_GPIO_DeInit+0xd2>
 8002208:	2303      	movs	r3, #3
 800220a:	e004      	b.n	8002216 <HAL_GPIO_DeInit+0xd2>
 800220c:	2302      	movs	r3, #2
 800220e:	e002      	b.n	8002216 <HAL_GPIO_DeInit+0xd2>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <HAL_GPIO_DeInit+0xd2>
 8002214:	2300      	movs	r3, #0
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	f002 0203 	and.w	r2, r2, #3
 800221c:	0092      	lsls	r2, r2, #2
 800221e:	4093      	lsls	r3, r2
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	429a      	cmp	r2, r3
 8002224:	d132      	bne.n	800228c <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002226:	4b47      	ldr	r3, [pc, #284]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	43db      	mvns	r3, r3
 800222e:	4945      	ldr	r1, [pc, #276]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 8002230:	4013      	ands	r3, r2
 8002232:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002234:	4b43      	ldr	r3, [pc, #268]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	4941      	ldr	r1, [pc, #260]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 800223e:	4013      	ands	r3, r2
 8002240:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002242:	4b40      	ldr	r3, [pc, #256]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	43db      	mvns	r3, r3
 800224a:	493e      	ldr	r1, [pc, #248]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 800224c:	4013      	ands	r3, r2
 800224e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002250:	4b3c      	ldr	r3, [pc, #240]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	43db      	mvns	r3, r3
 8002258:	493a      	ldr	r1, [pc, #232]	@ (8002344 <HAL_GPIO_DeInit+0x200>)
 800225a:	4013      	ands	r3, r2
 800225c:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	220f      	movs	r2, #15
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800226e:	4a34      	ldr	r2, [pc, #208]	@ (8002340 <HAL_GPIO_DeInit+0x1fc>)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	43da      	mvns	r2, r3
 800227e:	4830      	ldr	r0, [pc, #192]	@ (8002340 <HAL_GPIO_DeInit+0x1fc>)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	089b      	lsrs	r3, r3, #2
 8002284:	400a      	ands	r2, r1
 8002286:	3302      	adds	r3, #2
 8002288:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	2103      	movs	r1, #3
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	43db      	mvns	r3, r3
 800229c:	401a      	ands	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	08da      	lsrs	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	3208      	adds	r2, #8
 80022aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	220f      	movs	r2, #15
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	08d2      	lsrs	r2, r2, #3
 80022c2:	4019      	ands	r1, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3208      	adds	r2, #8
 80022c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68da      	ldr	r2, [r3, #12]
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2103      	movs	r1, #3
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	401a      	ands	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	2101      	movs	r1, #1
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	401a      	ands	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2103      	movs	r1, #3
 8002300:	fa01 f303 	lsl.w	r3, r1, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	401a      	ands	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	3301      	adds	r3, #1
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2b0f      	cmp	r3, #15
 8002316:	f67f af40 	bls.w	800219a <HAL_GPIO_DeInit+0x56>
    }
  }
}
 800231a:	bf00      	nop
 800231c:	bf00      	nop
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40020000 	.word	0x40020000
 8002328:	40020400 	.word	0x40020400
 800232c:	40020800 	.word	0x40020800
 8002330:	40020c00 	.word	0x40020c00
 8002334:	40021000 	.word	0x40021000
 8002338:	40021c00 	.word	0x40021c00
 800233c:	08003750 	.word	0x08003750
 8002340:	40013800 	.word	0x40013800
 8002344:	40013c00 	.word	0x40013c00

08002348 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e318      	b.n	800298c <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b0f      	cmp	r3, #15
 8002360:	d903      	bls.n	800236a <HAL_RCC_OscConfig+0x22>
 8002362:	21e6      	movs	r1, #230	@ 0xe6
 8002364:	4897      	ldr	r0, [pc, #604]	@ (80025c4 <HAL_RCC_OscConfig+0x27c>)
 8002366:	f7ff f993 	bl	8001690 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 8088 	beq.w	8002488 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00d      	beq.n	800239c <HAL_RCC_OscConfig+0x54>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002388:	d008      	beq.n	800239c <HAL_RCC_OscConfig+0x54>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002392:	d003      	beq.n	800239c <HAL_RCC_OscConfig+0x54>
 8002394:	21eb      	movs	r1, #235	@ 0xeb
 8002396:	488b      	ldr	r0, [pc, #556]	@ (80025c4 <HAL_RCC_OscConfig+0x27c>)
 8002398:	f7ff f97a 	bl	8001690 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800239c:	4b8a      	ldr	r3, [pc, #552]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f003 030c 	and.w	r3, r3, #12
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d00c      	beq.n	80023c2 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023a8:	4b87      	ldr	r3, [pc, #540]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d112      	bne.n	80023da <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023b4:	4b84      	ldr	r3, [pc, #528]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023c0:	d10b      	bne.n	80023da <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c2:	4b81      	ldr	r3, [pc, #516]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d05b      	beq.n	8002486 <HAL_RCC_OscConfig+0x13e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d157      	bne.n	8002486 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e2d8      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023e2:	d106      	bne.n	80023f2 <HAL_RCC_OscConfig+0xaa>
 80023e4:	4b78      	ldr	r3, [pc, #480]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a77      	ldr	r2, [pc, #476]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	e01d      	b.n	800242e <HAL_RCC_OscConfig+0xe6>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023fa:	d10c      	bne.n	8002416 <HAL_RCC_OscConfig+0xce>
 80023fc:	4b72      	ldr	r3, [pc, #456]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a71      	ldr	r2, [pc, #452]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002402:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	4b6f      	ldr	r3, [pc, #444]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a6e      	ldr	r2, [pc, #440]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800240e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	e00b      	b.n	800242e <HAL_RCC_OscConfig+0xe6>
 8002416:	4b6c      	ldr	r3, [pc, #432]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a6b      	ldr	r2, [pc, #428]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800241c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	4b69      	ldr	r3, [pc, #420]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a68      	ldr	r2, [pc, #416]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002428:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d013      	beq.n	800245e <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7ff fadd 	bl	80019f4 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800243e:	f7ff fad9 	bl	80019f4 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b64      	cmp	r3, #100	@ 0x64
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e29d      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002450:	4b5d      	ldr	r3, [pc, #372]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0xf6>
 800245c:	e014      	b.n	8002488 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245e:	f7ff fac9 	bl	80019f4 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002466:	f7ff fac5 	bl	80019f4 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b64      	cmp	r3, #100	@ 0x64
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e289      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002478:	4b53      	ldr	r3, [pc, #332]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1f0      	bne.n	8002466 <HAL_RCC_OscConfig+0x11e>
 8002484:	e000      	b.n	8002488 <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002486:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d079      	beq.n	8002588 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d008      	beq.n	80024ae <HAL_RCC_OscConfig+0x166>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d004      	beq.n	80024ae <HAL_RCC_OscConfig+0x166>
 80024a4:	f240 111d 	movw	r1, #285	@ 0x11d
 80024a8:	4846      	ldr	r0, [pc, #280]	@ (80025c4 <HAL_RCC_OscConfig+0x27c>)
 80024aa:	f7ff f8f1 	bl	8001690 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	2b1f      	cmp	r3, #31
 80024b4:	d904      	bls.n	80024c0 <HAL_RCC_OscConfig+0x178>
 80024b6:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 80024ba:	4842      	ldr	r0, [pc, #264]	@ (80025c4 <HAL_RCC_OscConfig+0x27c>)
 80024bc:	f7ff f8e8 	bl	8001690 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024c0:	4b41      	ldr	r3, [pc, #260]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00b      	beq.n	80024e4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024cc:	4b3e      	ldr	r3, [pc, #248]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d11c      	bne.n	8002512 <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024d8:	4b3b      	ldr	r3, [pc, #236]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d116      	bne.n	8002512 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e4:	4b38      	ldr	r3, [pc, #224]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d005      	beq.n	80024fc <HAL_RCC_OscConfig+0x1b4>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e247      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fc:	4b32      	ldr	r3, [pc, #200]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	492f      	ldr	r1, [pc, #188]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800250c:	4313      	orrs	r3, r2
 800250e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002510:	e03a      	b.n	8002588 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d020      	beq.n	800255c <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800251a:	4b2c      	ldr	r3, [pc, #176]	@ (80025cc <HAL_RCC_OscConfig+0x284>)
 800251c:	2201      	movs	r2, #1
 800251e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002520:	f7ff fa68 	bl	80019f4 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002528:	f7ff fa64 	bl	80019f4 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e228      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253a:	4b23      	ldr	r3, [pc, #140]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f0      	beq.n	8002528 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002546:	4b20      	ldr	r3, [pc, #128]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	491c      	ldr	r1, [pc, #112]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]
 800255a:	e015      	b.n	8002588 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255c:	4b1b      	ldr	r3, [pc, #108]	@ (80025cc <HAL_RCC_OscConfig+0x284>)
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002562:	f7ff fa47 	bl	80019f4 <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002568:	e008      	b.n	800257c <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800256a:	f7ff fa43 	bl	80019f4 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e207      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_RCC_OscConfig+0x280>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f0      	bne.n	800256a <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0308 	and.w	r3, r3, #8
 8002590:	2b00      	cmp	r3, #0
 8002592:	d045      	beq.n	8002620 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d008      	beq.n	80025ae <HAL_RCC_OscConfig+0x266>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d004      	beq.n	80025ae <HAL_RCC_OscConfig+0x266>
 80025a4:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80025a8:	4806      	ldr	r0, [pc, #24]	@ (80025c4 <HAL_RCC_OscConfig+0x27c>)
 80025aa:	f7ff f871 	bl	8001690 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d01e      	beq.n	80025f4 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025b6:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_RCC_OscConfig+0x288>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7ff fa1a 	bl	80019f4 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c2:	e010      	b.n	80025e6 <HAL_RCC_OscConfig+0x29e>
 80025c4:	0800378c 	.word	0x0800378c
 80025c8:	40023800 	.word	0x40023800
 80025cc:	42470000 	.word	0x42470000
 80025d0:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d4:	f7ff fa0e 	bl	80019f4 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e1d2      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025e6:	4b5e      	ldr	r3, [pc, #376]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80025e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0x28c>
 80025f2:	e015      	b.n	8002620 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025f4:	4b5b      	ldr	r3, [pc, #364]	@ (8002764 <HAL_RCC_OscConfig+0x41c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fa:	f7ff f9fb 	bl	80019f4 <HAL_GetTick>
 80025fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002602:	f7ff f9f7 	bl	80019f4 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e1bb      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002614:	4b52      	ldr	r3, [pc, #328]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1f0      	bne.n	8002602 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 80b0 	beq.w	800278e <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 800262e:	2300      	movs	r3, #0
 8002630:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00c      	beq.n	8002654 <HAL_RCC_OscConfig+0x30c>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d008      	beq.n	8002654 <HAL_RCC_OscConfig+0x30c>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b05      	cmp	r3, #5
 8002648:	d004      	beq.n	8002654 <HAL_RCC_OscConfig+0x30c>
 800264a:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 800264e:	4846      	ldr	r0, [pc, #280]	@ (8002768 <HAL_RCC_OscConfig+0x420>)
 8002650:	f7ff f81e 	bl	8001690 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002654:	4b42      	ldr	r3, [pc, #264]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10f      	bne.n	8002680 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	4b3e      	ldr	r3, [pc, #248]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002668:	4a3d      	ldr	r2, [pc, #244]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 800266a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002670:	4b3b      	ldr	r3, [pc, #236]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800267c:	2301      	movs	r3, #1
 800267e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002680:	4b3a      	ldr	r3, [pc, #232]	@ (800276c <HAL_RCC_OscConfig+0x424>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d118      	bne.n	80026be <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800268c:	4b37      	ldr	r3, [pc, #220]	@ (800276c <HAL_RCC_OscConfig+0x424>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a36      	ldr	r2, [pc, #216]	@ (800276c <HAL_RCC_OscConfig+0x424>)
 8002692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002696:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002698:	f7ff f9ac 	bl	80019f4 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a0:	f7ff f9a8 	bl	80019f4 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e16c      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b2:	4b2e      	ldr	r3, [pc, #184]	@ (800276c <HAL_RCC_OscConfig+0x424>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d106      	bne.n	80026d4 <HAL_RCC_OscConfig+0x38c>
 80026c6:	4b26      	ldr	r3, [pc, #152]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ca:	4a25      	ldr	r2, [pc, #148]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80026d2:	e01c      	b.n	800270e <HAL_RCC_OscConfig+0x3c6>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b05      	cmp	r3, #5
 80026da:	d10c      	bne.n	80026f6 <HAL_RCC_OscConfig+0x3ae>
 80026dc:	4b20      	ldr	r3, [pc, #128]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026e2:	f043 0304 	orr.w	r3, r3, #4
 80026e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80026f4:	e00b      	b.n	800270e <HAL_RCC_OscConfig+0x3c6>
 80026f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026fa:	4a19      	ldr	r2, [pc, #100]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	6713      	str	r3, [r2, #112]	@ 0x70
 8002702:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002706:	4a16      	ldr	r2, [pc, #88]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002708:	f023 0304 	bic.w	r3, r3, #4
 800270c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d015      	beq.n	8002742 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002716:	f7ff f96d 	bl	80019f4 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7ff f969 	bl	80019f4 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e12b      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002734:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_RCC_OscConfig+0x418>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0ee      	beq.n	800271e <HAL_RCC_OscConfig+0x3d6>
 8002740:	e01c      	b.n	800277c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002742:	f7ff f957 	bl	80019f4 <HAL_GetTick>
 8002746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002748:	e012      	b.n	8002770 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274a:	f7ff f953 	bl	80019f4 <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002758:	4293      	cmp	r3, r2
 800275a:	d909      	bls.n	8002770 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e115      	b.n	800298c <HAL_RCC_OscConfig+0x644>
 8002760:	40023800 	.word	0x40023800
 8002764:	42470e80 	.word	0x42470e80
 8002768:	0800378c 	.word	0x0800378c
 800276c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002770:	4b88      	ldr	r3, [pc, #544]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 8002772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1e6      	bne.n	800274a <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d105      	bne.n	800278e <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002782:	4b84      	ldr	r3, [pc, #528]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	4a83      	ldr	r2, [pc, #524]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 8002788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00c      	beq.n	80027b0 <HAL_RCC_OscConfig+0x468>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	699b      	ldr	r3, [r3, #24]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d008      	beq.n	80027b0 <HAL_RCC_OscConfig+0x468>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d004      	beq.n	80027b0 <HAL_RCC_OscConfig+0x468>
 80027a6:	f240 11cd 	movw	r1, #461	@ 0x1cd
 80027aa:	487b      	ldr	r0, [pc, #492]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 80027ac:	f7fe ff70 	bl	8001690 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80e8 	beq.w	800298a <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ba:	4b76      	ldr	r3, [pc, #472]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	f000 80a9 	beq.w	800291a <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	f040 808d 	bne.w	80028ec <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d009      	beq.n	80027ee <HAL_RCC_OscConfig+0x4a6>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027e2:	d004      	beq.n	80027ee <HAL_RCC_OscConfig+0x4a6>
 80027e4:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 80027e8:	486b      	ldr	r0, [pc, #428]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 80027ea:	f7fe ff51 	bl	8001690 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d903      	bls.n	80027fe <HAL_RCC_OscConfig+0x4b6>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80027fc:	d904      	bls.n	8002808 <HAL_RCC_OscConfig+0x4c0>
 80027fe:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8002802:	4865      	ldr	r0, [pc, #404]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 8002804:	f7fe ff44 	bl	8001690 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	2b31      	cmp	r3, #49	@ 0x31
 800280e:	d904      	bls.n	800281a <HAL_RCC_OscConfig+0x4d2>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002814:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8002818:	d904      	bls.n	8002824 <HAL_RCC_OscConfig+0x4dc>
 800281a:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800281e:	485e      	ldr	r0, [pc, #376]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 8002820:	f7fe ff36 	bl	8001690 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002828:	2b02      	cmp	r3, #2
 800282a:	d010      	beq.n	800284e <HAL_RCC_OscConfig+0x506>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	2b04      	cmp	r3, #4
 8002832:	d00c      	beq.n	800284e <HAL_RCC_OscConfig+0x506>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	2b06      	cmp	r3, #6
 800283a:	d008      	beq.n	800284e <HAL_RCC_OscConfig+0x506>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002840:	2b08      	cmp	r3, #8
 8002842:	d004      	beq.n	800284e <HAL_RCC_OscConfig+0x506>
 8002844:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8002848:	4853      	ldr	r0, [pc, #332]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 800284a:	f7fe ff21 	bl	8001690 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002852:	2b01      	cmp	r3, #1
 8002854:	d903      	bls.n	800285e <HAL_RCC_OscConfig+0x516>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285a:	2b0f      	cmp	r3, #15
 800285c:	d904      	bls.n	8002868 <HAL_RCC_OscConfig+0x520>
 800285e:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8002862:	484d      	ldr	r0, [pc, #308]	@ (8002998 <HAL_RCC_OscConfig+0x650>)
 8002864:	f7fe ff14 	bl	8001690 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002868:	4b4c      	ldr	r3, [pc, #304]	@ (800299c <HAL_RCC_OscConfig+0x654>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286e:	f7ff f8c1 	bl	80019f4 <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002876:	f7ff f8bd 	bl	80019f4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e081      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002888:	4b42      	ldr	r3, [pc, #264]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1f0      	bne.n	8002876 <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69da      	ldr	r2, [r3, #28]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	019b      	lsls	r3, r3, #6
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	085b      	lsrs	r3, r3, #1
 80028ac:	3b01      	subs	r3, #1
 80028ae:	041b      	lsls	r3, r3, #16
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b6:	061b      	lsls	r3, r3, #24
 80028b8:	4936      	ldr	r1, [pc, #216]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028be:	4b37      	ldr	r3, [pc, #220]	@ (800299c <HAL_RCC_OscConfig+0x654>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7ff f896 	bl	80019f4 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028cc:	f7ff f892 	bl	80019f4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e056      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028de:	4b2d      	ldr	r3, [pc, #180]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0x584>
 80028ea:	e04e      	b.n	800298a <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ec:	4b2b      	ldr	r3, [pc, #172]	@ (800299c <HAL_RCC_OscConfig+0x654>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f2:	f7ff f87f 	bl	80019f4 <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028fa:	f7ff f87b 	bl	80019f4 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e03f      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290c:	4b21      	ldr	r3, [pc, #132]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1f0      	bne.n	80028fa <HAL_RCC_OscConfig+0x5b2>
 8002918:	e037      	b.n	800298a <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e032      	b.n	800298c <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002926:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_RCC_OscConfig+0x64c>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d028      	beq.n	8002986 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800293e:	429a      	cmp	r2, r3
 8002940:	d121      	bne.n	8002986 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294c:	429a      	cmp	r2, r3
 800294e:	d11a      	bne.n	8002986 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002956:	4013      	ands	r3, r2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800295c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800295e:	4293      	cmp	r3, r2
 8002960:	d111      	bne.n	8002986 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296c:	085b      	lsrs	r3, r3, #1
 800296e:	3b01      	subs	r3, #1
 8002970:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002972:	429a      	cmp	r2, r3
 8002974:	d107      	bne.n	8002986 <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002980:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002982:	429a      	cmp	r2, r3
 8002984:	d001      	beq.n	800298a <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e000      	b.n	800298c <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40023800 	.word	0x40023800
 8002998:	0800378c 	.word	0x0800378c
 800299c:	42470060 	.word	0x42470060

080029a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e174      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x24>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b0f      	cmp	r3, #15
 80029c2:	d904      	bls.n	80029ce <HAL_RCC_ClockConfig+0x2e>
 80029c4:	f240 215a 	movw	r1, #602	@ 0x25a
 80029c8:	487b      	ldr	r0, [pc, #492]	@ (8002bb8 <HAL_RCC_ClockConfig+0x218>)
 80029ca:	f7fe fe61 	bl	8001690 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d019      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d016      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d013      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d010      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d00d      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b05      	cmp	r3, #5
 80029f0:	d00a      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b06      	cmp	r3, #6
 80029f6:	d007      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b07      	cmp	r3, #7
 80029fc:	d004      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
 80029fe:	f240 215b 	movw	r1, #603	@ 0x25b
 8002a02:	486d      	ldr	r0, [pc, #436]	@ (8002bb8 <HAL_RCC_ClockConfig+0x218>)
 8002a04:	f7fe fe44 	bl	8001690 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a08:	4b6c      	ldr	r3, [pc, #432]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0307 	and.w	r3, r3, #7
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d90c      	bls.n	8002a30 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a16:	4b69      	ldr	r3, [pc, #420]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1e:	4b67      	ldr	r3, [pc, #412]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d001      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e136      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d049      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a48:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a60:	4b57      	ldr	r3, [pc, #348]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	4a56      	ldr	r2, [pc, #344]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d024      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b80      	cmp	r3, #128	@ 0x80
 8002a7a:	d020      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b90      	cmp	r3, #144	@ 0x90
 8002a82:	d01c      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a8a:	d018      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2bb0      	cmp	r3, #176	@ 0xb0
 8002a92:	d014      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a9a:	d010      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2bd0      	cmp	r3, #208	@ 0xd0
 8002aa2:	d00c      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2be0      	cmp	r3, #224	@ 0xe0
 8002aaa:	d008      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	2bf0      	cmp	r3, #240	@ 0xf0
 8002ab2:	d004      	beq.n	8002abe <HAL_RCC_ClockConfig+0x11e>
 8002ab4:	f240 217e 	movw	r1, #638	@ 0x27e
 8002ab8:	483f      	ldr	r0, [pc, #252]	@ (8002bb8 <HAL_RCC_ClockConfig+0x218>)
 8002aba:	f7fe fde9 	bl	8001690 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abe:	4b40      	ldr	r3, [pc, #256]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	493d      	ldr	r1, [pc, #244]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d059      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d010      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x166>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d00c      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x166>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d008      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x166>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d004      	beq.n	8002b06 <HAL_RCC_ClockConfig+0x166>
 8002afc:	f240 2185 	movw	r1, #645	@ 0x285
 8002b00:	482d      	ldr	r0, [pc, #180]	@ (8002bb8 <HAL_RCC_ClockConfig+0x218>)
 8002b02:	f7fe fdc5 	bl	8001690 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d119      	bne.n	8002b4e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e0bf      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d003      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d107      	bne.n	8002b3e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b2e:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d109      	bne.n	8002b4e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e0af      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3e:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0a7      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f023 0203 	bic.w	r2, r3, #3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4919      	ldr	r1, [pc, #100]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b60:	f7fe ff48 	bl	80019f4 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b68:	f7fe ff44 	bl	80019f4 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e08f      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <HAL_RCC_ClockConfig+0x220>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 020c 	and.w	r2, r3, #12
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d1eb      	bne.n	8002b68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b90:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d212      	bcs.n	8002bc4 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9e:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba6:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <HAL_RCC_ClockConfig+0x21c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d007      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e072      	b.n	8002c9e <HAL_RCC_ClockConfig+0x2fe>
 8002bb8:	0800378c 	.word	0x0800378c
 8002bbc:	40023c00 	.word	0x40023c00
 8002bc0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d025      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d018      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x26a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002be0:	d013      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x26a>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002bea:	d00e      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x26a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x26a>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8002bfe:	d004      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x26a>
 8002c00:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8002c04:	4828      	ldr	r0, [pc, #160]	@ (8002ca8 <HAL_RCC_ClockConfig+0x308>)
 8002c06:	f7fe fd43 	bl	8001690 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0a:	4b28      	ldr	r3, [pc, #160]	@ (8002cac <HAL_RCC_ClockConfig+0x30c>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	4925      	ldr	r1, [pc, #148]	@ (8002cac <HAL_RCC_ClockConfig+0x30c>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d026      	beq.n	8002c76 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d018      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x2c2>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c38:	d013      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x2c2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8002c42:	d00e      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x2c2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002c4c:	d009      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x2c2>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8002c56:	d004      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x2c2>
 8002c58:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8002c5c:	4812      	ldr	r0, [pc, #72]	@ (8002ca8 <HAL_RCC_ClockConfig+0x308>)
 8002c5e:	f7fe fd17 	bl	8001690 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c62:	4b12      	ldr	r3, [pc, #72]	@ (8002cac <HAL_RCC_ClockConfig+0x30c>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	490e      	ldr	r1, [pc, #56]	@ (8002cac <HAL_RCC_ClockConfig+0x30c>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c76:	f000 f821 	bl	8002cbc <HAL_RCC_GetSysClockFreq>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cac <HAL_RCC_ClockConfig+0x30c>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	091b      	lsrs	r3, r3, #4
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	490a      	ldr	r1, [pc, #40]	@ (8002cb0 <HAL_RCC_ClockConfig+0x310>)
 8002c88:	5ccb      	ldrb	r3, [r1, r3]
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	4a09      	ldr	r2, [pc, #36]	@ (8002cb4 <HAL_RCC_ClockConfig+0x314>)
 8002c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c92:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <HAL_RCC_ClockConfig+0x318>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fe68 	bl	800196c <HAL_InitTick>

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	0800378c 	.word	0x0800378c
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	08003938 	.word	0x08003938
 8002cb4:	20000000 	.word	0x20000000
 8002cb8:	20000004 	.word	0x20000004

08002cbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cc0:	b090      	sub	sp, #64	@ 0x40
 8002cc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cd4:	4b59      	ldr	r3, [pc, #356]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 030c 	and.w	r3, r3, #12
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d00d      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0x40>
 8002ce0:	2b08      	cmp	r3, #8
 8002ce2:	f200 80a1 	bhi.w	8002e28 <HAL_RCC_GetSysClockFreq+0x16c>
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x34>
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d003      	beq.n	8002cf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002cee:	e09b      	b.n	8002e28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cf0:	4b53      	ldr	r3, [pc, #332]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0x184>)
 8002cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cf4:	e09b      	b.n	8002e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cf6:	4b53      	ldr	r3, [pc, #332]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8002cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cfa:	e098      	b.n	8002e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cfc:	4b4f      	ldr	r3, [pc, #316]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d06:	4b4d      	ldr	r3, [pc, #308]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d028      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d12:	4b4a      	ldr	r3, [pc, #296]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	099b      	lsrs	r3, r3, #6
 8002d18:	2200      	movs	r2, #0
 8002d1a:	623b      	str	r3, [r7, #32]
 8002d1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d24:	2100      	movs	r1, #0
 8002d26:	4b47      	ldr	r3, [pc, #284]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d28:	fb03 f201 	mul.w	r2, r3, r1
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	fb00 f303 	mul.w	r3, r0, r3
 8002d32:	4413      	add	r3, r2
 8002d34:	4a43      	ldr	r2, [pc, #268]	@ (8002e44 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d36:	fba0 1202 	umull	r1, r2, r0, r2
 8002d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d3c:	460a      	mov	r2, r1
 8002d3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d42:	4413      	add	r3, r2
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d48:	2200      	movs	r2, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
 8002d4c:	61fa      	str	r2, [r7, #28]
 8002d4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002d56:	f7fd fa3d 	bl	80001d4 <__aeabi_uldivmod>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4613      	mov	r3, r2
 8002d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d62:	e053      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d64:	4b35      	ldr	r3, [pc, #212]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	099b      	lsrs	r3, r3, #6
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	613b      	str	r3, [r7, #16]
 8002d6e:	617a      	str	r2, [r7, #20]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d76:	f04f 0b00 	mov.w	fp, #0
 8002d7a:	4652      	mov	r2, sl
 8002d7c:	465b      	mov	r3, fp
 8002d7e:	f04f 0000 	mov.w	r0, #0
 8002d82:	f04f 0100 	mov.w	r1, #0
 8002d86:	0159      	lsls	r1, r3, #5
 8002d88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d8c:	0150      	lsls	r0, r2, #5
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	ebb2 080a 	subs.w	r8, r2, sl
 8002d96:	eb63 090b 	sbc.w	r9, r3, fp
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f04f 0300 	mov.w	r3, #0
 8002da2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002da6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002daa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002dae:	ebb2 0408 	subs.w	r4, r2, r8
 8002db2:	eb63 0509 	sbc.w	r5, r3, r9
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	f04f 0300 	mov.w	r3, #0
 8002dbe:	00eb      	lsls	r3, r5, #3
 8002dc0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dc4:	00e2      	lsls	r2, r4, #3
 8002dc6:	4614      	mov	r4, r2
 8002dc8:	461d      	mov	r5, r3
 8002dca:	eb14 030a 	adds.w	r3, r4, sl
 8002dce:	603b      	str	r3, [r7, #0]
 8002dd0:	eb45 030b 	adc.w	r3, r5, fp
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	f04f 0300 	mov.w	r3, #0
 8002dde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002de2:	4629      	mov	r1, r5
 8002de4:	028b      	lsls	r3, r1, #10
 8002de6:	4621      	mov	r1, r4
 8002de8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dec:	4621      	mov	r1, r4
 8002dee:	028a      	lsls	r2, r1, #10
 8002df0:	4610      	mov	r0, r2
 8002df2:	4619      	mov	r1, r3
 8002df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df6:	2200      	movs	r2, #0
 8002df8:	60bb      	str	r3, [r7, #8]
 8002dfa:	60fa      	str	r2, [r7, #12]
 8002dfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e00:	f7fd f9e8 	bl	80001d4 <__aeabi_uldivmod>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4613      	mov	r3, r2
 8002e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	0c1b      	lsrs	r3, r3, #16
 8002e12:	f003 0303 	and.w	r3, r3, #3
 8002e16:	3301      	adds	r3, #1
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e26:	e002      	b.n	8002e2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e28:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3740      	adds	r7, #64	@ 0x40
 8002e34:	46bd      	mov	sp, r7
 8002e36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	00f42400 	.word	0x00f42400
 8002e44:	016e3600 	.word	0x016e3600

08002e48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e4c:	4b03      	ldr	r3, [pc, #12]	@ (8002e5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	20000000 	.word	0x20000000

08002e60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e64:	f7ff fff0 	bl	8002e48 <HAL_RCC_GetHCLKFreq>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	0a9b      	lsrs	r3, r3, #10
 8002e70:	f003 0307 	and.w	r3, r3, #7
 8002e74:	4903      	ldr	r1, [pc, #12]	@ (8002e84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e76:	5ccb      	ldrb	r3, [r1, r3]
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40023800 	.word	0x40023800
 8002e84:	08003948 	.word	0x08003948

08002e88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e8c:	f7ff ffdc 	bl	8002e48 <HAL_RCC_GetHCLKFreq>
 8002e90:	4602      	mov	r2, r0
 8002e92:	4b05      	ldr	r3, [pc, #20]	@ (8002ea8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	0b5b      	lsrs	r3, r3, #13
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	4903      	ldr	r1, [pc, #12]	@ (8002eac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	08003948 	.word	0x08003948

08002eb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e0a3      	b.n	800300a <HAL_UART_Init+0x15a>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d02c      	beq.n	8002f24 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a51      	ldr	r2, [pc, #324]	@ (8003014 <HAL_UART_Init+0x164>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d00e      	beq.n	8002ef2 <HAL_UART_Init+0x42>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a4f      	ldr	r2, [pc, #316]	@ (8003018 <HAL_UART_Init+0x168>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d009      	beq.n	8002ef2 <HAL_UART_Init+0x42>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a4e      	ldr	r2, [pc, #312]	@ (800301c <HAL_UART_Init+0x16c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d004      	beq.n	8002ef2 <HAL_UART_Init+0x42>
 8002ee8:	f240 1173 	movw	r1, #371	@ 0x173
 8002eec:	484c      	ldr	r0, [pc, #304]	@ (8003020 <HAL_UART_Init+0x170>)
 8002eee:	f7fe fbcf 	bl	8001690 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d028      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f02:	d023      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f0c:	d01e      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f16:	d019      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f18:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8002f1c:	4840      	ldr	r0, [pc, #256]	@ (8003020 <HAL_UART_Init+0x170>)
 8002f1e:	f7fe fbb7 	bl	8001690 <assert_failed>
 8002f22:	e013      	b.n	8002f4c <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a3a      	ldr	r2, [pc, #232]	@ (8003014 <HAL_UART_Init+0x164>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00e      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a39      	ldr	r2, [pc, #228]	@ (8003018 <HAL_UART_Init+0x168>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d009      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a37      	ldr	r2, [pc, #220]	@ (800301c <HAL_UART_Init+0x16c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d004      	beq.n	8002f4c <HAL_UART_Init+0x9c>
 8002f42:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 8002f46:	4836      	ldr	r0, [pc, #216]	@ (8003020 <HAL_UART_Init+0x170>)
 8002f48:	f7fe fba2 	bl	8001690 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d009      	beq.n	8002f68 <HAL_UART_Init+0xb8>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f5c:	d004      	beq.n	8002f68 <HAL_UART_Init+0xb8>
 8002f5e:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 8002f62:	482f      	ldr	r0, [pc, #188]	@ (8003020 <HAL_UART_Init+0x170>)
 8002f64:	f7fe fb94 	bl	8001690 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d009      	beq.n	8002f84 <HAL_UART_Init+0xd4>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f78:	d004      	beq.n	8002f84 <HAL_UART_Init+0xd4>
 8002f7a:	f240 117b 	movw	r1, #379	@ 0x17b
 8002f7e:	4828      	ldr	r0, [pc, #160]	@ (8003020 <HAL_UART_Init+0x170>)
 8002f80:	f7fe fb86 	bl	8001690 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d106      	bne.n	8002f9e <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7fe fbad 	bl	80016f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2224      	movs	r2, #36	@ 0x24
 8002fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fb4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f882 	bl	80030c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	695a      	ldr	r2, [r3, #20]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fda:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fea:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40011000 	.word	0x40011000
 8003018:	40004400 	.word	0x40004400
 800301c:	40011400 	.word	0x40011400
 8003020:	080037c4 	.word	0x080037c4

08003024 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e038      	b.n	80030a8 <HAL_UART_DeInit+0x84>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a1d      	ldr	r2, [pc, #116]	@ (80030b0 <HAL_UART_DeInit+0x8c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00e      	beq.n	800305e <HAL_UART_DeInit+0x3a>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a1b      	ldr	r2, [pc, #108]	@ (80030b4 <HAL_UART_DeInit+0x90>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d009      	beq.n	800305e <HAL_UART_DeInit+0x3a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a1a      	ldr	r2, [pc, #104]	@ (80030b8 <HAL_UART_DeInit+0x94>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d004      	beq.n	800305e <HAL_UART_DeInit+0x3a>
 8003054:	f240 21a6 	movw	r1, #678	@ 0x2a6
 8003058:	4818      	ldr	r0, [pc, #96]	@ (80030bc <HAL_UART_DeInit+0x98>)
 800305a:	f7fe fb19 	bl	8001690 <assert_failed>

  huart->gState = HAL_UART_STATE_BUSY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2224      	movs	r2, #36	@ 0x24
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003074:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7fe fbba 	bl	80017f0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40011000 	.word	0x40011000
 80030b4:	40004400 	.word	0x40004400
 80030b8:	40011400 	.word	0x40011400
 80030bc:	080037c4 	.word	0x080037c4

080030c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030c4:	b0c0      	sub	sp, #256	@ 0x100
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	4bcf      	ldr	r3, [pc, #828]	@ (8003410 <UART_SetConfig+0x350>)
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d904      	bls.n	80030e2 <UART_SetConfig+0x22>
 80030d8:	f640 6199 	movw	r1, #3737	@ 0xe99
 80030dc:	48cd      	ldr	r0, [pc, #820]	@ (8003414 <UART_SetConfig+0x354>)
 80030de:	f7fe fad7 	bl	8001690 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <UART_SetConfig+0x42>
 80030ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030f6:	d004      	beq.n	8003102 <UART_SetConfig+0x42>
 80030f8:	f640 619a 	movw	r1, #3738	@ 0xe9a
 80030fc:	48c5      	ldr	r0, [pc, #788]	@ (8003414 <UART_SetConfig+0x354>)
 80030fe:	f7fe fac7 	bl	8001690 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d010      	beq.n	800312e <UART_SetConfig+0x6e>
 800310c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003116:	d00a      	beq.n	800312e <UART_SetConfig+0x6e>
 8003118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003122:	d004      	beq.n	800312e <UART_SetConfig+0x6e>
 8003124:	f640 619b 	movw	r1, #3739	@ 0xe9b
 8003128:	48ba      	ldr	r0, [pc, #744]	@ (8003414 <UART_SetConfig+0x354>)
 800312a:	f7fe fab1 	bl	8001690 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800312e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003132:	695a      	ldr	r2, [r3, #20]
 8003134:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8003138:	4013      	ands	r3, r2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d104      	bne.n	8003148 <UART_SetConfig+0x88>
 800313e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d104      	bne.n	8003152 <UART_SetConfig+0x92>
 8003148:	f640 619c 	movw	r1, #3740	@ 0xe9c
 800314c:	48b1      	ldr	r0, [pc, #708]	@ (8003414 <UART_SetConfig+0x354>)
 800314e:	f7fe fa9f 	bl	8001690 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800315e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003162:	68d9      	ldr	r1, [r3, #12]
 8003164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	ea40 0301 	orr.w	r3, r0, r1
 800316e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	431a      	orrs	r2, r3
 800317e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	431a      	orrs	r2, r3
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4313      	orrs	r3, r2
 800318e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800319e:	f021 010c 	bic.w	r1, r1, #12
 80031a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031ac:	430b      	orrs	r3, r1
 80031ae:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c0:	6999      	ldr	r1, [r3, #24]
 80031c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	ea40 0301 	orr.w	r3, r0, r1
 80031cc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	4b90      	ldr	r3, [pc, #576]	@ (8003418 <UART_SetConfig+0x358>)
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d005      	beq.n	80031e6 <UART_SetConfig+0x126>
 80031da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	4b8e      	ldr	r3, [pc, #568]	@ (800341c <UART_SetConfig+0x35c>)
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d104      	bne.n	80031f0 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031e6:	f7ff fe4f 	bl	8002e88 <HAL_RCC_GetPCLK2Freq>
 80031ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80031ee:	e003      	b.n	80031f8 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031f0:	f7ff fe36 	bl	8002e60 <HAL_RCC_GetPCLK1Freq>
 80031f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003202:	f040 810f 	bne.w	8003424 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320a:	2200      	movs	r2, #0
 800320c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003210:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003214:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003218:	4622      	mov	r2, r4
 800321a:	462b      	mov	r3, r5
 800321c:	1891      	adds	r1, r2, r2
 800321e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003220:	415b      	adcs	r3, r3
 8003222:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003224:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003228:	4621      	mov	r1, r4
 800322a:	eb12 0801 	adds.w	r8, r2, r1
 800322e:	4629      	mov	r1, r5
 8003230:	eb43 0901 	adc.w	r9, r3, r1
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003240:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003244:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003248:	4690      	mov	r8, r2
 800324a:	4699      	mov	r9, r3
 800324c:	4623      	mov	r3, r4
 800324e:	eb18 0303 	adds.w	r3, r8, r3
 8003252:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003256:	462b      	mov	r3, r5
 8003258:	eb49 0303 	adc.w	r3, r9, r3
 800325c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800326c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003270:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003274:	460b      	mov	r3, r1
 8003276:	18db      	adds	r3, r3, r3
 8003278:	653b      	str	r3, [r7, #80]	@ 0x50
 800327a:	4613      	mov	r3, r2
 800327c:	eb42 0303 	adc.w	r3, r2, r3
 8003280:	657b      	str	r3, [r7, #84]	@ 0x54
 8003282:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003286:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800328a:	f7fc ffa3 	bl	80001d4 <__aeabi_uldivmod>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4b63      	ldr	r3, [pc, #396]	@ (8003420 <UART_SetConfig+0x360>)
 8003294:	fba3 2302 	umull	r2, r3, r3, r2
 8003298:	095b      	lsrs	r3, r3, #5
 800329a:	011c      	lsls	r4, r3, #4
 800329c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032a0:	2200      	movs	r2, #0
 80032a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032a6:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032aa:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032ae:	4642      	mov	r2, r8
 80032b0:	464b      	mov	r3, r9
 80032b2:	1891      	adds	r1, r2, r2
 80032b4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032b6:	415b      	adcs	r3, r3
 80032b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032ba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032be:	4641      	mov	r1, r8
 80032c0:	eb12 0a01 	adds.w	sl, r2, r1
 80032c4:	4649      	mov	r1, r9
 80032c6:	eb43 0b01 	adc.w	fp, r3, r1
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032d6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032de:	4692      	mov	sl, r2
 80032e0:	469b      	mov	fp, r3
 80032e2:	4643      	mov	r3, r8
 80032e4:	eb1a 0303 	adds.w	r3, sl, r3
 80032e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032ec:	464b      	mov	r3, r9
 80032ee:	eb4b 0303 	adc.w	r3, fp, r3
 80032f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003302:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003306:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800330a:	460b      	mov	r3, r1
 800330c:	18db      	adds	r3, r3, r3
 800330e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003310:	4613      	mov	r3, r2
 8003312:	eb42 0303 	adc.w	r3, r2, r3
 8003316:	647b      	str	r3, [r7, #68]	@ 0x44
 8003318:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800331c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003320:	f7fc ff58 	bl	80001d4 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4611      	mov	r1, r2
 800332a:	4b3d      	ldr	r3, [pc, #244]	@ (8003420 <UART_SetConfig+0x360>)
 800332c:	fba3 2301 	umull	r2, r3, r3, r1
 8003330:	095b      	lsrs	r3, r3, #5
 8003332:	2264      	movs	r2, #100	@ 0x64
 8003334:	fb02 f303 	mul.w	r3, r2, r3
 8003338:	1acb      	subs	r3, r1, r3
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003340:	4b37      	ldr	r3, [pc, #220]	@ (8003420 <UART_SetConfig+0x360>)
 8003342:	fba3 2302 	umull	r2, r3, r3, r2
 8003346:	095b      	lsrs	r3, r3, #5
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800334e:	441c      	add	r4, r3
 8003350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003354:	2200      	movs	r2, #0
 8003356:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800335a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800335e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003362:	4642      	mov	r2, r8
 8003364:	464b      	mov	r3, r9
 8003366:	1891      	adds	r1, r2, r2
 8003368:	63b9      	str	r1, [r7, #56]	@ 0x38
 800336a:	415b      	adcs	r3, r3
 800336c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800336e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003372:	4641      	mov	r1, r8
 8003374:	1851      	adds	r1, r2, r1
 8003376:	6339      	str	r1, [r7, #48]	@ 0x30
 8003378:	4649      	mov	r1, r9
 800337a:	414b      	adcs	r3, r1
 800337c:	637b      	str	r3, [r7, #52]	@ 0x34
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	f04f 0300 	mov.w	r3, #0
 8003386:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800338a:	4659      	mov	r1, fp
 800338c:	00cb      	lsls	r3, r1, #3
 800338e:	4651      	mov	r1, sl
 8003390:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003394:	4651      	mov	r1, sl
 8003396:	00ca      	lsls	r2, r1, #3
 8003398:	4610      	mov	r0, r2
 800339a:	4619      	mov	r1, r3
 800339c:	4603      	mov	r3, r0
 800339e:	4642      	mov	r2, r8
 80033a0:	189b      	adds	r3, r3, r2
 80033a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033a6:	464b      	mov	r3, r9
 80033a8:	460a      	mov	r2, r1
 80033aa:	eb42 0303 	adc.w	r3, r2, r3
 80033ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033be:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033c2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033c6:	460b      	mov	r3, r1
 80033c8:	18db      	adds	r3, r3, r3
 80033ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033cc:	4613      	mov	r3, r2
 80033ce:	eb42 0303 	adc.w	r3, r2, r3
 80033d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033d8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033dc:	f7fc fefa 	bl	80001d4 <__aeabi_uldivmod>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <UART_SetConfig+0x360>)
 80033e6:	fba3 1302 	umull	r1, r3, r3, r2
 80033ea:	095b      	lsrs	r3, r3, #5
 80033ec:	2164      	movs	r1, #100	@ 0x64
 80033ee:	fb01 f303 	mul.w	r3, r1, r3
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	3332      	adds	r3, #50	@ 0x32
 80033f8:	4a09      	ldr	r2, [pc, #36]	@ (8003420 <UART_SetConfig+0x360>)
 80033fa:	fba2 2303 	umull	r2, r3, r2, r3
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	f003 0207 	and.w	r2, r3, #7
 8003404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4422      	add	r2, r4
 800340c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800340e:	e109      	b.n	8003624 <UART_SetConfig+0x564>
 8003410:	00a037a0 	.word	0x00a037a0
 8003414:	080037c4 	.word	0x080037c4
 8003418:	40011000 	.word	0x40011000
 800341c:	40011400 	.word	0x40011400
 8003420:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003428:	2200      	movs	r2, #0
 800342a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800342e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003432:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003436:	4642      	mov	r2, r8
 8003438:	464b      	mov	r3, r9
 800343a:	1891      	adds	r1, r2, r2
 800343c:	6239      	str	r1, [r7, #32]
 800343e:	415b      	adcs	r3, r3
 8003440:	627b      	str	r3, [r7, #36]	@ 0x24
 8003442:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003446:	4641      	mov	r1, r8
 8003448:	1854      	adds	r4, r2, r1
 800344a:	4649      	mov	r1, r9
 800344c:	eb43 0501 	adc.w	r5, r3, r1
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	00eb      	lsls	r3, r5, #3
 800345a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800345e:	00e2      	lsls	r2, r4, #3
 8003460:	4614      	mov	r4, r2
 8003462:	461d      	mov	r5, r3
 8003464:	4643      	mov	r3, r8
 8003466:	18e3      	adds	r3, r4, r3
 8003468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800346c:	464b      	mov	r3, r9
 800346e:	eb45 0303 	adc.w	r3, r5, r3
 8003472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003482:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	f04f 0300 	mov.w	r3, #0
 800348e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003492:	4629      	mov	r1, r5
 8003494:	008b      	lsls	r3, r1, #2
 8003496:	4621      	mov	r1, r4
 8003498:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800349c:	4621      	mov	r1, r4
 800349e:	008a      	lsls	r2, r1, #2
 80034a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034a4:	f7fc fe96 	bl	80001d4 <__aeabi_uldivmod>
 80034a8:	4602      	mov	r2, r0
 80034aa:	460b      	mov	r3, r1
 80034ac:	4b60      	ldr	r3, [pc, #384]	@ (8003630 <UART_SetConfig+0x570>)
 80034ae:	fba3 2302 	umull	r2, r3, r3, r2
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	011c      	lsls	r4, r3, #4
 80034b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ba:	2200      	movs	r2, #0
 80034bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034c8:	4642      	mov	r2, r8
 80034ca:	464b      	mov	r3, r9
 80034cc:	1891      	adds	r1, r2, r2
 80034ce:	61b9      	str	r1, [r7, #24]
 80034d0:	415b      	adcs	r3, r3
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034d8:	4641      	mov	r1, r8
 80034da:	1851      	adds	r1, r2, r1
 80034dc:	6139      	str	r1, [r7, #16]
 80034de:	4649      	mov	r1, r9
 80034e0:	414b      	adcs	r3, r1
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034f0:	4659      	mov	r1, fp
 80034f2:	00cb      	lsls	r3, r1, #3
 80034f4:	4651      	mov	r1, sl
 80034f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034fa:	4651      	mov	r1, sl
 80034fc:	00ca      	lsls	r2, r1, #3
 80034fe:	4610      	mov	r0, r2
 8003500:	4619      	mov	r1, r3
 8003502:	4603      	mov	r3, r0
 8003504:	4642      	mov	r2, r8
 8003506:	189b      	adds	r3, r3, r2
 8003508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800350c:	464b      	mov	r3, r9
 800350e:	460a      	mov	r2, r1
 8003510:	eb42 0303 	adc.w	r3, r2, r3
 8003514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003522:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003524:	f04f 0200 	mov.w	r2, #0
 8003528:	f04f 0300 	mov.w	r3, #0
 800352c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003530:	4649      	mov	r1, r9
 8003532:	008b      	lsls	r3, r1, #2
 8003534:	4641      	mov	r1, r8
 8003536:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800353a:	4641      	mov	r1, r8
 800353c:	008a      	lsls	r2, r1, #2
 800353e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003542:	f7fc fe47 	bl	80001d4 <__aeabi_uldivmod>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4611      	mov	r1, r2
 800354c:	4b38      	ldr	r3, [pc, #224]	@ (8003630 <UART_SetConfig+0x570>)
 800354e:	fba3 2301 	umull	r2, r3, r3, r1
 8003552:	095b      	lsrs	r3, r3, #5
 8003554:	2264      	movs	r2, #100	@ 0x64
 8003556:	fb02 f303 	mul.w	r3, r2, r3
 800355a:	1acb      	subs	r3, r1, r3
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	3332      	adds	r3, #50	@ 0x32
 8003560:	4a33      	ldr	r2, [pc, #204]	@ (8003630 <UART_SetConfig+0x570>)
 8003562:	fba2 2303 	umull	r2, r3, r2, r3
 8003566:	095b      	lsrs	r3, r3, #5
 8003568:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800356c:	441c      	add	r4, r3
 800356e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003572:	2200      	movs	r2, #0
 8003574:	673b      	str	r3, [r7, #112]	@ 0x70
 8003576:	677a      	str	r2, [r7, #116]	@ 0x74
 8003578:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800357c:	4642      	mov	r2, r8
 800357e:	464b      	mov	r3, r9
 8003580:	1891      	adds	r1, r2, r2
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	415b      	adcs	r3, r3
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800358c:	4641      	mov	r1, r8
 800358e:	1851      	adds	r1, r2, r1
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	4649      	mov	r1, r9
 8003594:	414b      	adcs	r3, r1
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	f04f 0200 	mov.w	r2, #0
 800359c:	f04f 0300 	mov.w	r3, #0
 80035a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035a4:	4659      	mov	r1, fp
 80035a6:	00cb      	lsls	r3, r1, #3
 80035a8:	4651      	mov	r1, sl
 80035aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ae:	4651      	mov	r1, sl
 80035b0:	00ca      	lsls	r2, r1, #3
 80035b2:	4610      	mov	r0, r2
 80035b4:	4619      	mov	r1, r3
 80035b6:	4603      	mov	r3, r0
 80035b8:	4642      	mov	r2, r8
 80035ba:	189b      	adds	r3, r3, r2
 80035bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035be:	464b      	mov	r3, r9
 80035c0:	460a      	mov	r2, r1
 80035c2:	eb42 0303 	adc.w	r3, r2, r3
 80035c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80035d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035e0:	4649      	mov	r1, r9
 80035e2:	008b      	lsls	r3, r1, #2
 80035e4:	4641      	mov	r1, r8
 80035e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035ea:	4641      	mov	r1, r8
 80035ec:	008a      	lsls	r2, r1, #2
 80035ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80035f2:	f7fc fdef 	bl	80001d4 <__aeabi_uldivmod>
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <UART_SetConfig+0x570>)
 80035fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003600:	095b      	lsrs	r3, r3, #5
 8003602:	2164      	movs	r1, #100	@ 0x64
 8003604:	fb01 f303 	mul.w	r3, r1, r3
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	3332      	adds	r3, #50	@ 0x32
 800360e:	4a08      	ldr	r2, [pc, #32]	@ (8003630 <UART_SetConfig+0x570>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	095b      	lsrs	r3, r3, #5
 8003616:	f003 020f 	and.w	r2, r3, #15
 800361a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4422      	add	r2, r4
 8003622:	609a      	str	r2, [r3, #8]
}
 8003624:	bf00      	nop
 8003626:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800362a:	46bd      	mov	sp, r7
 800362c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003630:	51eb851f 	.word	0x51eb851f

08003634 <memcmp>:
 8003634:	b510      	push	{r4, lr}
 8003636:	3901      	subs	r1, #1
 8003638:	4402      	add	r2, r0
 800363a:	4290      	cmp	r0, r2
 800363c:	d101      	bne.n	8003642 <memcmp+0xe>
 800363e:	2000      	movs	r0, #0
 8003640:	e005      	b.n	800364e <memcmp+0x1a>
 8003642:	7803      	ldrb	r3, [r0, #0]
 8003644:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003648:	42a3      	cmp	r3, r4
 800364a:	d001      	beq.n	8003650 <memcmp+0x1c>
 800364c:	1b18      	subs	r0, r3, r4
 800364e:	bd10      	pop	{r4, pc}
 8003650:	3001      	adds	r0, #1
 8003652:	e7f2      	b.n	800363a <memcmp+0x6>

08003654 <memset>:
 8003654:	4402      	add	r2, r0
 8003656:	4603      	mov	r3, r0
 8003658:	4293      	cmp	r3, r2
 800365a:	d100      	bne.n	800365e <memset+0xa>
 800365c:	4770      	bx	lr
 800365e:	f803 1b01 	strb.w	r1, [r3], #1
 8003662:	e7f9      	b.n	8003658 <memset+0x4>

08003664 <__libc_init_array>:
 8003664:	b570      	push	{r4, r5, r6, lr}
 8003666:	4d0d      	ldr	r5, [pc, #52]	@ (800369c <__libc_init_array+0x38>)
 8003668:	4c0d      	ldr	r4, [pc, #52]	@ (80036a0 <__libc_init_array+0x3c>)
 800366a:	1b64      	subs	r4, r4, r5
 800366c:	10a4      	asrs	r4, r4, #2
 800366e:	2600      	movs	r6, #0
 8003670:	42a6      	cmp	r6, r4
 8003672:	d109      	bne.n	8003688 <__libc_init_array+0x24>
 8003674:	4d0b      	ldr	r5, [pc, #44]	@ (80036a4 <__libc_init_array+0x40>)
 8003676:	4c0c      	ldr	r4, [pc, #48]	@ (80036a8 <__libc_init_array+0x44>)
 8003678:	f000 f818 	bl	80036ac <_init>
 800367c:	1b64      	subs	r4, r4, r5
 800367e:	10a4      	asrs	r4, r4, #2
 8003680:	2600      	movs	r6, #0
 8003682:	42a6      	cmp	r6, r4
 8003684:	d105      	bne.n	8003692 <__libc_init_array+0x2e>
 8003686:	bd70      	pop	{r4, r5, r6, pc}
 8003688:	f855 3b04 	ldr.w	r3, [r5], #4
 800368c:	4798      	blx	r3
 800368e:	3601      	adds	r6, #1
 8003690:	e7ee      	b.n	8003670 <__libc_init_array+0xc>
 8003692:	f855 3b04 	ldr.w	r3, [r5], #4
 8003696:	4798      	blx	r3
 8003698:	3601      	adds	r6, #1
 800369a:	e7f2      	b.n	8003682 <__libc_init_array+0x1e>
 800369c:	08003958 	.word	0x08003958
 80036a0:	08003958 	.word	0x08003958
 80036a4:	08003958 	.word	0x08003958
 80036a8:	0800395c 	.word	0x0800395c

080036ac <_init>:
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ae:	bf00      	nop
 80036b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036b2:	bc08      	pop	{r3}
 80036b4:	469e      	mov	lr, r3
 80036b6:	4770      	bx	lr

080036b8 <_fini>:
 80036b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ba:	bf00      	nop
 80036bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036be:	bc08      	pop	{r3}
 80036c0:	469e      	mov	lr, r3
 80036c2:	4770      	bx	lr
