// Seed: 1558403019
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input reg id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9
);
  assign id_3 = id_2;
  reg
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  always @(posedge 1'h0 == id_5) begin
    if (1'd0 - 1'b0) begin
      id_3 <= id_26;
    end
  end
endmodule
