

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.620 us|  2.620 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      260|      260|        13|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     168|    -|
|Register         |        -|     -|     275|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     275|     184|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_192_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|           8|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|    7|         14|
    |empty_fu_54                  |   9|          2|   32|         64|
    |grp_fu_133_p0                |  14|          3|   32|         96|
    |grp_fu_133_p1                |  14|          3|   32|         96|
    |grp_fu_137_p0                |  14|          3|   32|         96|
    |grp_fu_137_p1                |  14|          3|   32|         96|
    |j_1_fu_58                    |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 168|         35|  179|        493|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add1_reg_290                 |  32|   0|   32|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buff_A_1_load_reg_265        |  32|   0|   32|          0|
    |buff_A_load_reg_255          |  32|   0|   32|          0|
    |buff_p_1_load_reg_270        |  32|   0|   32|          0|
    |buff_p_load_reg_260          |  32|   0|   32|          0|
    |empty_fu_54                  |  32|   0|   32|          0|
    |j_1_fu_58                    |   7|   0|    7|          0|
    |mul1_reg_275                 |  32|   0|   32|          0|
    |mul61_1_reg_285              |  32|   0|   32|          0|
    |tmp_reg_231                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 275|   0|  275|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_opcode  |  out|    2|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2771_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|grp_fu_2775_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp4|  return value|
|select_ln31           |   in|   32|     ap_none|        select_ln31|        scalar|
|i_2                   |   in|    6|     ap_none|                i_2|        scalar|
|buff_A_address0       |  out|   11|   ap_memory|             buff_A|         array|
|buff_A_ce0            |  out|    1|   ap_memory|             buff_A|         array|
|buff_A_q0             |   in|   32|   ap_memory|             buff_A|         array|
|buff_A_1_address0     |  out|   11|   ap_memory|           buff_A_1|         array|
|buff_A_1_ce0          |  out|    1|   ap_memory|           buff_A_1|         array|
|buff_A_1_q0           |   in|   32|   ap_memory|           buff_A_1|         array|
|buff_p_address0       |  out|    5|   ap_memory|             buff_p|         array|
|buff_p_ce0            |  out|    1|   ap_memory|             buff_p|         array|
|buff_p_q0             |   in|   32|   ap_memory|             buff_p|         array|
|buff_p_1_address0     |  out|    5|   ap_memory|           buff_p_1|         array|
|buff_p_1_ce0          |  out|    1|   ap_memory|           buff_p_1|         array|
|buff_p_1_q0           |   in|   32|   ap_memory|           buff_p_1|         array|
|p_out                 |  out|   32|      ap_vld|              p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|              p_out|       pointer|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 16 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/bicg.c:5]   --->   Operation 17 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_2"   --->   Operation 18 'read' 'i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln31"   --->   Operation 19 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/bicg.c:5]   --->   Operation 20 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln31_read, i32 %empty"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [src/bicg.c:30]   --->   Operation 23 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [src/bicg.c:30]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp, void %for.inc65.split, void %for.inc68.exitStub" [src/bicg.c:30]   --->   Operation 25 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 26 'partselect' 'lshr_ln5_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_5" [src/bicg.c:5]   --->   Operation 27 'zext' 'zext_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2_read, i5 %lshr_ln5_5" [src/bicg.c:31]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %tmp_s" [src/bicg.c:31]   --->   Operation 29 'zext' 'zext_ln31' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31" [src/bicg.c:31]   --->   Operation 30 'getelementptr' 'buff_A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31" [src/bicg.c:31]   --->   Operation 31 'getelementptr' 'buff_A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:31]   --->   Operation 32 'load' 'buff_A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5" [src/bicg.c:31]   --->   Operation 33 'getelementptr' 'buff_p_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%buff_p_load = load i5 %buff_p_addr" [src/bicg.c:31]   --->   Operation 34 'load' 'buff_p_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:31]   --->   Operation 35 'load' 'buff_A_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5" [src/bicg.c:31]   --->   Operation 36 'getelementptr' 'buff_p_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%buff_p_1_load = load i5 %buff_p_1_addr" [src/bicg.c:31]   --->   Operation 37 'load' 'buff_p_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %j, i7 2" [src/bicg.c:30]   --->   Operation 38 'add' 'add_ln30' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln30, i7 %j_1" [src/bicg.c:5]   --->   Operation 39 'store' 'store_ln5' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:31]   --->   Operation 40 'load' 'buff_A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%buff_p_load = load i5 %buff_p_addr" [src/bicg.c:31]   --->   Operation 41 'load' 'buff_p_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:31]   --->   Operation 42 'load' 'buff_A_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%buff_p_1_load = load i5 %buff_p_1_addr" [src/bicg.c:31]   --->   Operation 43 'load' 'buff_p_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 44 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 44 'fmul' 'mul1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 45 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 45 'fmul' 'mul1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [3/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 46 'fmul' 'mul61_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 47 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 47 'fmul' 'mul1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [2/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 48 'fmul' 'mul61_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_load3 = load i32 %empty"   --->   Operation 64 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load3"   --->   Operation 65 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/bicg.c:31]   --->   Operation 49 'load' 'p_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 50 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 50 'fadd' 'add1' <Predicate = (!tmp)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 51 'fmul' 'mul61_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 52 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 52 'fadd' 'add1' <Predicate = (!tmp)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 53 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 53 'fadd' 'add1' <Predicate = (!tmp)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 54 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 54 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 55 [4/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 55 'fadd' 'add62_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 56 [3/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 56 'fadd' 'add62_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 57 [2/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 57 'fadd' 'add62_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/bicg.c:5]   --->   Operation 58 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/bicg.c:5]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/bicg.c:30]   --->   Operation 60 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 61 'fadd' 'add62_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %add62_1, i32 %empty" [src/bicg.c:31]   --->   Operation 62 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc65" [src/bicg.c:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 01111111111111]
j_1                   (alloca           ) [ 01000000000000]
i_2_read              (read             ) [ 00000000000000]
select_ln31_read      (read             ) [ 00000000000000]
store_ln5             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
j                     (load             ) [ 00000000000000]
tmp                   (bitselect        ) [ 01111111100000]
br_ln30               (br               ) [ 00000000000000]
lshr_ln5_5            (partselect       ) [ 00000000000000]
zext_ln5              (zext             ) [ 00000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln31             (zext             ) [ 00000000000000]
buff_A_addr           (getelementptr    ) [ 00100000000000]
buff_A_1_addr         (getelementptr    ) [ 00100000000000]
buff_p_addr           (getelementptr    ) [ 00100000000000]
buff_p_1_addr         (getelementptr    ) [ 00100000000000]
add_ln30              (add              ) [ 00000000000000]
store_ln5             (store            ) [ 00000000000000]
buff_A_load           (load             ) [ 00011100000000]
buff_p_load           (load             ) [ 00011100000000]
buff_A_1_load         (load             ) [ 00011110000000]
buff_p_1_load         (load             ) [ 00011110000000]
mul1                  (fmul             ) [ 01000011110000]
p_load                (load             ) [ 01000001110000]
mul61_1               (fmul             ) [ 01111101111111]
add1                  (fadd             ) [ 00111100001111]
specpipeline_ln5      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln5 (speclooptripcount) [ 00000000000000]
specloopname_ln30     (specloopname     ) [ 00000000000000]
add62_1               (fadd             ) [ 00000000000000]
store_ln31            (store            ) [ 00000000000000]
br_ln30               (br               ) [ 00000000000000]
p_load3               (load             ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_p">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_p_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="empty_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="select_ln31_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buff_A_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buff_A_1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="buff_p_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_p_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buff_p_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_1_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_p_1_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 add62_1/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 mul61_1/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln5_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="lshr_ln5_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="4" slack="0"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_5/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln31_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln30_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln5_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="5"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln31_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="12"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/13 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_load3_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="4"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load3/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="empty_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="235" class="1005" name="buff_A_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="buff_A_1_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="buff_p_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="buff_p_1_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_1_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="buff_A_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="buff_p_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="buff_A_1_load_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="270" class="1005" name="buff_p_1_load_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_p_1_load "/>
</bind>
</comp>

<comp id="275" class="1005" name="mul1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="mul61_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="4"/>
<pin id="287" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul61_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="81" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="88" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="68" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="62" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="162" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="196"><net_src comp="151" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="211"><net_src comp="133" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="219"><net_src comp="54" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="58" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="234"><net_src comp="154" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="81" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="243"><net_src comp="88" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="248"><net_src comp="101" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="253"><net_src comp="120" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="258"><net_src comp="95" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="263"><net_src comp="108" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="268"><net_src comp="114" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="273"><net_src comp="127" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="278"><net_src comp="137" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="283"><net_src comp="203" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="288"><net_src comp="137" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="293"><net_src comp="133" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {5 }
 - Input state : 
	Port: bicg_Pipeline_lp4 : select_ln31 | {1 }
	Port: bicg_Pipeline_lp4 : i_2 | {1 }
	Port: bicg_Pipeline_lp4 : buff_A | {1 2 }
	Port: bicg_Pipeline_lp4 : buff_A_1 | {1 2 }
	Port: bicg_Pipeline_lp4 : buff_p | {1 2 }
	Port: bicg_Pipeline_lp4 : buff_p_1 | {1 2 }
  - Chain level:
	State 1
		store_ln5 : 1
		j : 1
		tmp : 2
		br_ln30 : 3
		lshr_ln5_5 : 2
		zext_ln5 : 3
		tmp_s : 3
		zext_ln31 : 4
		buff_A_addr : 5
		buff_A_1_addr : 5
		buff_A_load : 6
		buff_p_addr : 4
		buff_p_load : 5
		buff_A_1_load : 6
		buff_p_1_addr : 4
		buff_p_1_load : 5
		add_ln30 : 2
		store_ln5 : 3
	State 2
	State 3
	State 4
	State 5
		write_ln0 : 1
	State 6
		add1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_133         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_137         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln30_fu_192       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|   read   |     i_2_read_read_fu_62     |    0    |    0    |    0    |
|          | select_ln31_read_read_fu_68 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_74    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_154         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|      lshr_ln5_5_fu_162      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln5_fu_172       |    0    |    0    |    0    |
|          |       zext_ln31_fu_186      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_178        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   355   |   363   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     add1_reg_290    |   32   |
|buff_A_1_addr_reg_240|   11   |
|buff_A_1_load_reg_265|   32   |
| buff_A_addr_reg_235 |   11   |
| buff_A_load_reg_255 |   32   |
|buff_p_1_addr_reg_250|    5   |
|buff_p_1_load_reg_270|   32   |
| buff_p_addr_reg_245 |    5   |
| buff_p_load_reg_260 |   32   |
|    empty_reg_216    |   32   |
|     j_1_reg_224     |    7   |
|     mul1_reg_275    |   32   |
|   mul61_1_reg_285   |   32   |
|    p_load_reg_280   |   32   |
|     tmp_reg_231     |    1   |
+---------------------+--------+
|        Total        |   328  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_133    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_133    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_137    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_137    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  ||  3.465  ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   363  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   77   |
|  Register |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   683  |   440  |
+-----------+--------+--------+--------+--------+
