C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_proasic.exe  -mp  1  -prjfile  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis   -part AGLN060V5  -package VQFP100  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synlog\report\Top_premap.xml  -top_level_module  work.Top  -oedif  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.edn  -conchk_prepass  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top_cck_prepass.rpt   -freq 20.000   C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_prem.srd  -qsap  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\igloo.v  -ologparam  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\syntmp\Top.plg  -osyn  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_prem.srd  -prjdir  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\  -prjname  Top_syn  -log  C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synlog\Top_premap.srr 
rc:1 success:1
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\scratchproject.prs|o|1478860631|2174
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.edn|o|0|0
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top_cck_prepass.rpt|o|0|0
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_mult.srs|i|1478860856|5322
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_prem.srd|o|1478860857|35146
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.sap|o|1478860858|9883
C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\igloo.v|i|1449246928|50704
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\syntmp\Top.plg|o|1478860857|0
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synwork\Top_prem.srd|o|1478860857|35146
C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\synlog\Top_premap.srr|o|1478860858|4494
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_proasic.exe|i|1449764176|9590784
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_proasic.exe|i|1449765772|12124160
