# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cdc_uart.srcs/sources_1/new/DualPortRam.vhd" \
"../../../../cdc_uart.srcs/sim_1/new/DualPortRam_tb.vhd" \

# Do not sort compile order
nosort
