stat,value,comment,file_name
sim_num_insn,983376,total number of instructions committed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_num_refs,282484,total number of loads and stores committed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_num_loads,176916,total number of loads committed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_num_stores,105568.0000,total number of stores committed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_num_branches,159414,total number of branches committed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_elapsed_time,1,total simulation time in seconds,sim-outorder_test-printf_bimod.cfg.out.txt
sim_inst_rate,983376.0000,simulation speed (in insts/sec),sim-outorder_test-printf_bimod.cfg.out.txt
sim_total_insn,1106490,total number of instructions executed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_total_refs,310349,total number of loads and stores executed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_total_loads,200305,total number of loads executed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_total_stores,110044.0000,total number of stores executed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_total_branches,177635,total number of branches executed,sim-outorder_test-printf_bimod.cfg.out.txt
sim_cycle,671382,total simulation time in cycles,sim-outorder_test-printf_bimod.cfg.out.txt
sim_IPC,1.4647,instructions per cycle,sim-outorder_test-printf_bimod.cfg.out.txt
sim_CPI,0.6827,cycles per instruction,sim-outorder_test-printf_bimod.cfg.out.txt
sim_exec_BW,1.6481,total instructions (mis-spec + committed) per cycle,sim-outorder_test-printf_bimod.cfg.out.txt
sim_IPB,6.1687,instruction per branch,sim-outorder_test-printf_bimod.cfg.out.txt
IFQ_count,1439116,cumulative IFQ occupancy,sim-outorder_test-printf_bimod.cfg.out.txt
IFQ_fcount,307113,cumulative IFQ full count,sim-outorder_test-printf_bimod.cfg.out.txt
ifq_occupancy,2.1435,avg IFQ occupancy (insn's),sim-outorder_test-printf_bimod.cfg.out.txt
ifq_rate,1.6481,avg IFQ dispatch rate (insn/cycle),sim-outorder_test-printf_bimod.cfg.out.txt
ifq_latency,1.3006,avg IFQ occupant latency (cycle's),sim-outorder_test-printf_bimod.cfg.out.txt
ifq_full,0.4574,fraction of time (cycle's) IFQ was full,sim-outorder_test-printf_bimod.cfg.out.txt
RUU_count,5498630,cumulative RUU occupancy,sim-outorder_test-printf_bimod.cfg.out.txt
RUU_fcount,153790,cumulative RUU full count,sim-outorder_test-printf_bimod.cfg.out.txt
ruu_occupancy,8.1900,avg RUU occupancy (insn's),sim-outorder_test-printf_bimod.cfg.out.txt
ruu_rate,1.6481,avg RUU dispatch rate (insn/cycle),sim-outorder_test-printf_bimod.cfg.out.txt
ruu_latency,4.9694,avg RUU occupant latency (cycle's),sim-outorder_test-printf_bimod.cfg.out.txt
ruu_full,0.2291,fraction of time (cycle's) RUU was full,sim-outorder_test-printf_bimod.cfg.out.txt
LSQ_count,1559449,cumulative LSQ occupancy,sim-outorder_test-printf_bimod.cfg.out.txt
LSQ_fcount,33564,cumulative LSQ full count,sim-outorder_test-printf_bimod.cfg.out.txt
lsq_occupancy,2.3227,avg LSQ occupancy (insn's),sim-outorder_test-printf_bimod.cfg.out.txt
lsq_rate,1.6481,avg LSQ dispatch rate (insn/cycle),sim-outorder_test-printf_bimod.cfg.out.txt
lsq_latency,1.4094,avg LSQ occupant latency (cycle's),sim-outorder_test-printf_bimod.cfg.out.txt
lsq_full,0.0500,fraction of time (cycle's) LSQ was full,sim-outorder_test-printf_bimod.cfg.out.txt
sim_slip,7880207,total number of slip cycles,sim-outorder_test-printf_bimod.cfg.out.txt
avg_sim_slip,8.0134,the average slip between issue and retirement,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.lookups,186718,total number of bpred lookups,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.updates,159414,total number of updates,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.addr_hits,143922,total number of address-predicted hits,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.dir_hits,147025,total number of direction-predicted hits (includes addr-hits),sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.misses,12389,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.jr_hits,17824,total number of address-predicted hits for JR's,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.jr_seen,20524,total number of JR's seen,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_hits.PP,3231,total number of address-predicted hits for non-RAS JR's,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_seen.PP,5887,total number of non-RAS JR's seen,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.bpred_addr_rate,0.9028,"branch address-prediction rate (i.e., addr-hits/updates)",sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.bpred_dir_rate,0.9223,"branch direction-prediction rate (i.e., all-hits/updates)",sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.bpred_jr_rate,0.8684,"JR address-prediction rate (i.e., JR addr-hits/JRs seen)",sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.bpred_jr_non_ras_rate.PP,0.5488,"non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)",sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.retstack_pushes,16997,total number of address pushed onto ret-addr stack,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.retstack_pops,14977,total number of address popped off of ret-addr stack,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.used_ras.PP,14637,total number of RAS predictions used,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.ras_hits.PP,14593,total number of RAS hits,sim-outorder_test-printf_bimod.cfg.out.txt
bpred_bimod.ras_rate.PP,0.9970,"RAS prediction rate (i.e., RAS hits/used RAS)",sim-outorder_test-printf_bimod.cfg.out.txt
il1.accesses,1189708,total number of accesses,sim-outorder_test-printf_bimod.cfg.out.txt
il1.hits,1152126,total number of hits,sim-outorder_test-printf_bimod.cfg.out.txt
il1.misses,37582,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
il1.replacements,37124,total number of replacements,sim-outorder_test-printf_bimod.cfg.out.txt
il1.writebacks,0,total number of writebacks,sim-outorder_test-printf_bimod.cfg.out.txt
il1.invalidations,0,total number of invalidations,sim-outorder_test-printf_bimod.cfg.out.txt
il1.miss_rate,0.0316,"miss rate (i.e., misses/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
il1.repl_rate,0.0312,"replacement rate (i.e., repls/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
il1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
il1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dl1.accesses,284707,total number of accesses,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.hits,284302,total number of hits,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.misses,405,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.replacements,25,total number of replacements,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.writebacks,13,total number of writebacks,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.invalidations,0,total number of invalidations,sim-outorder_test-printf_bimod.cfg.out.txt
dl1.miss_rate,0.0014,"miss rate (i.e., misses/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dl1.repl_rate,0.0001,"replacement rate (i.e., repls/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dl1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dl1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
ul2.accesses,38000,total number of accesses,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.hits,37243,total number of hits,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.misses,757,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.replacements,0,total number of replacements,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.writebacks,0,total number of writebacks,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.invalidations,0,total number of invalidations,sim-outorder_test-printf_bimod.cfg.out.txt
ul2.miss_rate,0.0199,"miss rate (i.e., misses/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
ul2.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
ul2.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
ul2.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
itlb.accesses,1189708,total number of accesses,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.hits,1189690,total number of hits,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.misses,18,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.replacements,0,total number of replacements,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.writebacks,0,total number of writebacks,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.invalidations,0,total number of invalidations,sim-outorder_test-printf_bimod.cfg.out.txt
itlb.miss_rate,0.0000,"miss rate (i.e., misses/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
itlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
itlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
itlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.accesses,291217,total number of accesses,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.hits,291204,total number of hits,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.misses,13,total number of misses,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.replacements,0,total number of replacements,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.writebacks,0,total number of writebacks,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.invalidations,0,total number of invalidations,sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.miss_rate,0.0000,"miss rate (i.e., misses/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
dtlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-printf_bimod.cfg.out.txt
sim_invalid_addrs,0,total non-speculative bogus addresses seen (debug var),sim-outorder_test-printf_bimod.cfg.out.txt
ld_text_base,0x0120000000,program text (code) segment base,sim-outorder_test-printf_bimod.cfg.out.txt
ld_text_size,98304,program text (code) size in bytes,sim-outorder_test-printf_bimod.cfg.out.txt
ld_data_base,0x0140000000,program initialized data segment base,sim-outorder_test-printf_bimod.cfg.out.txt
ld_data_size,34096,program init'ed `.data' and uninit'ed `.bss' size in bytes,sim-outorder_test-printf_bimod.cfg.out.txt
ld_stack_base,0x011ff9b000,program stack segment base (highest address in stack),sim-outorder_test-printf_bimod.cfg.out.txt
ld_stack_size,16384,program initial stack size,sim-outorder_test-printf_bimod.cfg.out.txt
ld_prog_entry,0x01200057f0,program entry point (initial PC),sim-outorder_test-printf_bimod.cfg.out.txt
ld_environ_base,0x011ff97000,program environment base address address,sim-outorder_test-printf_bimod.cfg.out.txt
ld_target_big_endian,0,"target executable endian-ness, non-zero if big endian",sim-outorder_test-printf_bimod.cfg.out.txt
mem.page_count,17,total number of pages allocated,sim-outorder_test-printf_bimod.cfg.out.txt
mem.page_mem,136k,total size of memory pages allocated,sim-outorder_test-printf_bimod.cfg.out.txt
mem.ptab_misses,4175,total first level page table misses,sim-outorder_test-printf_bimod.cfg.out.txt
mem.ptab_accesses,6497184,total page table accesses,sim-outorder_test-printf_bimod.cfg.out.txt
mem.ptab_miss_rate,0.0006,first level page table miss rate,sim-outorder_test-printf_bimod.cfg.out.txt
