#ident	"@(#)optim:i386/database.c	1.16"
#include "sched.h"	
/* fields in the structure are:
** 1. pairability type.
** 2. size of the operands.
** 3. for integer opcodes: is the opcode unexpected (1).
**                         or does it have a prefix (2).
**    for fp opcodes: concurency.
** 4. what peepholes can be executed on this opcode.
**                             like for add (1)
**                             like for inc (2)
**                             like for cmp (3)
** 5. floating point flags.
*/
/*
 *	6. How many uops it decomposes to
 *  7. What ports it can execute on, and
 *  8. How long is the latency.
 */      
struct data_base opcodata[] = {
	/* CALL */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* CALL_0 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* CALL_1 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* CALL_2 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* LCALL */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* LCALL_0 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* LCALL_1 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* LCALL_2 */	{WD2,LoNG,0,0,99, 1, PRT1, 1},
	/* RET */	{X86,LoNG,0,0,1, 1, PRT1, 1},
	/* LRET */	{X86,LoNG,0,0,1, 1, PRT1, 1},
	/* JMP */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* LJMP */	{X86,LoNG,0,0,1, 1, PRT1, 1},
	/* JA */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JAE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JB */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JBE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JC */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JCXZ */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JG */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JGE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JL */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JLE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNA */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNAE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNB */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNBE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNC */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNG */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNGE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNL */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNLE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNO */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNP */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNS */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JNZ */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JO */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JP */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JPE */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JPO */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JS */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* JZ */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* LOOP */	{WD2,LoNG,0,0,1, 1, PRT1, 1},
	/* LOOPE */	{WD2,LoNG,0,0,1, 4, PRT1, 4},
	/* LOOPNE */	{WD2,LoNG,0,0,1, 4, PRT1, 4},
	/* LOOPNZ */	{WD2,LoNG,0,0,1, 4, PRT1, 4},
	/* LOOPZ */	{WD2,LoNG,0,0,1, 4, PRT1, 4},
	/* REP */	{X86,LoNG,0,0,1,10, PRT01,1},
	/* REPNZ */	{X86,LoNG,0,0,1,10, PRT01,1},
	/* REPZ */	{X86,LoNG,0,0,1,10, PRT01,1},
	/* AAA */	{X86,LoNG,0,0,3,1, PRT01,1},
	/* AAD */	{X86,LoNG,0,0,14,1, PRT01,1},
	/* AAM */	{X86,LoNG,0,0,15,1, PRT01,1},
	/* AAS */	{X86,LoNG,0,0,3,1, PRT01,1},
	/* DAA */	{X86,LoNG,0,0,2,1, PRT01,1},
	/* DAS */	{X86,LoNG,0,0,2,1, PRT01,1},
	/* ADCB */	{WD1,ByTE,0,0,1 | M1A1 | M2A2, 2, PRT2|PRT01, 2},
	/* ADCW */	{WD1,WoRD,0,0,1 | M1A1 | M2A2, 2, PRT01|PRT01, 2},
	/* ADCL */	{WD1,LoNG,0,0,1 | M1A1 | M2A2, 2, PRT01|PRT01, 2},
	/* ADDB */	{WDA,ByTE,0,1,1 | M1A1 | M2A2, 1, PRT1, 1},
	/* ADDW */	{WD1,WoRD,2,0,1 | M1A1 | M2A2, 1, PRT1, 1},
	/* ADDL */	{WDA,LoNG,0,1,1 | M1A1 | M2A2, 1, PRT1, 1},
	/* DECB */	{WDA,ByTE,0,2,1 | M1A2, 1, PRT01, 1},
	/* DECW */	{WD1,WoRD,2,0,1 | M1A2, 1, PRT01, 1},
	/* DECL */	{WDA,LoNG,0,2,1 | M1A2, 1, PRT01, 1},
	/* DIVB */	{X86,ByTE,0,0,16, 1, PRT0, 17},
	/* DIVW */	{X86,WoRD,2,0,24, 2, PRT0|PRT2, 5},
	/* DIVL */	{X86,LoNG,0,0,40, 4, PRT0|PRT0|PRT0|PRT01, 20},
	/* IDIVB */	{X86,ByTE,0,0,19, 1, PRT0, 17},
	/* IDIVW */	{X86,WoRD,2,0,27, 2, PRT0|PRT2, 5},
	/* IDIVL */	{X86,LoNG,0,0,43, 4, PRT0|PRT0|PRT0|PRT01, 20},
	/* IMULB */	{X86,ByTE,2,0,13, 2, PRT0|PRT2, 4},
	/* IMULW */	{X86,WoRD,2,0,13, 2, PRT0|PRT2, 4},
	/* IMULL */	{X86,LoNG,2,0,13, 2, PRT0|PRT2, 4},
	/* INCB */	{WDA,ByTE,0,2,1 | M1A2, 1, PRT01, 1},
	/* INCW */	{WD1,WoRD,2,0,1 | M1A2, 1, PRT01, 1},
	/* INCL */	{WDA,LoNG,0,2,1 | M1A2, 1, PRT01, 1},
	/* MULB */	{X86,ByTE,0,0,13, 1, PRT0, 4},
	/* MULW */	{X86,WoRD,2,0,13, 4, PRT0|PRT0|PRT01|PRT01, 7},
	/* MULL */	{X86,LoNG,0,0,13, 3, PRT0|PRT0|PRT01, 6},
	/* NEGB */	{X86,ByTE,0,2,1 | M1A1, 1, PRT01, 1},
	/* NEGW */	{X86,WoRD,2,0,1 | M1A1, 1, PRT01, 1},
	/* NEGL */	{X86,LoNG,0,2,1 | M1A1, 1, PRT01, 1},
	/* SBBB */	{WD1,ByTE,0,0,1 | M1A1 | M2A2, 2, PRT01|PRT01, 2},
	/* SBBW */	{WD1,WoRD,0,0,1 | M1A1 | M2A2, 2, PRT01|PRT01, 2},
	/* SBBL */	{WD1,LoNG,0,0,1 | M1A1 | M2A2, 2, PRT01|PRT01, 2},
	/* SUBB */	{WDA,ByTE,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* SUBW */	{WD1,WoRD,2,0,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* SUBL */	{WDA,LoNG,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ANDB */	{WDA,ByTE,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ANDW */	{WD1,WoRD,2,0,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ANDL */	{WDA,LoNG,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ORB */	{WDA,ByTE,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ORW */	{WD1,WoRD,2,0,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* ORL */	{WDA,LoNG,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* XORB */	{WDA,ByTE,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* XORW */	{WD1,WoRD,2,0,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* XORL */	{WDA,LoNG,0,1,1 | M1A1 | M2A2, 1, PRT01, 1},
	/* CLRB */	{WDA,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* CLRW */	{WD1,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* CLRL */	{WDA,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* RCLB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* RCLW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* RCLL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* RCRB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* RCRW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* RCRL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* ROLB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* ROLW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* ROLL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* RORB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* RORW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* RORL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* SALB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* SALW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* SALL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* SARB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* SARW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* SARL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* SHLB */	{X86,ByTE,0,0,3 | M1A1, 1, PRT0, 1},
	/* SHLW */	{X86,WoRD,2,0,3 | M1A1, 1, PRT0, 1},
	/* SHLL */	{X86,LoNG,0,0,3 | M1A1, 1, PRT0, 1},
	/* SHRB */	{X86,ByTE,0,0,2 | M1A1, 1, PRT0, 1},
	/* SHRW */	{X86,WoRD,2,0,2 | M1A1, 1, PRT0, 1},
	/* SHRL */	{X86,LoNG,0,0,2 | M1A1, 1, PRT0, 1},
	/* SHLDW */	{X86,WoRD,2,0,2 | M1A1, 2, PRT0|PRT0, 2},
	/* SHLDL */	{WDA,LoNG,2,0,2 | M1A1, 2, PRT0|PRT0, 2},
	/* SHRDW */	{WD1,WoRD,2,0,2 | M1A1, 2, PRT0|PRT0, 2},
	/* SHRDL */	{WDA,LoNG,2,0,2 | M1A1, 2, PRT0|PRT0, 2},
	/* CMPB */	{WDA,ByTE,0,3,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* CMPW */	{WD1,WoRD,2,0,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* CMPL */	{WDA,LoNG,0,3,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* TESTB */	{WDA,ByTE,0,3,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* TESTW */	{WD1,WoRD,2,0,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* TESTL */	{WDA,LoNG,0,3,1 | M1A1 | M2A1, 1, PRT01, 1},
	/* CBTW */	{X86,WoRD,2,0,3, 1, PRT01, 1},
	/* CWTL */	{X86,LoNG,0,0,3, 1, PRT01, 1},
	/* CWTD */	{X86,LoNG,0,0,3, 1, PRT01, 1},
	/* CLTD */	{X86,LoNG,0,0,3, 1, PRT01, 1},
	/* LDS */	{X86,LoNG,0,0,6, 1, PRT01, 1},
	/* LEAW */	{WD1,WoRD,2,0,1, 1, PRT3, 1},
	/* LEAL */	{WDA,LoNG,0,0,1, 1, PRT3, 1},
	/* LES */	{X86,LoNG,0,0,6, 1, PRT3, 1},
	/* MOVB */	{WDA,ByTE,0,0,1, 1, PRT01, 1},
	/* MOVW */	{WD1,WoRD,2,0,1, 1, PRT01, 1},
	/* MOVL */	{WDA,LoNG,0,0,1, 1, PRT01, 1},
	/* MOVSBW */	{WD1,ByTE,2,0,3, 1, PRT01, 1},
	/* MOVSBL */	{WD1,ByTE,2,0,3, 1, PRT01, 1},
	/* MOVSWL */	{WD1,WoRD,2,0,3, 1, PRT01, 1},
	/* MOVZBW */	{WD1,ByTE,2,0,3, 1, PRT01, 1},
	/* MOVZBL */	{WD1,ByTE,2,0,3, 1, PRT01, 1},
	/* MOVZWL */	{WD1,WoRD,2,0,3, 1, PRT01, 1},
	/* NOTB */	{X86,ByTE,0,2,1 | M1A2, 1, PRT01, 1},
	/* NOTW */	{X86,WoRD,2,0,1 | M1A2, 1, PRT01, 1},
	/* NOTL */	{X86,LoNG,0,2,1 | M1A2, 1, PRT01, 1},
	/* POPW */	{WD1,WoRD,2,0,1 | M1A4, 2, PRT2|PRT01, 2},
	/* POPL */	{WDA,LoNG,0,0,1 | M1A4, 2, PRT2|PRT01, 2},
	/* PUSHW */	{WD1,WoRD,2,0,1 | M1A3, 3, PRT01|PRT3|PRT4, 3},
	/* PUSHL */	{WDA,LoNG,0,0,1 | M1A3, 3, PRT01|PRT3|PRT4, 3},
	/* XCHGB */	{X86,ByTE,0,0,3 | M1A2 | M2A2, 3, PRT01|PRT01|PRT01, 3},
	/* XCHGW */	{X86,WoRD,2,0,3 | M1A2 | M2A2, 3, PRT01|PRT01|PRT01, 3},
	/* XCHGL */	{X86,LoNG,0,0,3 | M1A2 | M2A2, 3, PRT01|PRT01|PRT01, 3},
	/* XLAT */	{X86,LoNG,0,0,4, 1, PRT01, 1},
	/* CLC */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* CLD */	{X86,LoNG,0,0,2, 3, PRT01|PRT01|PRT01, 3},
	/* CLI */	{X86,LoNG,0,0,2, 3, PRT01|PRT01|PRT01, 3},
	/* CMC */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* LAHF */	{X86,LoNG,0,0,3, 1, PRT01, 1},
	/* POPF */	{X86,LoNG,0,0,9, 1, PRT01, 1},
	/* PUSHF */	{X86,LoNG,0,0,4, 1, PRT01, 1},
	/* SAHF */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* STC */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* STD */	{X86,LoNG,0,0,2, 4, PRT01|PRT01|PRT01|PRT01, 4},
	/* STI */	{X86,LoNG,0,0,5, 3, PRT01|PRT01|PRT01, 3},
	/* SCAB */	{X86,ByTE,0,0,6, 1, PRT01, 1},
	/* SCAW */	{X86,WoRD,2,0,6, 1, PRT01, 1},
	/* SCAL */	{X86,LoNG,0,0,6, 1, PRT01, 1},
	/* SCMPB */	{X86,ByTE,0,0,6, 1, PRT01, 1},
	/* SCMPW */	{X86,WoRD,2,0,6, 1, PRT01, 1},
	/* SCMPL */	{X86,LoNG,0,0,6, 1, PRT01, 1},
	/* SLODB */	{X86,ByTE,0,0,12, 1, PRT01, 1},
	/* SLODW */	{X86,WoRD,2,0,12, 1, PRT01, 1},
	/* SLODL */	{X86,LoNG,0,0,12, 1, PRT01, 1},
	/* SMOVB */	{X86,ByTE,0,0,12, 1, PRT01, 1},
	/* SMOVW */	{X86,WoRD,2,0,12, 1, PRT01, 1},
	/* SMOVL */	{X86,LoNG,0,0,12, 1, PRT01, 1},
	/* SSTOB */	{X86,ByTE,0,0,12, 1, PRT01, 1},
	/* SSTOW */	{X86,WoRD,2,0,12, 1, PRT01, 1},
	/* SSTOL */	{X86,LoNG,0,0,12, 1, PRT01, 1},
	/* INB */	{X86,ByTE,0,0,14, 1, PRT01, 1},
	/* INW */	{X86,WoRD,2,0,14, 1, PRT01, 1},
	/* INL */	{X86,LoNG,0,0,14, 1, PRT01, 1},
	/* OUTB */	{X86,ByTE,0,0,16, 1, PRT01, 1},
	/* OUTW */	{X86,WoRD,2,0,16, 1, PRT01, 1},
	/* OUTL */	{X86,LoNG,0,0,16, 1, PRT01, 1},
	/* ESC */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* HLT */	{X86,LoNG,0,0,99, 1, PRT01, 1},
	/* INT */	{X86,LoNG,0,0,99, 1, PRT01, 1},
	/* INTO */	{X86,LoNG,0,0,3, 1, PRT01, 1},
	/* IRET */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LOCK */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* WAIT */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* ENTER */	{X86,LoNG,0,0,14, 1, PRT01, 1},
	/* LEAVE */	{X86,LoNG,0,0,5, 1, PRT01, 1},
	/* PUSHA */	{X86,LoNG,0,0,11, 1, PRT01, 1},
	/* POPA */	{X86,LoNG,0,0,9, 1, PRT01, 1},
	/* INS */	{X86,LoNG,0,0,17, 1, PRT01, 1},
	/* OUTS */	{X86,LoNG,0,0,17, 1, PRT01, 1},
	/* BOUND */	{X86,LoNG,0,0,7, 1, PRT01, 1},
	/* CTS */	{X86,LoNG,0,0,7, 1, PRT01, 1},
	/* LGDT */	{X86,LoNG,0,0,11, 1, PRT01, 1},
	/* SGDT */	{X86,LoNG,0,0,10, 1, PRT01, 1},
	/* LIDT */	{X86,LoNG,0,0,11, 1, PRT01, 1},
	/* SIDT */	{X86,LoNG,0,0,10, 1, PRT01, 1},
	/* LLDT */	{X86,LoNG,0,0,11, 1, PRT01, 1},
	/* SLDT */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* LTR */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* STR */	{X86,LoNG,0,0,2, 1, PRT01, 1},
	/* LMSW */	{X86,WoRD,2,0,13, 1, PRT01, 1},
	/* SMSW */	{X86,WoRD,2,0,2, 1, PRT01, 1},
	/* LAR */	{X86,LoNG,0,0,11, 1, PRT01, 1},
	/* LSL */	{X86,LoNG,0,0,10, 1, PRT01, 1},
	/* ARPL */	{X86,LoNG,0,0,9, 1, PRT01, 1},
	/* VERR */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BOUNDL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BOUNDW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BSFL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BSFW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BSRL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BSRW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BSWAP */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BTCL */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTCW */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* BTRL */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTRW */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTSL */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTSW */	{X86,LoNG,0,0,1, 4, PRT01|PRT3|PRT4|PRT2, 4},
	/* BTW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* CLTS */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* CMPSB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* CMPSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* CMPSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* CMPXCHGB */	{X86,LoNG,0,0,1, 3, PRT01, 1},
	/* CMPXCHGL */	{X86,LoNG,0,0,1, 3, PRT01, 1},
	/* CMPXCHGW */	{X86,LoNG,0,0,1, 3, PRT01, 1},
	/* INSB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* INSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* INSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* INVD */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* INVLPG */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LARL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LARW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LDSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LDSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LESL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LESW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LFSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LFSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LGSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LGSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LODSB */	{X86,LoNG,0,0,1, 2, PRT2|PRT2, 2},
	/* LODSL */	{X86,LoNG,0,0,1, 2, PRT2|PRT2, 2},
	/* LODSW */	{X86,LoNG,0,0,1, 2, PRT2|PRT2, 2},
	/* LSLL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LSLW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LSSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* LSSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* MOVSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* NOP */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* OUTSB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* OUTSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* OUTSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* POPAL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* POPAW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* POPFL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* POPFW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* PUSHAL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* PUSHAW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* PUSHFL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* PUSHFW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* REPE */	{X86,LoNG,0,0,1, 10, PRT01, 1},
	/* REPNE */	{X86,LoNG,0,0,1, 10, PRT01, 1},
	/* SCASB */	{X86,LoNG,0,0,1, 3, PRT2|PRT01|PRT2, 3},
	/* SCASL */	{X86,LoNG,0,0,1, 3, PRT2|PRT01|PRT2, 3},
	/* SCASW */	{X86,LoNG,0,0,1, 3, PRT2|PRT01|PRT2, 3},
	/* SETA */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETAE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETB */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETBE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETC */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETG */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETGE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETL */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETLE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNA */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNAE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNB */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNBE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNC */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNG */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNL */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNLE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNO */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNP */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNS */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETNZ */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETO */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETP */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETPE */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETPO */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETS */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SETZ */	{X86,ByTE,0,0,1, 1, PRT01, 1},
	/* SSCAB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* SSCAL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* SSCAW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* STOSB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* STOSL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* STOSW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* VERW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* WBINVD */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* XADDB */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* XADDL */	{X86,LoNG,0,0,1, 1, PRT01, 1},
	/* XADDW */	{X86,LoNG,0,0,1, 1, PRT01, 1},
/*
** FP instruction scheduling updates -
**		1. Updated FUCOM, FUCOMP, FUCOMPP - now expected.
**		2. Added NO_POP to FCOM, FXCHand FUCOM to designate
**		   NOARG instructions that do not POP the Fp stack
**		3. Question validity/importance of using SRC1 and DEST1 on no operand
**		   instructions such as F2XM1, FABS, FSIN, etc.
**		4. Question ST_DEST on FCOMP, FCOMPS and FCOMPL
*/
	/* F2XM1 */	{X86,LoNG,0, 2, ST_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FABS */	{X86,LoNG,0, 0, ST_SRC | SRC1 | DEST1, 2, PRT1, 2},
	/* FCHS */	{X86,LoNG,0, 0, ST_SRC | SRC1 | DEST1, 2, PRT1, 2},
	/* FCLEX */	{X86,LoNG,0, 0, UNEXPECTED, 2, PRT1, 2},
	/* FCOMPP */	{X86,LoNG,3, 1, ST_SRC | ST1_SRC | SRC12 | SETCC, 1, PRT0, 3},
	/* FDECSTP */	{X86,LoNG,0, 0, POP | UNEXPECTED, 1, PRT0, 1, },
	/* FINCSTP */	{X86,LoNG,0, 0, PUSH | UNEXPECTED, 1, PRT01, 1},
	/* FINIT */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FLD1 */	{X86,LoNG,2, 0, PUSH | DEST1 | _FLD, 2, PRT0|PRT2,2},
	/* FLDL2E */	{X86,LoNG,2, 2, PUSH | UNEXPECTED | _FLD, 2, PRT0|PRT2, 4},
	/* FLDL2T */	{X86,LoNG,2, 2, PUSH | UNEXPECTED | _FLD, 2, PRT0|PRT2, 4},
	/* FLDLG2 */	{X86,LoNG,2, 2, PUSH | UNEXPECTED | _FLD, 2, PRT0|PRT2, 4},
	/* FLDLN2 */	{X86,LoNG,2, 2, PUSH | UNEXPECTED | _FLD, 2, PRT0|PRT2, 4},
	/* FLDPI */	{X86,LoNG,2, 2, PUSH | UNEXPECTED | _FLD, 2, PRT0|PRT2, 4},
	/* FLDZ */	{X86,LoNG,2, 0, PUSH | DEST1 | _FLD, 1, PRT0, 1},
	/* FNCLEX */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FNINIT */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FNOP */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 1, PRT0, 1},
	/* FPATAN */	{X86,LoNG,0, 5, POP | ST_SRC  | ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FPREM */	{X86,LoNG,0, 2, ST_DEST | ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FPTAN */	{X86,LoNG,0, 70, ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FRNDINT */	{X86,LoNG,0, 7, ST_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FSCALE */	{X86,LoNG,0, 2, ST_DEST | ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FSETPM */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 1, PRT01, 1},
	/* FSQRT */	{X86,LoNG,0, 70, ST_SRC | UNEXPECTED, 1, PRT0, 28},
	/* FTST */	{X86,LoNG,3, 1, ST_SRC | SRC1 | DEST1  | SETCC, 1, PRT0, 3},
	/* FWAIT */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 1, PRT01, 1},
	/* FXAM */	{X86,LoNG,0, 0, ST_SRC | UNEXPECTED, 1, PRT0, 3},
	/* FXTRACT */	{X86,LoNG,0, 4, ST_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FYL2X */	{X86,LoNG,0, 13, POP | ST_SRC | ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FYL2XP1 */	{X86,LoNG,0, 13, POP | ST_SRC | ST1_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FLDCW */	{X86,WoRD,2, 0, SRC1 | _FLD | NOST, 2, PRT1, 2},
	/* FSTCW */	{X86,WoRD,1, 0,DEST1 | NOST, 2, PRT1, 2},
	/* FNSTCW */	{X86,WoRD,1, 0, UNEXPECTED | NOST, 3, PRT2|PRT3|PRT4, 3},
	/* FSTSW */	{X86,WoRD,1, 0, DEST1 | NOST, 2, PRT1, 2},
	/* FNSTSW */    {X86,WoRD,1, 0, DEST1 | NOST, 3, PRT0|PRT3|PRT4, 3},
	/* FSTENV */	{X86,GREAT,1, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FNSTENV */	{X86,GREAT,1, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FLDENV */	{X86,GREAT,2, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FSAVE */	{X86,GREAT,1, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FNSAVE */	{X86,GREAT,1, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FRSTOR */	{X86,GREAT,2, 0, UNEXPECTED | NOST, 2, PRT1, 2},
	/* FBLD */	{X86,TEN,2, 0, PUSH | UNEXPECTED, 2, PRT1, 2},
	/* FBSTP */	{X86,TEN,1, 0, POP | ST_SRC | UNEXPECTED, 2, PRT1, 2},
	/* FIADD */	{X86,WoRD,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FIADDL */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FICOM */	{X86,WoRD,3, 1, ST_SRC | SRC12 | SETCC, 2, PRT1, 2},
	/* FICOML */	{X86,LoNG,3, 1, ST_SRC |SRC12 | SETCC, 2, PRT1, 2},
	/* FICOMP */	{X86,WoRD,3, 1, POP | ST_SRC | SRC12 | SETCC, 2, PRT1, 2},
	/* FICOMPL */	{X86,LoNG,3, 1, POP | ST_SRC | SRC12 | SETCC, 2, PRT1, 2},
	/* FIDIV */	{X86,WoRD,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT1, 2},
	/* FIDIVL */	{X86,LoNG,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT1, 2},
	/* FIDIVR */	{X86,WoRD,5, 70, ST_SRC | SRC12 | DEST2 | _DIV, 2, PRT1, 2},
	/* FIDIVRL */	{X86,LoNG,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT1, 2},
	/* FILD */	{X86,WoRD,2, 4, PUSH | SRC1 | DEST2, 3, PRT2|PRT2|PRT0, 5},
	/* FILDL */	{X86,LoNG,2, 8, PUSH | SRC1 | DEST2, 3, PRT2|PRT2|PRT0, 5},
	/* FILDLL */	{X86,DoBL,2, 8, PUSH | SRC1 | DEST2, 3, PRT2|PRT2|PRT0, 5},
	/* FIMUL */	{X86,WoRD,4, 8, ST_DEST | SRC12 | DEST2 | _MUL, 2, PRT1, 2},
	/* FIMULL */	{X86,LoNG,4, 8, ST_DEST | SRC12 | DEST2 | _MUL, 2, PRT1, 2},
	/* FIST */	{X86,WoRD,1, 0, ST_SRC | SRC1 | DEST2, 3, PRT0|PRT2|PRT3, 7},
	/* FISTL */	{X86,LoNG,1, 0, ST_SRC | SRC1 | DEST2, 3, PRT0|PRT2|PRT3, 7},
	/* FISTP */	{X86,WoRD,1, 0, POP | ST_SRC | SRC1 | DEST2, 3, PRT0|PRT2|PRT3, 7},
	/* FISTPL */	{X86,LoNG,1, 0, POP | ST_SRC | SRC1 | DEST2, 3, PRT0|PRT2|PRT3, 7},
	/* FISTPLL */	{X86,DoBL,1, 0, POP | ST_SRC | SRC1 | DEST2, 3, PRT0|PRT2|PRT3, 7},
	/* FISUB */	{X86,WoRD,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FISUBL */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FISUBR */	{X86,WoRD,3, 7, ST_SRC | SRC12 | DEST2, 2, PRT1, 2},
	/* FISUBRL */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FADD */	{X86,LoNG,3, 7, NOARG | SRC12 | DEST2, 1, PRT0, 3},
	/* FADDS */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FADDL */	{X86,DoBL,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT1, 2},
	/* FADDP */	{X86,LoNG,3, 7, POP | SRC12 | DEST2, 1, PRT0, 3},
	/* FCOM */	{X86,LoNG,3, 1, NOARG | NO_POP | ST_SRC | SRC12 | SETCC, 1, PRT0, 3},
	/* FCOMS */	{X86,LoNG,3, 1, ST_SRC | SRC12 | SETCC, 2, PRT0, 2},
	/* FCOML */	{X86,DoBL,3, 1, ST_SRC | SRC12 | SETCC, 2, PRT0, 2},
	/* FCOMP */	{X86,LoNG,3, 1, NOARG | POP | ST_DEST | SRC12 | SETCC, 2, PRT2|PRT0, 4},
	/* FCOMPS */	{X86,LoNG,3, 1, POP | ST_DEST | SRC12 | SETCC, 2, PRT0, 2},
	/* FCOMPL */	{X86,DoBL,3, 1, POP | ST_DEST | SRC12 | SETCC, 2, PRT0, 2},
	/* FDIV */	{X86,LoNG,5, 70, NOARG | SRC12 | DEST2 | _DIV, 1, PRT0, 17},
	/* FDIVS */	{X86,LoNG,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT0, 2},
	/* FDIVL */	{X86,DoBL,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT0, 2},
	/* FDIVP */	{X86,LoNG,5, 70, POP | SRC12 | DEST2 | _DIV, 1, PRT0, 17},
	/* FDIVR */	{X86,LoNG,5, 70, NOARG | SRC12 | DEST2 | _DIV, 1, PRT0, 17},
	/* FDIVRS */	{X86,LoNG,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT0, 2},
	/* FDIVRL */	{X86,DoBL,5, 70, ST_DEST | SRC12 | DEST2 | _DIV, 2, PRT0, 2},
	/* FDIVRP */	{X86,LoNG,5, 70, POP | SRC12 | DEST2 | _DIV, 1, PRT0, 17},
	/* FFREE */	{X86,LoNG,0, 0, UNEXPECTED | NOST, 1, PRT0, 1},
	/* FLD */	{X86,LoNG,2, 0, PUSH | SRC1 | DEST2 | _FLD, 1, PRT2, 1},
	/* FLDS */	{X86,LoNG,2, 0, PUSH | SRC1 | DEST2 | _FLD, 1, PRT2, 1},
	/* FLDL */	{X86,DoBL,2, 0, PUSH | SRC1 | DEST2 | _FLD, 1, PRT2, 2},
	/* FLDT */	{X86,TEN,2, 0, PUSH | SRC1 | DEST2 | _FLD, 2, PRT0, 2},
	/* FMUL */	{X86,LoNG,4, 13, NOARG | SRC12 | DEST2 | _MUL, 1, PRT0, 4},
	/* FMULS */	{X86,LoNG,4, 13, ST_DEST | SRC12 | DEST2 | _MUL, 2, PRT2|PRT0, 21},
	/* FMULL */	{X86,DoBL,4, 13, ST_DEST | SRC12 | DEST2 | _MUL, 2, PRT2|PRT0, 21},
	/* FMULP */	{X86,LoNG,4, 13, POP | SRC12 | DEST2 | _MUL, 1, PRT0, 4},
	/* FST */	{X86,LoNG,1, 0, ST_SRC | SRC1 | DEST2, 1, PRT0, 1},
	/* FSTS */	{X86,LoNG,1, 0, ST_SRC | SRC1 | DEST2, 2, PRT0, 2},
	/* FSTL */	{X86,DoBL,1, 0, ST_SRC | SRC1 | DEST2, 2, PRT0, 2},
	/* FSTP */	{X86,LoNG,1, 0, POP | ST_SRC | SRC1 | DEST2, 1, PRT0, 1},
	/* FSTPS */	{X86,LoNG,1, 0, POP | ST_SRC | SRC1 | DEST2, 2, PRT0, 2},
	/* FSTPL */	{X86,DoBL,1, 0, POP | ST_SRC | SRC1 | DEST2, 2, PRT0, 2},
	/* FSTPT */	{X86,TEN,1, 0, POP | ST_SRC | SRC1 | DEST2, 2, PRT0, 2},
	/* FSUB */	{X86,LoNG,3, 7, NOARG | SRC12 | DEST2, 1, PRT0, 3},
	/* FSUBS */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT2|PRT0, 4},
	/* FSUBL */	{X86,DoBL,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT2|PRT0, 4},
	/* FSUBP */	{X86,LoNG,3, 7, POP | SRC12 | DEST2, 1, PRT0, 3},
	/* FSUBR */	{X86,LoNG,3, 7, NOARG | SRC12 | DEST2, 2, PRT2|PRT0, 4},
	/* FSUBRS */	{X86,LoNG,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT0, 2},
	/* FSUBRL */	{X86,DoBL,3, 7, ST_DEST | SRC12 | DEST2, 2, PRT0, 2},
	/* FSUBRP */	{X86,LoNG,3, 7, POP | SRC12 | DEST2, 1, PRT0, 3},
	/* FXCH */	{X86,LoNG,0, 0, NOARG | NO_POP | ST_SRC, 2, PRT0, 2},
	/* FCOS */	{X86,LoNG,0, 0, ST_SRC | SRC1 | DEST1, 2, PRT0, 2},
	/* FPREM1*/	{X86,LoNG,0, 2, ST_SRC | UNEXPECTED, 2, PRT0, 2},
	/* FSIN */	{X86,LoNG,0, 0, ST_SRC | SRC1 | DEST1, 2, PRT0, 2},
	/* FSINCOS*/{X86,LoNG,0, 2, ST_SRC | UNEXPECTED, 2, PRT0, 2},
	/* FUCOM*/	{X86,LoNG,0, 2, NOARG | NO_POP | ST_SRC | SRC12 | SETCC, 1, PRT0, 3},
	/* FUCOMP*/	{X86,LoNG,0, 2, POP | NOARG | ST_SRC | SETCC, 1, PRT0, 3},
	/* FUCOMPP*/	{X86,LoNG,0, 2, ST_SRC | ST1_SRC | SETCC, 2, PRT2|PRT0, 4},

	/* FCMOVB */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVE */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVBE */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVU */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVNB */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVNE */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVNBE */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* FCMOVNU */	{0,DoBL,1,0,SRC12|DEST2|POP, 2, PRT0|PRT0, 2},
	/* CMOVBL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},
	/* CMOVBW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNBL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},						
	/* CMOVNBW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVCL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVCW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNCL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNCW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNAEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNAEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVAEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVAEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVZL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVZW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNZL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNZW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVAL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVAW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNAL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNAW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVBEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVBEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNBEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNBEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVSL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVSW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNSL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNSW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVPL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVPW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNPL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNPW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVPEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVPEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVPOL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVPOW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVLL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVLW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNLL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNLW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVGEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVGEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNGEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNGEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVGL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVGW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNGL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNGW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVLEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVLEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNLEL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},	
	/* CMOVNLEW */ 	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVOL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVOW */	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNOL */	{0,LoNG,1,0,0, 2, PRT0|PRT01, 2},		
	/* CMOVNOW */	{0,WoRD,1,0,0, 2, PRT0|PRT01, 2},		

	/* MACRO */ {X86,LoNG,0,0,0,2,PRT0|PRT01,3},

	/* NOTHING*/	{X86,LoNG,1,0,0,0,0,0},
	/* OTHER */	{X86,LoNG,1,0, 2, 1, PRT0, 1}
	};


char test_flags[] = {
/*	JA	*/		CF | ZF	,
/*	JAE	*/		CF		,
/*	JB	*/		CF		,
/*	JBE	*/		CF | ZF	,
/*	JC	*/		CF		,
/*	JCXZ	*/	0		,
/*	JE	*/		ZF		,
/*	JG	*/		SF | OF | ZF	,
/*	JGE	*/		SF | OF	,
/*	JL	*/		SF | OF	,
/*	JLE	*/		SF | OF | ZF	,
/*	JNA	*/		CF | ZF	,
/*	JNAE	*/	CF		,
/*	JNB	*/		CF		,
/*	JNBE	*/	CF | ZF	,
/*	JNC	*/		CF		,
/*	JNE	*/		ZF		,
/*	JNG	*/		SF | OF | ZF	,
/*	JNGE	*/	SF | OF	,
/*	JNL	*/		SF | OF	,
/*	JNLE	*/	SF | OF | ZF	,
/*	JNO	*/		OF		,
/*	JNP	*/		PF		,
/*	JNS	*/		SF		,
/*	JNZ	*/		ZF		,
/*	JO	*/		OF		,
/*	JP	*/		PF		,
/*	JPE	*/		PF		,
/*	JPO	*/		PF		,
/*	JS	*/		SF		,
/*	JZ	*/		ZF		,

/*	SETA	*/		CF | ZF	,
/*	SETAE	*/		CF		,
/*	SETB	*/		CF		,
/*	SETBE	*/		CF | ZF	,
/*	SETC	*/		CF		,
/*	SETE	*/		ZF		,
/*	SETG	*/		SF | OF | ZF	,
/*	SETGE	*/		SF | OF	,
/*	SETL	*/		SF | OF	,
/*	SETLE	*/		SF | OF | ZF	,
/*	SETNA	*/		CF | ZF	,
/*	SETNAE	*/	CF		,
/*	SETNB	*/		CF		,
/*	SETNBE	*/	CF | ZF	,
/*	SETNC	*/		CF		,
/*	SETNE	*/		ZF		,
/*	SETNG	*/		SF | OF | ZF	,
/*	SETNL	*/		SF | OF	,
/*	SETNLE	*/	SF | OF | ZF	,
/*	SETNO	*/		OF		,
/*	SETNP	*/		PF		,
/*	SETNS	*/		SF		,
/*	SETNZ	*/		ZF		,
/*	SETO	*/		OF		,
/*	SETP	*/		PF		,
/*	SETPE	*/		PF		,
/*	SETPO	*/		PF		,
/*	SETS	*/		SF		,
/*	SETZ	*/		ZF
};
