{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698830051356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698830051357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 16:14:10 2023 " "Processing started: Wed Nov  1 16:14:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698830051357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830051357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830051357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698830051649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698830051649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/outmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/outmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 outmem " "Found entity 1: outmem" {  } { { "../src/outmem.v" "" { Text "/home/ntphu/MS2/src/outmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "../src/instr_rom.v" "" { Text "/home/ntphu/MS2/src/instr_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/inmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/inmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inmem " "Found entity 1: inmem" {  } { { "../src/inmem.v" "" { Text "/home/ntphu/MS2/src/inmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "../src/datamem.v" "" { Text "/home/ntphu/MS2/src/datamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/wb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/wb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "../src/wb_mux.sv" "" { Text "/home/ntphu/MS2/src/wb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "/home/ntphu/MS2/src/singlecycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "/home/ntphu/MS2/src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/reg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/reg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "../src/reg_dec.sv" "" { Text "/home/ntphu/MS2/src/reg_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../src/pc_reg.sv" "" { Text "/home/ntphu/MS2/src/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/op_b_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/op_b_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_b_mux " "Found entity 1: op_b_mux" {  } { { "../src/op_b_mux.sv" "" { Text "/home/ntphu/MS2/src/op_b_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/op_a_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/op_a_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_a_mux " "Found entity 1: op_a_mux" {  } { { "../src/op_a_mux.sv" "" { Text "/home/ntphu/MS2/src/op_a_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu.sv(111) " "Verilog HDL information at lsu.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698830057662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/lsu.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/ntphu/MS2/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057662 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_dec " "Found entity 2: addr_dec" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057662 ""} { "Info" "ISGN_ENTITY_NAME" "3 ld_mux " "Found entity 3: ld_mux" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057662 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch32_cp " "Found entity 4: latch32_cp" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057662 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32_cp " "Found entity 5: reg32_cp" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/ld_sel_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/ld_sel_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ld_sel_mux " "Found entity 1: ld_sel_mux" {  } { { "../src/ld_sel_mux.sv" "" { Text "/home/ntphu/MS2/src/ld_sel_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/immGen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/immGen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.sv" "" { Text "/home/ntphu/MS2/src/immGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../src/ctrl_unit.sv" "" { Text "/home/ntphu/MS2/src/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../src/brcomp.sv" "" { Text "/home/ntphu/MS2/src/brcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/br_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/br_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 br_mux " "Found entity 1: br_mux" {  } { { "../src/br_mux.sv" "" { Text "/home/ntphu/MS2/src/br_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/ntphu/MS2/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "/home/ntphu/MS2/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057667 ""} { "Info" "ISGN_ENTITY_NAME" "2 arith_right_shift " "Found entity 2: arith_right_shift" {  } { { "../src/alu.sv" "" { Text "/home/ntphu/MS2/src/alu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ntphu/MS2/src/add4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ntphu/MS2/src/add4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "../src/add4.sv" "" { Text "/home/ntphu/MS2/src/add4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830057668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830057668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698830057722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:cu " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:cu\"" {  } { { "../src/singlecycle.sv" "cu" { Text "/home/ntphu/MS2/src/singlecycle.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_mux br_mux:brm " "Elaborating entity \"br_mux\" for hierarchy \"br_mux:brm\"" {  } { { "../src/singlecycle.sv" "brm" { Text "/home/ntphu/MS2/src/singlecycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 add4:plus4 " "Elaborating entity \"add4\" for hierarchy \"add4:plus4\"" {  } { { "../src/singlecycle.sv" "plus4" { Text "/home/ntphu/MS2/src/singlecycle.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcr " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcr\"" {  } { { "../src/singlecycle.sv" "pcr" { Text "/home/ntphu/MS2/src/singlecycle.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:im " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:im\"" {  } { { "../src/singlecycle.sv" "im" { Text "/home/ntphu/MS2/src/singlecycle.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057770 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 2047 instr_rom.v(8) " "Verilog HDL warning at instr_rom.v(8): number of words (7) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/instr_rom.v" "" { Text "/home/ntphu/MS2/src/instr_rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698830057786 "|singlecycle|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_rom.v(6) " "Net \"mem.data_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "/home/ntphu/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698830057886 "|singlecycle|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_rom.v(6) " "Net \"mem.waddr_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "/home/ntphu/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698830057887 "|singlecycle|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_rom.v(6) " "Net \"mem.we_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "/home/ntphu/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698830057887 "|singlecycle|instr_rom:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec reg_dec:rd " "Elaborating entity \"reg_dec\" for hierarchy \"reg_dec:rd\"" {  } { { "../src/singlecycle.sv" "rd" { Text "/home/ntphu/MS2/src/singlecycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:ig " "Elaborating entity \"immGen\" for hierarchy \"immGen:ig\"" {  } { { "../src/singlecycle.sv" "ig" { Text "/home/ntphu/MS2/src/singlecycle.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "../src/singlecycle.sv" "rf" { Text "/home/ntphu/MS2/src/singlecycle.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp brcomp:brc " "Elaborating entity \"brcomp\" for hierarchy \"brcomp:brc\"" {  } { { "../src/singlecycle.sv" "brc" { Text "/home/ntphu/MS2/src/singlecycle.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brcomp.sv(16) " "Verilog HDL assignment warning at brcomp.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "../src/brcomp.sv" "" { Text "/home/ntphu/MS2/src/brcomp.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698830057908 "|singlecycle|brcomp:brc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brcomp.sv(17) " "Verilog HDL assignment warning at brcomp.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "../src/brcomp.sv" "" { Text "/home/ntphu/MS2/src/brcomp.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698830057908 "|singlecycle|brcomp:brc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_a_mux op_a_mux:oam " "Elaborating entity \"op_a_mux\" for hierarchy \"op_a_mux:oam\"" {  } { { "../src/singlecycle.sv" "oam" { Text "/home/ntphu/MS2/src/singlecycle.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_b_mux op_b_mux:obm " "Elaborating entity \"op_b_mux\" for hierarchy \"op_b_mux:obm\"" {  } { { "../src/singlecycle.sv" "obm" { Text "/home/ntphu/MS2/src/singlecycle.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ula " "Elaborating entity \"alu\" for hierarchy \"alu:ula\"" {  } { { "../src/singlecycle.sv" "ula" { Text "/home/ntphu/MS2/src/singlecycle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_right_shift alu:ula\|arith_right_shift:ars " "Elaborating entity \"arith_right_shift\" for hierarchy \"alu:ula\|arith_right_shift:ars\"" {  } { { "../src/alu.sv" "ars" { Text "/home/ntphu/MS2/src/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:usl " "Elaborating entity \"lsu\" for hierarchy \"lsu:usl\"" {  } { { "../src/singlecycle.sv" "usl" { Text "/home/ntphu/MS2/src/singlecycle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec lsu:usl\|addr_dec:ad " "Elaborating entity \"addr_dec\" for hierarchy \"lsu:usl\|addr_dec:ad\"" {  } { { "../src/lsu.sv" "ad" { Text "/home/ntphu/MS2/src/lsu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(63) " "Verilog HDL assignment warning at lsu.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698830057932 "|singlecycle|lsu:usl|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(64) " "Verilog HDL assignment warning at lsu.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698830057932 "|singlecycle|lsu:usl|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(65) " "Verilog HDL assignment warning at lsu.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "/home/ntphu/MS2/src/lsu.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698830057933 "|singlecycle|lsu:usl|addr_dec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32_cp lsu:usl\|latch32_cp:sw " "Elaborating entity \"latch32_cp\" for hierarchy \"lsu:usl\|latch32_cp:sw\"" {  } { { "../src/lsu.sv" "sw" { Text "/home/ntphu/MS2/src/lsu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem lsu:usl\|datamem:dmem " "Elaborating entity \"datamem\" for hierarchy \"lsu:usl\|datamem:dmem\"" {  } { { "../src/lsu.sv" "dmem" { Text "/home/ntphu/MS2/src/lsu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830057938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "altsyncram_component" { Text "/home/ntphu/MS2/src/datamem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "" { Text "/home/ntphu/MS2/src/datamem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058021 ""}  } { { "../src/datamem.v" "" { Text "/home/ntphu/MS2/src/datamem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698830058021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dho1 " "Found entity 1: altsyncram_dho1" {  } { { "db/altsyncram_dho1.tdf" "" { Text "/home/ntphu/MS2/tb/db/altsyncram_dho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830058068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830058068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dho1 lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_dho1:auto_generated " "Elaborating entity \"altsyncram_dho1\" for hierarchy \"lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_dho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmem lsu:usl\|outmem:omem " "Elaborating entity \"outmem\" for hierarchy \"lsu:usl\|outmem:omem\"" {  } { { "../src/lsu.sv" "omem" { Text "/home/ntphu/MS2/src/lsu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "altsyncram_component" { Text "/home/ntphu/MS2/src/outmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "" { Text "/home/ntphu/MS2/src/outmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Instantiated megafunction \"lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698830058127 ""}  } { { "../src/outmem.v" "" { Text "/home/ntphu/MS2/src/outmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698830058127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ieo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieo1 " "Found entity 1: altsyncram_ieo1" {  } { { "db/altsyncram_ieo1.tdf" "" { Text "/home/ntphu/MS2/tb/db/altsyncram_ieo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698830058174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830058174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieo1 lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated " "Elaborating entity \"altsyncram_ieo1\" for hierarchy \"lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inmem lsu:usl\|inmem:imem " "Elaborating entity \"inmem\" for hierarchy \"lsu:usl\|inmem:imem\"" {  } { { "../src/lsu.sv" "imem" { Text "/home/ntphu/MS2/src/lsu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_cp lsu:usl\|reg32_cp:hex0 " "Elaborating entity \"reg32_cp\" for hierarchy \"lsu:usl\|reg32_cp:hex0\"" {  } { { "../src/lsu.sv" "hex0" { Text "/home/ntphu/MS2/src/lsu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_mux lsu:usl\|ld_mux:loader " "Elaborating entity \"ld_mux\" for hierarchy \"lsu:usl\|ld_mux:loader\"" {  } { { "../src/lsu.sv" "loader" { Text "/home/ntphu/MS2/src/lsu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_sel_mux ld_sel_mux:lsm " "Elaborating entity \"ld_sel_mux\" for hierarchy \"ld_sel_mux:lsm\"" {  } { { "../src/singlecycle.sv" "lsm" { Text "/home/ntphu/MS2/src/singlecycle.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux wb_mux:wbm " "Elaborating entity \"wb_mux\" for hierarchy \"wb_mux:wbm\"" {  } { { "../src/singlecycle.sv" "wbm" { Text "/home/ntphu/MS2/src/singlecycle.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830058219 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ntphu/MS2/tb/db/singlecycle.ram0_instr_rom_8ff00d5e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ntphu/MS2/tb/db/singlecycle.ram0_instr_rom_8ff00d5e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1698830059096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698830063064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debug_o\[0\] GND " "Pin \"pc_debug_o\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "/home/ntphu/MS2/src/singlecycle.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698830063821 "|singlecycle|pc_debug_o[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698830063821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698830063977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ntphu/MS2/tb/output_files/singlecycle.map.smsg " "Generated suppressed messages file /home/ntphu/MS2/tb/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830066279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698830066476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698830066476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1423 " "Implemented 1423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698830066636 ""} { "Info" "ICUT_CUT_TM_OPINS" "365 " "Implemented 365 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698830066636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "928 " "Implemented 928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698830066636 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698830066636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698830066636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698830066651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 16:14:26 2023 " "Processing ended: Wed Nov  1 16:14:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698830066651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698830066651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698830066651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698830066651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698830068478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698830068479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 16:14:27 2023 " "Processing started: Wed Nov  1 16:14:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698830068479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698830068479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698830068479 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698830068521 ""}
{ "Info" "0" "" "Project  = singlecycle" {  } {  } 0 0 "Project  = singlecycle" 0 0 "Fitter" 0 0 1698830068522 ""}
{ "Info" "0" "" "Revision = singlecycle" {  } {  } 0 0 "Revision = singlecycle" 0 0 "Fitter" 0 0 1698830068522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698830068718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698830068718 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "singlecycle 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"singlecycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698830068731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698830068788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698830068788 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698830069340 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698830069454 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698830069486 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "399 399 " "No exact pin location assignment(s) for 399 pins of 399 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698830069777 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "399 288 " "Design requires 399 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "399 399 0 " "Current design requires 399 user-specified I/O pins -- 399 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1698830083985 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1698830083985 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1698830083985 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1698830083988 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698830083989 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pc_debug_o\[0\] GND " "Pin pc_debug_o\[0\] has GND driving its datain port" {  } { { "/opt/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { pc_debug_o[0] } } } { "../src/singlecycle.sv" "" { Text "/home/ntphu/MS2/src/singlecycle.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/ntphu/MS2/tb/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1698830085302 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698830085302 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1698830085303 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698830085667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  1 16:14:45 2023 " "Processing ended: Wed Nov  1 16:14:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698830085667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698830085667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698830085667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698830085667 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698830086349 ""}
