                 -1   $modde0cv
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              2   
0000              3            CSEG at 0
0000 020346       4            ljmp initialize
0003              5   
0030              6   dseg at 30h
0030              7   
0030              8   x:               ds      4 ; 32-bits for variable 'x'
0034              9   y:               ds      4 ; 32-bits for variable 'y'
0038             10   bcd:     ds      5 ; 10-digit packed BCD (each byte stores 2 digits)
003D             11   
0000             12   bseg
0000             13   
0000             14   mf:              dbit 1 ; math functions flag
0001             15   
                 -1   $include(math32.asm)
                570   $LIST
0299             17   
0299             18            CSEG
0299             19   
0299             20   ; Look-up table for 7-seg displays
0299             21   myLUT:
0299 C0F9A4B0    22       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H        ; 0 TO 4
     99
029E 9282F880    23       DB 092H, 082H, 0F8H, 080H, 090H        ; 4 TO 9
     90
02A3             24   
                 25   showBCD MAC
                 26   	; Display LSD
                 27       mov A, %0
                 28       anl a, #0fh
                 29       movc A, @A+dptr
                 30       mov %1, A
                 31   	; Display MSD
                 32       mov A, %0
                 33       swap a
                 34       anl a, #0fh
                 35       movc A, @A+dptr
                 36       mov %2, A
                 37   ENDMAC
02A3             38   
02A3             39   Display:
02A3 900299      40            mov dptr, #myLUT
02A6             41            ; Display LSD
02A6 E538        41       mov A, bcd+0
02A8 540F        41       anl a, #0fh
02AA 93          41       movc A, @A+dptr
02AB F591        41       mov HEX0, A
02AD             41            ; Display MSD
02AD E538        41       mov A, bcd+0
02AF C4          41       swap a
02B0 540F        41       anl a, #0fh
02B2 93          41       movc A, @A+dptr
02B3 F592        41       mov HEX1, A
02B5             42            ; Display LSD
02B5 E539        42       mov A, bcd+1
02B7 540F        42       anl a, #0fh
02B9 93          42       movc A, @A+dptr
02BA F593        42       mov HEX2, A
02BC             42            ; Display MSD
02BC E539        42       mov A, bcd+1
02BE C4          42       swap a
02BF 540F        42       anl a, #0fh
02C1 93          42       movc A, @A+dptr
02C2 F594        42       mov HEX3, A
02C4             43            ; Display LSD
02C4 E53A        43       mov A, bcd+2
02C6 540F        43       anl a, #0fh
02C8 93          43       movc A, @A+dptr
02C9 F58E        43       mov HEX4, A
02CB             43            ; Display MSD
02CB E53A        43       mov A, bcd+2
02CD C4          43       swap a
02CE 540F        43       anl a, #0fh
02D0 93          43       movc A, @A+dptr
02D1 F58F        43       mov HEX5, A
02D3 22          44       ret
02D4             45   
                 46   MYRLC MAC
                 47   	mov a, %0
                 48   	rlc a
                 49   	mov %0, a
                 50   ENDMAC
02D4             51   
02D4             52   Shift_Digits:
02D4 7804        53            mov R0, #4 ; shift left four bits
02D6             54   Shift_Digits_L0:
02D6 C3          55            clr c
02D7 E538        56            mov a, bcd+0
02D9 33          56            rlc a
02DA F538        56            mov bcd+0, a
02DC E539        57            mov a, bcd+1
02DE 33          57            rlc a
02DF F539        57            mov bcd+1, a
02E1 E53A        58            mov a, bcd+2
02E3 33          58            rlc a
02E4 F53A        58            mov bcd+2, a
02E6 E53B        59            mov a, bcd+3
02E8 33          59            rlc a
02E9 F53B        59            mov bcd+3, a
02EB E53C        60            mov a, bcd+4
02ED 33          60            rlc a
02EE F53C        60            mov bcd+4, a
02F0 D8E4        61            djnz R0, Shift_Digits_L0
02F2             62            ; R7 has the new bcd digit      
02F2 EF          63            mov a, R7
02F3 4538        64            orl a, bcd+0
02F5 F538        65            mov bcd+0, a
02F7             66            ; bcd+3 and bcd+4 don't fit in the 7-segment displays so make them zero
02F7 E4          67            clr a
02F8 F53C        68            mov bcd+4, a
02FA 22          69            ret
02FB             70   
02FB             71   Wait50ms:
02FB             72   ;33.33MHz, 1 clk per cycle: 0.03us
02FB 781E        73            mov R0, #30
02FD 794A        74   L3: mov R1, #74
02FF 7AFA        75   L2: mov R2, #250
0301 DAFE        76   L1: djnz R2, L1 ;3*250*0.03us=22.5us
0303 D9FA        77       djnz R1, L2 ;74*22.5us=1.665ms
0305 D8F6        78       djnz R0, L3 ;1.665ms*30=50ms
0307 22          79       ret
0308             80   
0308             81   ; Check if SW0 to SW9 are toggled up.  Returns the toggled switch in
0308             82   ; R7.  If the carry is not set, no toggling switches were detected.
0308             83   ReadNumber:
0308 ACE8        84            mov r4, SWA ; Read switches 0 to 7
030A E595        85            mov a, SWB ; Read switches 8 to 9
030C 5403        86            anl a, #00000011B ; Only two bits of SWB available
030E FD          87            mov r5, a
030F EC          88            mov a, r4
0310 4D          89            orl a, r5
0311 602B        90            jz ReadNumber_no_number
0313 1202FB      91            lcall Wait50ms ; debounce
0316 E5E8        92            mov a, SWA
0318 C3          93            clr c
0319 9C          94            subb a, r4
031A 7022        95            jnz ReadNumber_no_number ; it was a bounce
031C E595        96            mov a, SWB
031E 5403        97            anl a, #00000011B
0320 C3          98            clr c
0321 9D          99            subb a, r5
0322 701A       100            jnz ReadNumber_no_number ; it was a bounce
0324 7F10       101            mov r7, #16 ; Loop counter
0326            102   ReadNumber_L0:
0326 C3         103            clr c
0327 EC         104            mov a, r4
0328 33         105            rlc a
0329 FC         106            mov r4, a
032A ED         107            mov a, r5
032B 33         108            rlc a
032C FD         109            mov r5, a
032D 4004       110            jc ReadNumber_decode
032F DFF5       111            djnz r7, ReadNumber_L0
0331 800B       112            sjmp ReadNumber_no_number       
0333            113   ReadNumber_decode:
0333 1F         114            dec r7
0334 D3         115            setb c
0335            116   ReadNumber_L1:
0335 E5E8       117            mov a, SWA
0337 70FC       118            jnz ReadNumber_L1
0339            119   ReadNumber_L2:
0339 E595       120            mov a, SWB
033B 70FC       121            jnz ReadNumber_L2
033D 22         122            ret
033E            123   ReadNumber_no_number:
033E C3         124            clr c
033F 22         125            ret
0340            126            
0340            127   clearLEDs:
0340 E4         128            clr a
0341 F5E8       129            mov LEDRA, a
0343 F595       130            mov LEDRB, a
0345 22         131            ret
0346            132            
0346            133   initialize:
0346 75817F     134            mov SP, #7FH
0349 120340     135            lcall clearLEDs
034C F538       136            mov bcd+0, a
034E F539       137            mov bcd+1, a
0350 F53A       138            mov bcd+2, a
0352 F53B       139            mov bcd+3, a
0354 F53C       140            mov bcd+4, a
0356 1202A3     141            lcall Display
0359            142   
0359            143     main_loop:     
0359 E5F0       144            mov a, b
035B B4000A     145            cjne a, #0, not_0
035E 75F000     146            mov b, #0
0361 120340     147            lcall clearLEDs
0364 D2E8       148            setb LEDRA.0
0366 8022       149            sjmp check_funct
0368            150            
0368            151     not_0:
0368 B4010A     152            cjne a, #1, not_1
036B 75F001     153            mov b, #1
036E 120340     154            lcall clearLEDs
0371 D2E9       155            setb LEDRA.1
0373 8015       156            sjmp check_funct
0375            157     
0375            158     not_1:
0375 B4020A     159            cjne a, #2, not_2
0378 75F002     160            mov b, #2 
037B 120340     161            lcall clearLEDs
037E D2EA       162            setb LEDRA.2
0380 8008       163            sjmp check_funct
0382            164            
0382            165     not_2:
0382 75F003     166            mov b, #3
0385 120340     167            lcall clearLEDs
0388 D2EB       168            setb LEDRA.3
038A            169            
038A            170     check_funct:
038A 20FB0E     171            jb KEY.3, not_funct     
038D 30FBFD     172            jnb KEY.3, $            
0390 05F0       173            inc b                   
0392 E5F0       174            mov a, b                        
0394 5403       175            anl a, #3
0396 F5F0       176            mov b, a
0398 020359     177            ljmp main_loop
039B            178            
039B            179     not_funct:                             
039B 20FA1E     180            jb KEY.2, not_load      
039E 30FAFD     181            jnb KEY.2, $            
03A1 12008C     182            lcall bcd2hex           
03A4 120273     183            lcall copy_xy           
03A7 753000     184            mov x+0, #low (0 % 0x10000) 
03AA 753100     184            mov x+1, #high(0 % 0x10000) 
03AD 753200     184            mov x+2, #low (0 / 0x10000) 
03B0 753300     184            mov x+3, #high(0 / 0x10000)                     
03B3 120003     185            lcall hex2bcd           
03B6 1202A3     186            lcall Display           
03B9 020359     187            ljmp main_loop                  
03BC            188            
03BC            189     not_load:                              
03BC 20F949     190            jb KEY.1, not_equal 
03BF 30F9FD     191            jnb KEY.1, $            
03C2 12008C     192            lcall bcd2hex           
03C5 E5F0       193            mov a, b                        
03C7 B4000B     194            cjne a, #0, not_add
03CA 1200C8     195            lcall add32                     
03CD 1103       196            call hex2bcd            
03CF 1202A3     197            lcall Display           
03D2 020359     198            ljmp main_loop          
03D5            199                    
03D5            200     not_add:
03D5 B4010E     201            cjne a, #1, not_sub
03D8 120280     202            lcall xchg_xy
03DB 1200E9     203            lcall sub32
03DE 1103       204            call hex2bcd
03E0 1202A3     205            lcall Display
03E3 020359     206            ljmp main_loop
03E6            207            
03E6            208     not_sub:
03E6 B4020E     209            cjne a, #2, not_mul
03E9 120280     210            lcall xchg_xy
03EC 12017D     211            lcall mul32
03EF 1103       212            call hex2bcd
03F1 1202A3     213            lcall Display
03F4 020359     214            ljmp main_loop
03F7            215    
03F7            216     not_mul:
03F7 B4031C     217            cjne a, #3, nothing
03FA 120280     218            lcall xchg_xy
03FD 12020A     219            lcall div32
0400 1103       220            call hex2bcd
0402 1202A3     221            lcall Display
0405 020359     222            ljmp main_loop  
0408            223            
0408            224     not_equal:
0408 120308     225            lcall ReadNumber
040B 5006       226       jnc no_new_digit
040D 1202D4     227            lcall Shift_Digits
0410 1202A3     228            lcall Display
0413            229     
0413            230     no_new_digit:
0413 020359     231            ljmp main_loop
0416            232            
0416            233     nothing:
0416            234            
0416            235   end
