
*** Running vivado
    with args -log inPlaceNTT_DIF_precomp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source inPlaceNTT_DIF_precomp.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source inPlaceNTT_DIF_precomp.tcl -notrace
Command: open_checkpoint D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 295.516 ; gain = 0.000
INFO: [Device 21-403] Loading part xcvu13p-flga2577-3-e
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1952.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 132 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1952.051 ; gain = 1656.535
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.039 ; gain = 34.023

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5d2cc55

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2039.102 ; gain = 52.062

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d438d09a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dbf7f31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.397 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a9d243dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.565 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a9d243dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a9d243dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a9d243dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2198.562 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d38d5fdb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.562 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d38d5fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2198.562 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d38d5fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.562 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.562 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d38d5fdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2198.562 ; gain = 246.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.562 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inPlaceNTT_DIF_precomp_drc_opted.rpt -pb inPlaceNTT_DIF_precomp_drc_opted.pb -rpx inPlaceNTT_DIF_precomp_drc_opted.rpx
Command: report_drc -file inPlaceNTT_DIF_precomp_drc_opted.rpt -pb inPlaceNTT_DIF_precomp_drc_opted.pb -rpx inPlaceNTT_DIF_precomp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.562 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a51289ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2198.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.562 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138b0bc6f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 4109.836 ; gain = 1911.273

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1954822c4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4109.836 ; gain = 1911.273

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1954822c4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4109.836 ; gain = 1911.273
Phase 1 Placer Initialization | Checksum: 1954822c4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4109.836 ; gain = 1911.273

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20b3c87ef

Time (s): cpu = 00:01:13 ; elapsed = 00:01:05 . Memory (MB): peak = 4109.836 ; gain = 1911.273

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4494.199 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13f01a9b3

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 2.2 Global Placement Core | Checksum: 17e576012

Time (s): cpu = 00:01:39 ; elapsed = 00:01:26 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 2 Global Placement | Checksum: 17e576012

Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c39d9a44

Time (s): cpu = 00:01:40 ; elapsed = 00:01:27 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c667dc2f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:28 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16bb82713

Time (s): cpu = 00:01:41 ; elapsed = 00:01:28 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 184166ec8

Time (s): cpu = 00:01:41 ; elapsed = 00:01:28 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19eee7b8e

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 140b6a6f8

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 16f911898

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1b90d19a9

Time (s): cpu = 00:01:45 ; elapsed = 00:01:31 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 12df45250

Time (s): cpu = 00:01:46 ; elapsed = 00:01:31 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 16bb44578

Time (s): cpu = 00:01:46 ; elapsed = 00:01:31 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: fa1f44ff

Time (s): cpu = 00:01:46 ; elapsed = 00:01:32 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1951b9ca1

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 3 Detail Placement | Checksum: 1951b9ca1

Time (s): cpu = 00:01:48 ; elapsed = 00:01:33 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c7d7d376

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: c7d7d376

Time (s): cpu = 00:02:11 ; elapsed = 00:01:53 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: c7d7d376

Time (s): cpu = 00:02:11 ; elapsed = 00:01:53 . Memory (MB): peak = 4494.199 ; gain = 2295.637
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.431. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-4.431. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 152149db8

Time (s): cpu = 00:02:39 ; elapsed = 00:02:24 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 4.1.1 Post Placement Optimization | Checksum: 152149db8

Time (s): cpu = 00:02:39 ; elapsed = 00:02:24 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 4.1 Post Commit Optimization | Checksum: 152149db8

Time (s): cpu = 00:02:39 ; elapsed = 00:02:24 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152149db8

Time (s): cpu = 00:02:40 ; elapsed = 00:02:25 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4494.199 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 241051d3d

Time (s): cpu = 00:03:18 ; elapsed = 00:03:04 . Memory (MB): peak = 4494.199 ; gain = 2295.637

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.199 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 30bccc292

Time (s): cpu = 00:03:18 ; elapsed = 00:03:04 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30bccc292

Time (s): cpu = 00:03:18 ; elapsed = 00:03:04 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Ending Placer Task | Checksum: 2c9a32755

Time (s): cpu = 00:03:18 ; elapsed = 00:03:04 . Memory (MB): peak = 4494.199 ; gain = 2295.637
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:06 . Memory (MB): peak = 4494.199 ; gain = 2295.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4494.199 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 4494.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file inPlaceNTT_DIF_precomp_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 4494.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file inPlaceNTT_DIF_precomp_utilization_placed.rpt -pb inPlaceNTT_DIF_precomp_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file inPlaceNTT_DIF_precomp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4494.199 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f1a12292 ConstDB: 0 ShapeSum: e911853e RouteDB: eef07f85

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 86297052

Time (s): cpu = 00:04:04 ; elapsed = 00:02:50 . Memory (MB): peak = 5199.715 ; gain = 705.516
Post Restoration Checksum: NetGraph: a19e6f4c NumContArr: 2600e00e Constraints: 8c7eca71 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1541e19cb

Time (s): cpu = 00:04:04 ; elapsed = 00:02:50 . Memory (MB): peak = 5199.715 ; gain = 705.516

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1541e19cb

Time (s): cpu = 00:04:04 ; elapsed = 00:02:50 . Memory (MB): peak = 5199.715 ; gain = 705.516

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1541e19cb

Time (s): cpu = 00:04:04 ; elapsed = 00:02:50 . Memory (MB): peak = 5199.715 ; gain = 705.516

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: bec25427

Time (s): cpu = 00:04:12 ; elapsed = 00:02:58 . Memory (MB): peak = 5687.969 ; gain = 1193.770

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bb9bf39a

Time (s): cpu = 00:04:24 ; elapsed = 00:03:05 . Memory (MB): peak = 5687.969 ; gain = 1193.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.271 | TNS=-237.610| WHS=-0.914 | THS=-347.096|

Phase 2 Router Initialization | Checksum: 1af493c8b

Time (s): cpu = 00:04:24 ; elapsed = 00:03:06 . Memory (MB): peak = 5687.969 ; gain = 1193.770

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1602
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1535
  Number of Partially Routed Nets     = 67
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 222b0e733

Time (s): cpu = 00:04:45 ; elapsed = 00:03:20 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.754 | TNS=-293.138| WHS=-0.130 | THS=-0.594 |

Phase 4.1 Global Iteration 0 | Checksum: 1b1cf572c

Time (s): cpu = 00:04:51 ; elapsed = 00:03:25 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.296 | TNS=-287.647| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10c1b82f8

Time (s): cpu = 00:04:56 ; elapsed = 00:03:30 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.397 | TNS=-278.937| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16c1a2755

Time (s): cpu = 00:04:57 ; elapsed = 00:03:31 . Memory (MB): peak = 5709.949 ; gain = 1215.750
Phase 4 Rip-up And Reroute | Checksum: 16c1a2755

Time (s): cpu = 00:04:57 ; elapsed = 00:03:31 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24c598f06

Time (s): cpu = 00:04:58 ; elapsed = 00:03:31 . Memory (MB): peak = 5709.949 ; gain = 1215.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-287.568| WHS=0.011  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23bf28db1

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23bf28db1

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750
Phase 5 Delay and Skew Optimization | Checksum: 23bf28db1

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f5ed49a3

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.424 | TNS=-253.867| WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f5ed49a3

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750
Phase 6 Post Hold Fix | Checksum: 1f5ed49a3

Time (s): cpu = 00:05:13 ; elapsed = 00:03:40 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0592817 %
  Global Horizontal Routing Utilization  = 0.0217178 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.6244%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.0237%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.4615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 28.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2289385e8

Time (s): cpu = 00:05:16 ; elapsed = 00:03:42 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2289385e8

Time (s): cpu = 00:05:16 ; elapsed = 00:03:42 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2289385e8

Time (s): cpu = 00:05:17 ; elapsed = 00:03:42 . Memory (MB): peak = 5709.949 ; gain = 1215.750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.424 | TNS=-253.867| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2289385e8

Time (s): cpu = 00:05:17 ; elapsed = 00:03:42 . Memory (MB): peak = 5709.949 ; gain = 1215.750
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 1.1706e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.424 | TNS=-253.302 | WHS=0.012 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 2289385e8

Time (s): cpu = 00:05:58 ; elapsed = 00:04:19 . Memory (MB): peak = 6810.691 ; gain = 2316.492
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.424 | TNS=-253.302 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -4.280. Path group: clk. Processed net: inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/P[5].
INFO: [Physopt 32-952] Improved path group WNS = -4.259. Path group: clk. Processed net: inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/P[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: inPlaceNTT_DIF_precomp_core_inst/nl_twiddle_rsci_radr_d_pff/P[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: inPlaceNTT_DIF_precomp_core_inst/STAGE_LOOP_i_3_0_sva[3].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.259 | TNS=-253.007 | WHS=0.012 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1a505dcaa

Time (s): cpu = 00:06:02 ; elapsed = 00:04:23 . Memory (MB): peak = 6888.273 ; gain = 2394.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6888.273 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-4.259 | TNS=-253.007 | WHS=0.012 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1a505dcaa

Time (s): cpu = 00:06:03 ; elapsed = 00:04:25 . Memory (MB): peak = 6888.273 ; gain = 2394.074
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:03 ; elapsed = 00:04:25 . Memory (MB): peak = 6888.273 ; gain = 2394.074
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:07 ; elapsed = 00:04:27 . Memory (MB): peak = 6888.273 ; gain = 2394.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 6888.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 6888.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file inPlaceNTT_DIF_precomp_drc_routed.rpt -pb inPlaceNTT_DIF_precomp_drc_routed.pb -rpx inPlaceNTT_DIF_precomp_drc_routed.rpx
Command: report_drc -file inPlaceNTT_DIF_precomp_drc_routed.rpt -pb inPlaceNTT_DIF_precomp_drc_routed.pb -rpx inPlaceNTT_DIF_precomp_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file inPlaceNTT_DIF_precomp_methodology_drc_routed.rpt -pb inPlaceNTT_DIF_precomp_methodology_drc_routed.pb -rpx inPlaceNTT_DIF_precomp_methodology_drc_routed.rpx
Command: report_methodology -file inPlaceNTT_DIF_precomp_methodology_drc_routed.rpt -pb inPlaceNTT_DIF_precomp_methodology_drc_routed.pb -rpx inPlaceNTT_DIF_precomp_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.runs/impl_1/inPlaceNTT_DIF_precomp_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file inPlaceNTT_DIF_precomp_power_routed.rpt -pb inPlaceNTT_DIF_precomp_power_summary_routed.pb -rpx inPlaceNTT_DIF_precomp_power_routed.rpx
Command: report_power -file inPlaceNTT_DIF_precomp_power_routed.rpt -pb inPlaceNTT_DIF_precomp_power_summary_routed.pb -rpx inPlaceNTT_DIF_precomp_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_md/inplaceNTT_DIF_md.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 6888.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file inPlaceNTT_DIF_precomp_route_status.rpt -pb inPlaceNTT_DIF_precomp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file inPlaceNTT_DIF_precomp_timing_summary_routed.rpt -pb inPlaceNTT_DIF_precomp_timing_summary_routed.pb -rpx inPlaceNTT_DIF_precomp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file inPlaceNTT_DIF_precomp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file inPlaceNTT_DIF_precomp_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6888.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file inPlaceNTT_DIF_precomp_bus_skew_routed.rpt -pb inPlaceNTT_DIF_precomp_bus_skew_routed.pb -rpx inPlaceNTT_DIF_precomp_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Sep 11 15:10:17 2021...
