#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020004ab9c30 .scope module, "Branch_flag_Gen" "Branch_flag_Gen" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Rs1";
    .port_info 1 /INPUT 32 "Rs2";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /OUTPUT 1 "lt";
    .port_info 5 /OUTPUT 1 "gteq";
P_0000020004ac5e60 .param/l "bit_width" 0 2 3, +C4<00000000000000000000000000100000>;
o0000020004ae3ff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020004adc200_0 .net "Rs1", 31 0, o0000020004ae3ff8;  0 drivers
o0000020004ae4028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020004adda60_0 .net "Rs2", 31 0, o0000020004ae4028;  0 drivers
v0000020004adc2a0_0 .net *"_ivl_0", 0 0, L_0000020004b6b570;  1 drivers
L_0000020004b6f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020004adc340_0 .net/2u *"_ivl_10", 0 0, L_0000020004b6f5b8;  1 drivers
L_0000020004b6f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004adc520_0 .net/2u *"_ivl_12", 0 0, L_0000020004b6f600;  1 drivers
v0000020004adc5c0_0 .net *"_ivl_16", 0 0, L_0000020004b6daf0;  1 drivers
L_0000020004b6f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020004addc40_0 .net/2u *"_ivl_18", 0 0, L_0000020004b6f648;  1 drivers
L_0000020004b6f528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020004addec0_0 .net/2u *"_ivl_2", 0 0, L_0000020004b6f528;  1 drivers
L_0000020004b6f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004adcca0_0 .net/2u *"_ivl_20", 0 0, L_0000020004b6f690;  1 drivers
v0000020004adcd40_0 .net *"_ivl_24", 0 0, L_0000020004b6bd90;  1 drivers
L_0000020004b6f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020004adc7a0_0 .net/2u *"_ivl_26", 0 0, L_0000020004b6f6d8;  1 drivers
L_0000020004b6f720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004adce80_0 .net/2u *"_ivl_28", 0 0, L_0000020004b6f720;  1 drivers
L_0000020004b6f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004ade0a0_0 .net/2u *"_ivl_4", 0 0, L_0000020004b6f570;  1 drivers
v0000020004adcf20_0 .net *"_ivl_8", 0 0, L_0000020004b6ca10;  1 drivers
v0000020004adcfc0_0 .net "eq", 0 0, L_0000020004b6d5f0;  1 drivers
v0000020004add560_0 .net "gte", 0 0, L_0000020004b6c290;  1 drivers
o0000020004ae42f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020004adc3e0_0 .net "gteq", 0 0, o0000020004ae42f8;  0 drivers
v0000020004add7e0_0 .net "lt", 0 0, L_0000020004b6bcf0;  1 drivers
v0000020004add880_0 .net "neq", 0 0, L_0000020004b6c1f0;  1 drivers
L_0000020004b6b570 .cmp/eq 32, o0000020004ae3ff8, o0000020004ae4028;
L_0000020004b6d5f0 .functor MUXZ 1, L_0000020004b6f570, L_0000020004b6f528, L_0000020004b6b570, C4<>;
L_0000020004b6ca10 .cmp/ne 32, o0000020004ae3ff8, o0000020004ae4028;
L_0000020004b6c1f0 .functor MUXZ 1, L_0000020004b6f600, L_0000020004b6f5b8, L_0000020004b6ca10, C4<>;
L_0000020004b6daf0 .cmp/gt.s 32, o0000020004ae4028, o0000020004ae3ff8;
L_0000020004b6bcf0 .functor MUXZ 1, L_0000020004b6f690, L_0000020004b6f648, L_0000020004b6daf0, C4<>;
L_0000020004b6bd90 .cmp/ge.s 32, o0000020004ae3ff8, o0000020004ae4028;
L_0000020004b6c290 .functor MUXZ 1, L_0000020004b6f720, L_0000020004b6f6d8, L_0000020004b6bd90, C4<>;
S_0000020004ae3890 .scope module, "PL_CPU_mod" "PL_CPU_mod" 3 35;
 .timescale 0 0;
v0000020004b6d730_0 .net "PC", 31 0, L_0000020004bc8400;  1 drivers
v0000020004b6bbb0_0 .net "cycles_consumed", 31 0, v0000020004b6f170_0;  1 drivers
v0000020004b6c5b0_0 .var "input_clk", 0 0;
v0000020004b6c470_0 .var "rst", 0 0;
S_0000020004ae3a20 .scope module, "cpu" "CPU5STAGE" 3 40, 4 2 0, S_0000020004ae3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_0000020004ac59a0 .param/l "handler_addr" 0 4 9, C4<00000000000000000000000011111110>;
L_0000020004b54240 .functor NOR 1, v0000020004b6c5b0_0, v0000020004b67f80_0, C4<0>, C4<0>;
L_0000020004bc8400 .functor BUFZ 32, v0000020004b50f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020004b694c0_0 .net "EX_FLUSH", 0 0, L_0000020004b549b0;  1 drivers
v0000020004b699c0_0 .net "EX_INST", 31 0, v0000020004b46180_0;  1 drivers
v0000020004b6a280_0 .net "EX_Immed", 31 0, v0000020004b46040_0;  1 drivers
v0000020004b69ce0_0 .net "EX_PC", 31 0, v0000020004b46680_0;  1 drivers
v0000020004b6ab40_0 .net "EX_memread", 0 0, v0000020004b46cc0_0;  1 drivers
v0000020004b69d80_0 .net "EX_memwrite", 0 0, v0000020004b45c80_0;  1 drivers
v0000020004b6ad20_0 .net "EX_opcode", 6 0, v0000020004b46540_0;  1 drivers
v0000020004b6a500_0 .net "EX_rd_ind", 4 0, v0000020004b46220_0;  1 drivers
v0000020004b6a320_0 .net "EX_regwrite", 0 0, v0000020004b456e0_0;  1 drivers
v0000020004b6a1e0_0 .net "EX_rs1", 31 0, v0000020004b46720_0;  1 drivers
v0000020004b697e0_0 .net "EX_rs1_ind", 4 0, v0000020004b46ae0_0;  1 drivers
v0000020004b69e20_0 .net "EX_rs2", 31 0, v0000020004b47120_0;  1 drivers
v0000020004b6a640_0 .net "EX_rs2_ind", 4 0, v0000020004b453c0_0;  1 drivers
v0000020004b6abe0_0 .net "ID_FLUSH_buf", 0 0, L_0000020004bc79f0;  1 drivers
v0000020004b69ec0_0 .net "ID_INST", 31 0, v0000020004b51570_0;  1 drivers
v0000020004b6a5a0_0 .net "ID_Immed", 31 0, v0000020004b4c890_0;  1 drivers
v0000020004b6a460_0 .net "ID_PC", 31 0, v0000020004b50ad0_0;  1 drivers
v0000020004b6a3c0_0 .net "ID_memread", 0 0, L_0000020004b6bb10;  1 drivers
v0000020004b6a6e0_0 .net "ID_memwrite", 0 0, L_0000020004bd08e0;  1 drivers
v0000020004b69a60_0 .net "ID_opcode", 6 0, v0000020004b50fd0_0;  1 drivers
v0000020004b69880_0 .net "ID_rd_ind", 4 0, v0000020004b51070_0;  1 drivers
v0000020004b6a0a0_0 .net "ID_regwrite", 0 0, L_0000020004b6b930;  1 drivers
v0000020004b6a780_0 .net "ID_rs1", 31 0, L_0000020004b53fa0;  1 drivers
v0000020004b69920_0 .net "ID_rs1_ind", 4 0, v0000020004b505d0_0;  1 drivers
v0000020004b6a820_0 .net "ID_rs2", 31 0, L_0000020004b540f0;  1 drivers
v0000020004b69f60_0 .net "ID_rs2_ind", 4 0, v0000020004b507b0_0;  1 drivers
L_0000020004b70650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004b6a000_0 .net "IF_FLUSH", 0 0, L_0000020004b70650;  1 drivers
v0000020004b6a8c0_0 .net "IF_INST", 31 0, L_0000020004b54e80;  1 drivers
v0000020004b6a960_0 .net "IF_pc", 31 0, v0000020004b50f30_0;  1 drivers
v0000020004b6a140_0 .net "MEM_ALU_OUT", 31 0, v0000020004b39660_0;  1 drivers
v0000020004b6aa00_0 .net "MEM_Data_mem_out", 31 0, L_0000020004bc82b0;  1 drivers
v0000020004b6aaa0_0 .net "MEM_FLUSH", 0 0, L_0000020004b54cc0;  1 drivers
v0000020004b69b00_0 .net "MEM_INST", 31 0, v0000020004b397a0_0;  1 drivers
v0000020004b6ac80_0 .net "MEM_PC", 31 0, v0000020004b38da0_0;  1 drivers
v0000020004b6adc0_0 .net "MEM_memread", 0 0, v0000020004b39160_0;  1 drivers
v0000020004b69ba0_0 .net "MEM_memwrite", 0 0, v0000020004b39b60_0;  1 drivers
v0000020004b6ae60_0 .net "MEM_opcode", 6 0, v0000020004b388a0_0;  1 drivers
v0000020004b69c40_0 .net "MEM_rd_ind", 4 0, v0000020004b38940_0;  1 drivers
v0000020004b6e270_0 .net "MEM_regwrite", 0 0, v0000020004b3a1a0_0;  1 drivers
v0000020004b6e8b0_0 .net "MEM_rs1_ind", 4 0, v0000020004b39c00_0;  1 drivers
v0000020004b6edb0_0 .net "MEM_rs2", 31 0, v0000020004b389e0_0;  1 drivers
v0000020004b6e310_0 .net "MEM_rs2_ind", 4 0, v0000020004b38e40_0;  1 drivers
v0000020004b6ee50_0 .net "PC", 31 0, L_0000020004bc8400;  alias, 1 drivers
v0000020004b6dff0_0 .net "WB_ALU_OUT", 31 0, v0000020004b69100_0;  1 drivers
v0000020004b6e090_0 .net "WB_Data_mem_out", 31 0, v0000020004b682a0_0;  1 drivers
v0000020004b6e3b0_0 .net "WB_INST", 31 0, v0000020004b673a0_0;  1 drivers
v0000020004b6e950_0 .net "WB_PC", 31 0, v0000020004b674e0_0;  1 drivers
v0000020004b6f030_0 .net "WB_memread", 0 0, v0000020004b67580_0;  1 drivers
v0000020004b6dd70_0 .net "WB_memwrite", 0 0, v0000020004b691a0_0;  1 drivers
v0000020004b6e1d0_0 .net "WB_opcode", 6 0, v0000020004b67d00_0;  1 drivers
v0000020004b6ec70_0 .net "WB_rd_ind", 4 0, v0000020004b68d40_0;  1 drivers
v0000020004b6e450_0 .net "WB_regwrite", 0 0, v0000020004b67e40_0;  1 drivers
v0000020004b6ef90_0 .net "WB_rs1_ind", 4 0, v0000020004b67ee0_0;  1 drivers
v0000020004b6ea90_0 .net "WB_rs2", 31 0, v0000020004b68a20_0;  1 drivers
v0000020004b6eef0_0 .net "WB_rs2_ind", 4 0, v0000020004b67760_0;  1 drivers
v0000020004b6de10_0 .net "alu_out", 31 0, v0000020004b38c60_0;  1 drivers
v0000020004b6ed10_0 .net "alu_selA", 1 0, v0000020004b3bf10_0;  1 drivers
v0000020004b6e4f0_0 .net "alu_selB", 2 0, v0000020004b3acf0_0;  1 drivers
v0000020004b6deb0_0 .net "clk", 0 0, L_0000020004b54240;  1 drivers
v0000020004b6f0d0_0 .net "comp_selA", 1 0, v0000020004b3c410_0;  1 drivers
v0000020004b6df50_0 .net "comp_selB", 1 0, v0000020004b3caf0_0;  1 drivers
v0000020004b6f170_0 .var "cycles_consumed", 31 0;
v0000020004b6f3f0_0 .net "exception_flag", 0 0, L_0000020004b6d050;  1 drivers
v0000020004b6f210_0 .net "forwarded_data", 31 0, v0000020004b67bc0_0;  1 drivers
v0000020004b6f2b0_0 .net "hlt", 0 0, v0000020004b67f80_0;  1 drivers
v0000020004b6ebd0_0 .net "id_flush", 0 0, L_0000020004b54940;  1 drivers
v0000020004b6f350_0 .net "if_id_write", 0 0, v0000020004b469a0_0;  1 drivers
v0000020004b6e130_0 .net "input_clk", 0 0, v0000020004b6c5b0_0;  1 drivers
v0000020004b6e590_0 .net "pc_src", 1 0, L_0000020004b6b890;  1 drivers
v0000020004b6eb30_0 .net "pc_write", 0 0, v0000020004b45640_0;  1 drivers
v0000020004b6e630_0 .net "pfc", 31 0, L_0000020004b6c830;  1 drivers
v0000020004b6e6d0_0 .net "rs2_out", 31 0, v0000020004b3b8d0_0;  1 drivers
v0000020004b6e770_0 .net "rst", 0 0, v0000020004b6c470_0;  1 drivers
v0000020004b6e810_0 .net "store_rs2_forward", 1 0, v0000020004b462c0_0;  1 drivers
v0000020004b6e9f0_0 .net "target_addr_adder_mux_sel", 2 0, v0000020004b46e00_0;  1 drivers
v0000020004b6c150_0 .net "wdata_to_reg_file", 31 0, v0000020004b683e0_0;  1 drivers
S_000002000493b010 .scope module, "EDU" "exception_detect_unit" 4 37, 5 3 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_0000020004b2e060 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b2e098 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b2e0d0 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b2e108 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b2e140 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b2e178 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b2e1b0 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b2e1e8 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b2e220 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b2e258 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b2e290 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b2e2c8 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b2e300 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b2e338 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b2e370 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b2e3a8 .param/l "numofinst" 0 5 11, +C4<00000000000000000000000000011000>;
P_0000020004b2e3e0 .param/l "opcodes" 0 5 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_0000020004b2e418 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b2e450 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b2e488 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b2e4c0 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b2e4f8 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b2e530 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b2e568 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b2e5a0 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b2e5d8 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b2e610 .param/l "xori" 0 6 4, C4<1001110>;
L_0000020004b54390 .functor OR 1, L_0000020004b6d0f0, L_0000020004b6cf10, C4<0>, C4<0>;
L_0000020004b54400 .functor OR 1, L_0000020004b54390, L_0000020004b6ba70, C4<0>, C4<0>;
L_0000020004b546a0 .functor OR 1, L_0000020004b54400, L_0000020004b6cb50, C4<0>, C4<0>;
L_0000020004b54010 .functor OR 1, L_0000020004b546a0, L_0000020004b6be30, C4<0>, C4<0>;
L_0000020004b54b70 .functor OR 1, L_0000020004b54010, L_0000020004b6cab0, C4<0>, C4<0>;
L_0000020004b544e0 .functor OR 1, L_0000020004b54b70, L_0000020004b6c010, C4<0>, C4<0>;
L_0000020004b54550 .functor OR 1, L_0000020004b544e0, L_0000020004b6c330, C4<0>, C4<0>;
L_0000020004b54d30 .functor OR 1, L_0000020004b54550, L_0000020004b6d550, C4<0>, C4<0>;
L_0000020004b54a90 .functor OR 1, L_0000020004b54d30, L_0000020004b6c8d0, C4<0>, C4<0>;
L_0000020004b545c0 .functor OR 1, L_0000020004b54a90, L_0000020004b6d7d0, C4<0>, C4<0>;
L_0000020004b54320 .functor OR 1, L_0000020004b545c0, L_0000020004b6d690, C4<0>, C4<0>;
L_0000020004b54da0 .functor OR 1, L_0000020004b54320, L_0000020004b6d190, C4<0>, C4<0>;
L_0000020004b54b00 .functor OR 1, L_0000020004b54da0, L_0000020004b6bed0, C4<0>, C4<0>;
L_0000020004b54470 .functor OR 1, L_0000020004b54b00, L_0000020004b6b610, C4<0>, C4<0>;
L_0000020004b548d0 .functor OR 1, L_0000020004b54470, L_0000020004b6cd30, C4<0>, C4<0>;
L_0000020004b54c50 .functor OR 1, L_0000020004b548d0, L_0000020004b6cc90, C4<0>, C4<0>;
L_0000020004b54630 .functor OR 1, L_0000020004b54c50, L_0000020004b6d2d0, C4<0>, C4<0>;
L_0000020004b54e10 .functor OR 1, L_0000020004b54630, L_0000020004b6cbf0, C4<0>, C4<0>;
L_0000020004b54710 .functor OR 1, L_0000020004b54e10, L_0000020004b6c790, C4<0>, C4<0>;
L_0000020004b54860 .functor OR 1, L_0000020004b54710, L_0000020004b6d910, C4<0>, C4<0>;
L_0000020004b54080 .functor OR 1, L_0000020004b54860, L_0000020004b6b9d0, C4<0>, C4<0>;
L_0000020004b54780 .functor OR 1, L_0000020004b54080, L_0000020004b6c650, C4<0>, C4<0>;
L_0000020004b54a20 .functor OR 1, L_0000020004b54780, L_0000020004b6bc50, C4<0>, C4<0>;
L_0000020004b547f0 .functor OR 1, L_0000020004b54a20, L_0000020004b6c970, C4<0>, C4<0>;
L_0000020004b54940 .functor BUFZ 1, L_0000020004b6d050, C4<0>, C4<0>, C4<0>;
L_0000020004b549b0 .functor BUFZ 1, L_0000020004b6d050, C4<0>, C4<0>, C4<0>;
L_0000020004b54cc0 .functor BUFZ 1, L_0000020004b6d050, C4<0>, C4<0>, C4<0>;
v0000020004ade000_0 .net "EX_FLUSH", 0 0, L_0000020004b549b0;  alias, 1 drivers
v0000020004adcde0_0 .net "ID_PC", 31 0, v0000020004b50ad0_0;  alias, 1 drivers
v0000020004add420_0 .net "ID_opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004adc480_0 .net "MEM_FLUSH", 0 0, L_0000020004b54cc0;  alias, 1 drivers
L_0000020004b6f768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004adc8e0_0 .net/2u *"_ivl_0", 0 0, L_0000020004b6f768;  1 drivers
v0000020004add1a0_0 .net *"_ivl_101", 0 0, L_0000020004b54c50;  1 drivers
L_0000020004b6fc78 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000020004adc980_0 .net/2u *"_ivl_102", 6 0, L_0000020004b6fc78;  1 drivers
v0000020004add740_0 .net *"_ivl_104", 0 0, L_0000020004b6d2d0;  1 drivers
v0000020004adcb60_0 .net *"_ivl_107", 0 0, L_0000020004b54630;  1 drivers
L_0000020004b6fcc0 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v0000020004adde20_0 .net/2u *"_ivl_108", 6 0, L_0000020004b6fcc0;  1 drivers
v0000020004adca20_0 .net *"_ivl_11", 0 0, L_0000020004b54390;  1 drivers
v0000020004adcac0_0 .net *"_ivl_110", 0 0, L_0000020004b6cbf0;  1 drivers
v0000020004adcc00_0 .net *"_ivl_113", 0 0, L_0000020004b54e10;  1 drivers
L_0000020004b6fd08 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v0000020004add060_0 .net/2u *"_ivl_114", 6 0, L_0000020004b6fd08;  1 drivers
v0000020004add240_0 .net *"_ivl_116", 0 0, L_0000020004b6c790;  1 drivers
v0000020004add920_0 .net *"_ivl_119", 0 0, L_0000020004b54710;  1 drivers
L_0000020004b6f840 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v0000020004addb00_0 .net/2u *"_ivl_12", 6 0, L_0000020004b6f840;  1 drivers
L_0000020004b6fd50 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000020004add2e0_0 .net/2u *"_ivl_120", 6 0, L_0000020004b6fd50;  1 drivers
v0000020004add380_0 .net *"_ivl_122", 0 0, L_0000020004b6d910;  1 drivers
v0000020004addd80_0 .net *"_ivl_125", 0 0, L_0000020004b54860;  1 drivers
L_0000020004b6fd98 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000020004addf60_0 .net/2u *"_ivl_126", 6 0, L_0000020004b6fd98;  1 drivers
v0000020004add4c0_0 .net *"_ivl_128", 0 0, L_0000020004b6b9d0;  1 drivers
v0000020004add600_0 .net *"_ivl_131", 0 0, L_0000020004b54080;  1 drivers
L_0000020004b6fde0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000020004add6a0_0 .net/2u *"_ivl_132", 6 0, L_0000020004b6fde0;  1 drivers
v0000020004a8f260_0 .net *"_ivl_134", 0 0, L_0000020004b6c650;  1 drivers
v0000020004a8ff80_0 .net *"_ivl_137", 0 0, L_0000020004b54780;  1 drivers
L_0000020004b6fe28 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v0000020004a8f9e0_0 .net/2u *"_ivl_138", 6 0, L_0000020004b6fe28;  1 drivers
v0000020004a90020_0 .net *"_ivl_14", 0 0, L_0000020004b6ba70;  1 drivers
v0000020004aba780_0 .net *"_ivl_140", 0 0, L_0000020004b6bc50;  1 drivers
v0000020004abbae0_0 .net *"_ivl_143", 0 0, L_0000020004b54a20;  1 drivers
L_0000020004b6fe70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000020004b2fd20_0 .net/2u *"_ivl_144", 6 0, L_0000020004b6fe70;  1 drivers
v0000020004b2ee20_0 .net *"_ivl_146", 0 0, L_0000020004b6c970;  1 drivers
v0000020004b2fdc0_0 .net *"_ivl_149", 0 0, L_0000020004b547f0;  1 drivers
L_0000020004b6feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020004b2f640_0 .net/2u *"_ivl_150", 0 0, L_0000020004b6feb8;  1 drivers
L_0000020004b6ff00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020004b2f960_0 .net/2u *"_ivl_152", 0 0, L_0000020004b6ff00;  1 drivers
v0000020004b2eec0_0 .net *"_ivl_154", 0 0, L_0000020004b6bf70;  1 drivers
v0000020004b30400_0 .net *"_ivl_17", 0 0, L_0000020004b54400;  1 drivers
L_0000020004b6f888 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000020004b30040_0 .net/2u *"_ivl_18", 6 0, L_0000020004b6f888;  1 drivers
L_0000020004b6f7b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000020004b2e880_0 .net/2u *"_ivl_2", 6 0, L_0000020004b6f7b0;  1 drivers
v0000020004b30220_0 .net *"_ivl_20", 0 0, L_0000020004b6cb50;  1 drivers
v0000020004b2f140_0 .net *"_ivl_23", 0 0, L_0000020004b546a0;  1 drivers
L_0000020004b6f8d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v0000020004b2f820_0 .net/2u *"_ivl_24", 6 0, L_0000020004b6f8d0;  1 drivers
v0000020004b304a0_0 .net *"_ivl_26", 0 0, L_0000020004b6be30;  1 drivers
v0000020004b2ef60_0 .net *"_ivl_29", 0 0, L_0000020004b54010;  1 drivers
L_0000020004b6f918 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v0000020004b2eba0_0 .net/2u *"_ivl_30", 6 0, L_0000020004b6f918;  1 drivers
v0000020004b2fb40_0 .net *"_ivl_32", 0 0, L_0000020004b6cab0;  1 drivers
v0000020004b30360_0 .net *"_ivl_35", 0 0, L_0000020004b54b70;  1 drivers
L_0000020004b6f960 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v0000020004b2e7e0_0 .net/2u *"_ivl_36", 6 0, L_0000020004b6f960;  1 drivers
v0000020004b2fe60_0 .net *"_ivl_38", 0 0, L_0000020004b6c010;  1 drivers
v0000020004b2f000_0 .net *"_ivl_4", 0 0, L_0000020004b6d0f0;  1 drivers
v0000020004b2ffa0_0 .net *"_ivl_41", 0 0, L_0000020004b544e0;  1 drivers
L_0000020004b6f9a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v0000020004b30540_0 .net/2u *"_ivl_42", 6 0, L_0000020004b6f9a8;  1 drivers
v0000020004b2e6a0_0 .net *"_ivl_44", 0 0, L_0000020004b6c330;  1 drivers
v0000020004b2f1e0_0 .net *"_ivl_47", 0 0, L_0000020004b54550;  1 drivers
L_0000020004b6f9f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v0000020004b2e920_0 .net/2u *"_ivl_48", 6 0, L_0000020004b6f9f0;  1 drivers
v0000020004b2fa00_0 .net *"_ivl_50", 0 0, L_0000020004b6d550;  1 drivers
v0000020004b2f280_0 .net *"_ivl_53", 0 0, L_0000020004b54d30;  1 drivers
L_0000020004b6fa38 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v0000020004b2ff00_0 .net/2u *"_ivl_54", 6 0, L_0000020004b6fa38;  1 drivers
v0000020004b2f320_0 .net *"_ivl_56", 0 0, L_0000020004b6c8d0;  1 drivers
v0000020004b2f6e0_0 .net *"_ivl_59", 0 0, L_0000020004b54a90;  1 drivers
L_0000020004b6f7f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v0000020004b2f5a0_0 .net/2u *"_ivl_6", 6 0, L_0000020004b6f7f8;  1 drivers
L_0000020004b6fa80 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v0000020004b300e0_0 .net/2u *"_ivl_60", 6 0, L_0000020004b6fa80;  1 drivers
v0000020004b2e740_0 .net *"_ivl_62", 0 0, L_0000020004b6d7d0;  1 drivers
v0000020004b2f780_0 .net *"_ivl_65", 0 0, L_0000020004b545c0;  1 drivers
L_0000020004b6fac8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v0000020004b2e9c0_0 .net/2u *"_ivl_66", 6 0, L_0000020004b6fac8;  1 drivers
v0000020004b2f0a0_0 .net *"_ivl_68", 0 0, L_0000020004b6d690;  1 drivers
v0000020004b30180_0 .net *"_ivl_71", 0 0, L_0000020004b54320;  1 drivers
L_0000020004b6fb10 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000020004b2f3c0_0 .net/2u *"_ivl_72", 6 0, L_0000020004b6fb10;  1 drivers
v0000020004b2ea60_0 .net *"_ivl_74", 0 0, L_0000020004b6d190;  1 drivers
v0000020004b2f500_0 .net *"_ivl_77", 0 0, L_0000020004b54da0;  1 drivers
L_0000020004b6fb58 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0000020004b2f460_0 .net/2u *"_ivl_78", 6 0, L_0000020004b6fb58;  1 drivers
v0000020004b2faa0_0 .net *"_ivl_8", 0 0, L_0000020004b6cf10;  1 drivers
v0000020004b2f8c0_0 .net *"_ivl_80", 0 0, L_0000020004b6bed0;  1 drivers
v0000020004b2fbe0_0 .net *"_ivl_83", 0 0, L_0000020004b54b00;  1 drivers
L_0000020004b6fba0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000020004b302c0_0 .net/2u *"_ivl_84", 6 0, L_0000020004b6fba0;  1 drivers
v0000020004b2fc80_0 .net *"_ivl_86", 0 0, L_0000020004b6b610;  1 drivers
v0000020004b2eb00_0 .net *"_ivl_89", 0 0, L_0000020004b54470;  1 drivers
L_0000020004b6fbe8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v0000020004b2ec40_0 .net/2u *"_ivl_90", 6 0, L_0000020004b6fbe8;  1 drivers
v0000020004b2ece0_0 .net *"_ivl_92", 0 0, L_0000020004b6cd30;  1 drivers
v0000020004b2ed80_0 .net *"_ivl_95", 0 0, L_0000020004b548d0;  1 drivers
L_0000020004b6fc30 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000020004b395c0_0 .net/2u *"_ivl_96", 6 0, L_0000020004b6fc30;  1 drivers
v0000020004b39340_0 .net *"_ivl_98", 0 0, L_0000020004b6cc90;  1 drivers
v0000020004b38760_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b39ac0_0 .net "excep_flag", 0 0, L_0000020004b6d050;  alias, 1 drivers
v0000020004b38d00_0 .net "id_flush", 0 0, L_0000020004b54940;  alias, 1 drivers
v0000020004b386c0_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
L_0000020004b6d0f0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f7b0;
L_0000020004b6cf10 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f7f8;
L_0000020004b6ba70 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f840;
L_0000020004b6cb50 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f888;
L_0000020004b6be30 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f8d0;
L_0000020004b6cab0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f918;
L_0000020004b6c010 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f960;
L_0000020004b6c330 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f9a8;
L_0000020004b6d550 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6f9f0;
L_0000020004b6c8d0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fa38;
L_0000020004b6d7d0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fa80;
L_0000020004b6d690 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fac8;
L_0000020004b6d190 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fb10;
L_0000020004b6bed0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fb58;
L_0000020004b6b610 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fba0;
L_0000020004b6cd30 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fbe8;
L_0000020004b6cc90 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fc30;
L_0000020004b6d2d0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fc78;
L_0000020004b6cbf0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fcc0;
L_0000020004b6c790 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fd08;
L_0000020004b6d910 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fd50;
L_0000020004b6b9d0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fd98;
L_0000020004b6c650 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fde0;
L_0000020004b6bc50 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fe28;
L_0000020004b6c970 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b6fe70;
L_0000020004b6bf70 .functor MUXZ 1, L_0000020004b6ff00, L_0000020004b6feb8, L_0000020004b547f0, C4<>;
L_0000020004b6d050 .functor MUXZ 1, L_0000020004b6bf70, L_0000020004b6f768, v0000020004b6c470_0, C4<>;
S_000002000493b1a0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 4 88, 7 2 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v0000020004b39980_0 .net "EX_ALU_OUT", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b38f80_0 .net "EX_FLUSH", 0 0, L_0000020004b549b0;  alias, 1 drivers
v0000020004b39fc0_0 .net "EX_INST", 31 0, v0000020004b46180_0;  alias, 1 drivers
v0000020004b39f20_0 .net "EX_PC", 31 0, v0000020004b46680_0;  alias, 1 drivers
v0000020004b38800_0 .net "EX_memread", 0 0, v0000020004b46cc0_0;  alias, 1 drivers
v0000020004b39700_0 .net "EX_memwrite", 0 0, v0000020004b45c80_0;  alias, 1 drivers
v0000020004b39e80_0 .net "EX_opcode", 6 0, v0000020004b46540_0;  alias, 1 drivers
v0000020004b398e0_0 .net "EX_rd_ind", 4 0, v0000020004b46220_0;  alias, 1 drivers
v0000020004b39020_0 .net "EX_regwrite", 0 0, v0000020004b456e0_0;  alias, 1 drivers
v0000020004b39a20_0 .net "EX_rs1_ind", 4 0, v0000020004b46ae0_0;  alias, 1 drivers
v0000020004b39520_0 .net "EX_rs2", 31 0, v0000020004b3b8d0_0;  alias, 1 drivers
v0000020004b393e0_0 .net "EX_rs2_ind", 4 0, v0000020004b453c0_0;  alias, 1 drivers
v0000020004b39660_0 .var "MEM_ALU_OUT", 31 0;
v0000020004b397a0_0 .var "MEM_INST", 31 0;
v0000020004b38da0_0 .var "MEM_PC", 31 0;
v0000020004b39160_0 .var "MEM_memread", 0 0;
v0000020004b39b60_0 .var "MEM_memwrite", 0 0;
v0000020004b388a0_0 .var "MEM_opcode", 6 0;
v0000020004b38940_0 .var "MEM_rd_ind", 4 0;
v0000020004b3a1a0_0 .var "MEM_regwrite", 0 0;
v0000020004b39c00_0 .var "MEM_rs1_ind", 4 0;
v0000020004b389e0_0 .var "MEM_rs2", 31 0;
v0000020004b38e40_0 .var "MEM_rs2_ind", 4 0;
v0000020004b39480_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b38bc0_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
E_0000020004ac5a20/0 .event negedge, v0000020004b38760_0;
E_0000020004ac5a20/1 .event posedge, v0000020004b386c0_0;
E_0000020004ac5a20 .event/or E_0000020004ac5a20/0, E_0000020004ac5a20/1;
S_0000020004970880 .scope module, "ex_stage" "EX_stage" 4 79, 8 3 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
v0000020004b3c550_0 .net "CF", 0 0, v0000020004b38a80_0;  1 drivers
v0000020004b3b790_0 .net "ZF", 0 0, L_0000020004bc7d00;  1 drivers
v0000020004b3c870_0 .net "alu_op", 3 0, v0000020004b390c0_0;  1 drivers
v0000020004b3bbf0_0 .net "alu_out", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b3b830_0 .net "alu_selA", 1 0, v0000020004b3bf10_0;  alias, 1 drivers
v0000020004b3bfb0_0 .net "alu_selB", 2 0, v0000020004b3acf0_0;  alias, 1 drivers
v0000020004b3bab0_0 .net "ex_haz", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b3c910_0 .net "imm", 31 0, v0000020004b46040_0;  alias, 1 drivers
v0000020004b3b150_0 .net "mem_haz", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b3b970_0 .net "mem_read", 0 0, v0000020004b46cc0_0;  alias, 1 drivers
v0000020004b3c370_0 .net "mem_write", 0 0, v0000020004b45c80_0;  alias, 1 drivers
v0000020004b3c5f0_0 .net "opcode", 6 0, v0000020004b46540_0;  alias, 1 drivers
v0000020004b3aed0_0 .net "oper1", 31 0, v0000020004b3a060_0;  1 drivers
v0000020004b3ad90_0 .net "oper2", 31 0, v0000020004b3ac50_0;  1 drivers
v0000020004b3ba10_0 .net "pc", 31 0, v0000020004b46680_0;  alias, 1 drivers
v0000020004b3c9b0_0 .net "reg_write", 0 0, v0000020004b456e0_0;  alias, 1 drivers
v0000020004b3c690_0 .net "rs1", 31 0, v0000020004b46720_0;  alias, 1 drivers
v0000020004b3bb50_0 .net "rs1_ind", 4 0, v0000020004b46ae0_0;  alias, 1 drivers
v0000020004b3ca50_0 .net "rs2_in", 31 0, v0000020004b47120_0;  alias, 1 drivers
v0000020004b3c230_0 .net "rs2_ind", 4 0, v0000020004b453c0_0;  alias, 1 drivers
v0000020004b3bdd0_0 .net "rs2_out", 31 0, v0000020004b3b8d0_0;  alias, 1 drivers
v0000020004b3c2d0_0 .net "store_rs2_forward", 1 0, v0000020004b462c0_0;  alias, 1 drivers
S_000002000496ddc0 .scope module, "alu" "ALU" 8 24, 9 1 0, S_0000020004970880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000020004ac5a60 .param/l "bit_width" 0 9 3, +C4<00000000000000000000000000100000>;
L_0000020004bc7d00 .functor NOT 1, L_0000020004bd1c40, C4<0>, C4<0>, C4<0>;
v0000020004b38ee0_0 .net "A", 31 0, v0000020004b3a060_0;  alias, 1 drivers
v0000020004b39d40_0 .net "ALUOP", 3 0, v0000020004b390c0_0;  alias, 1 drivers
v0000020004b3a420_0 .net "B", 31 0, v0000020004b3ac50_0;  alias, 1 drivers
v0000020004b38a80_0 .var "CF", 0 0;
v0000020004b38b20_0 .net "ZF", 0 0, L_0000020004bc7d00;  alias, 1 drivers
v0000020004b39840_0 .net *"_ivl_1", 0 0, L_0000020004bd1c40;  1 drivers
v0000020004b38c60_0 .var "res", 31 0;
E_0000020004ac69a0 .event anyedge, v0000020004b39d40_0, v0000020004b38ee0_0, v0000020004b3a420_0, v0000020004b38a80_0;
L_0000020004bd1c40 .reduce/or v0000020004b38c60_0;
S_000002000496df50 .scope module, "alu_oper" "ALU_OPER" 8 26, 10 14 0, S_0000020004970880;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000020004b3a680 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b3a6b8 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b3a6f0 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b3a728 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b3a760 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b3a798 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b3a7d0 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b3a808 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b3a840 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b3a878 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b3a8b0 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b3a8e8 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b3a920 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b3a958 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b3a990 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b3a9c8 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b3aa00 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b3aa38 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b3aa70 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b3aaa8 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b3aae0 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b3ab18 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b3ab50 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b3ab88 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b3abc0 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b390c0_0 .var "ALU_OP", 3 0;
v0000020004b392a0_0 .net "opcode", 6 0, v0000020004b46540_0;  alias, 1 drivers
E_0000020004ac7120 .event anyedge, v0000020004b39e80_0;
S_000002000496b8b0 .scope module, "alu_oper1" "MUX_4x1" 8 20, 11 1 0, S_0000020004970880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020004ac73e0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020004b39ca0_0 .net "ina", 31 0, v0000020004b46680_0;  alias, 1 drivers
v0000020004b3a380_0 .net "inb", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b39de0_0 .net "inc", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b39200_0 .net "ind", 31 0, v0000020004b46720_0;  alias, 1 drivers
v0000020004b3a060_0 .var "out", 31 0;
v0000020004b3a100_0 .net "sel", 1 0, v0000020004b3bf10_0;  alias, 1 drivers
E_0000020004ac6f20/0 .event anyedge, v0000020004b3a100_0, v0000020004b39f20_0, v0000020004b3a380_0, v0000020004b39de0_0;
E_0000020004ac6f20/1 .event anyedge, v0000020004b39200_0;
E_0000020004ac6f20 .event/or E_0000020004ac6f20/0, E_0000020004ac6f20/1;
S_000002000496ba40 .scope module, "alu_oper2" "MUX_8x1" 8 22, 12 3 0, S_0000020004970880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020004ac7460 .param/l "bit_with" 0 12 4, +C4<00000000000000000000000000100000>;
v0000020004b3a240_0 .net "ina", 31 0, v0000020004b46040_0;  alias, 1 drivers
L_0000020004b704e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020004b3a2e0_0 .net "inb", 31 0, L_0000020004b704e8;  1 drivers
v0000020004b3a4c0_0 .net "inc", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b3a560_0 .net "ind", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b3bc90_0 .net "ine", 31 0, v0000020004b47120_0;  alias, 1 drivers
L_0000020004b70530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b3af70_0 .net "inf", 31 0, L_0000020004b70530;  1 drivers
L_0000020004b70578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b3b330_0 .net "ing", 31 0, L_0000020004b70578;  1 drivers
L_0000020004b705c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b3c730_0 .net "inh", 31 0, L_0000020004b705c0;  1 drivers
v0000020004b3ac50_0 .var "out", 31 0;
v0000020004b3b650_0 .net "sel", 2 0, v0000020004b3acf0_0;  alias, 1 drivers
E_0000020004ac7060/0 .event anyedge, v0000020004b3b650_0, v0000020004b3a240_0, v0000020004b3a2e0_0, v0000020004b3a380_0;
E_0000020004ac7060/1 .event anyedge, v0000020004b39de0_0, v0000020004b3bc90_0, v0000020004b3af70_0, v0000020004b3b330_0;
E_0000020004ac7060/2 .event anyedge, v0000020004b3c730_0;
E_0000020004ac7060 .event/or E_0000020004ac7060/0, E_0000020004ac7060/1, E_0000020004ac7060/2;
S_0000020004b3cc10 .scope module, "store_rs2_mux" "MUX_4x1" 8 28, 11 1 0, S_0000020004970880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020004ac69e0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020004b3b290_0 .net "ina", 31 0, v0000020004b47120_0;  alias, 1 drivers
v0000020004b3ae30_0 .net "inb", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b3c190_0 .net "inc", 31 0, v0000020004b683e0_0;  alias, 1 drivers
L_0000020004b70608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b3b6f0_0 .net "ind", 31 0, L_0000020004b70608;  1 drivers
v0000020004b3b8d0_0 .var "out", 31 0;
v0000020004b3c7d0_0 .net "sel", 1 0, v0000020004b462c0_0;  alias, 1 drivers
E_0000020004ac6920/0 .event anyedge, v0000020004b3c7d0_0, v0000020004b3bc90_0, v0000020004b3a380_0, v0000020004b39de0_0;
E_0000020004ac6920/1 .event anyedge, v0000020004b3b6f0_0;
E_0000020004ac6920 .event/or E_0000020004ac6920/0, E_0000020004ac6920/1;
S_000002000493a380 .scope module, "fu" "forward_unit" 4 39, 13 2 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_0000020004b44db0 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b44de8 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b44e20 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b44e58 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b44e90 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b44ec8 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b44f00 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b44f38 .param/l "bit_width" 0 13 8, +C4<00000000000000000000000000100000>;
P_0000020004b44f70 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b44fa8 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b44fe0 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b45018 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b45050 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b45088 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b450c0 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b450f8 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b45130 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b45168 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b451a0 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b451d8 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b45210 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b45248 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b45280 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b452b8 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b452f0 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b45328 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b3c410_0 .var "comparator_mux_selA", 1 0;
v0000020004b3caf0_0 .var "comparator_mux_selB", 1 0;
v0000020004b3bd30_0 .net "ex_mem_rd", 4 0, v0000020004b38940_0;  alias, 1 drivers
v0000020004b3be70_0 .net "ex_mem_wr", 0 0, v0000020004b3a1a0_0;  alias, 1 drivers
v0000020004b3bf10_0 .var "forwardA", 1 0;
v0000020004b3acf0_0 .var "forwardB", 2 0;
v0000020004b3c4b0_0 .net "id_ex_opcode", 6 0, v0000020004b46540_0;  alias, 1 drivers
v0000020004b3b010_0 .net "id_ex_rd", 4 0, v0000020004b46220_0;  alias, 1 drivers
v0000020004b3c050_0 .net "id_ex_rs1", 4 0, v0000020004b46ae0_0;  alias, 1 drivers
v0000020004b3b0b0_0 .net "id_ex_rs2", 4 0, v0000020004b453c0_0;  alias, 1 drivers
v0000020004b3b1f0_0 .net "id_ex_wr", 0 0, v0000020004b456e0_0;  alias, 1 drivers
v0000020004b3b3d0_0 .net "if_id_opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b3b470_0 .net "if_id_rs1", 4 0, v0000020004b505d0_0;  alias, 1 drivers
v0000020004b3b510_0 .net "if_id_rs2", 4 0, v0000020004b507b0_0;  alias, 1 drivers
v0000020004b3b5b0_0 .net "mem_wb_rd", 4 0, v0000020004b68d40_0;  alias, 1 drivers
v0000020004b467c0_0 .net "mem_wb_wr", 0 0, v0000020004b67e40_0;  alias, 1 drivers
v0000020004b46e00_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v0000020004b462c0_0 .var "store_rs2_forward", 1 0;
E_0000020004ac7160/0 .event anyedge, v0000020004b39020_0, v0000020004b398e0_0, v0000020004b3b470_0, v0000020004b3a1a0_0;
E_0000020004ac7160/1 .event anyedge, v0000020004b38940_0, v0000020004b467c0_0, v0000020004b3b5b0_0, v0000020004b3b510_0;
E_0000020004ac7160 .event/or E_0000020004ac7160/0, E_0000020004ac7160/1;
E_0000020004ac72e0/0 .event anyedge, v0000020004add420_0, v0000020004b39020_0, v0000020004b398e0_0, v0000020004b3b470_0;
E_0000020004ac72e0/1 .event anyedge, v0000020004b3a1a0_0, v0000020004b38940_0, v0000020004b467c0_0, v0000020004b3b5b0_0;
E_0000020004ac72e0 .event/or E_0000020004ac72e0/0, E_0000020004ac72e0/1;
E_0000020004ac6a20/0 .event anyedge, v0000020004b39e80_0, v0000020004b3a1a0_0, v0000020004b38940_0, v0000020004b39a20_0;
E_0000020004ac6a20/1 .event anyedge, v0000020004b467c0_0, v0000020004b3b5b0_0, v0000020004b393e0_0;
E_0000020004ac6a20 .event/or E_0000020004ac6a20/0, E_0000020004ac6a20/1;
S_000002000493a510 .scope module, "id_ex_buffer" "ID_EX_buffer" 4 71, 14 2 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /OUTPUT 7 "EX_opcode";
    .port_info 15 /OUTPUT 5 "EX_rs1_ind";
    .port_info 16 /OUTPUT 5 "EX_rs2_ind";
    .port_info 17 /OUTPUT 5 "EX_rd_ind";
    .port_info 18 /OUTPUT 32 "EX_PC";
    .port_info 19 /OUTPUT 32 "EX_INST";
    .port_info 20 /OUTPUT 32 "EX_Immed";
    .port_info 21 /OUTPUT 32 "EX_rs1";
    .port_info 22 /OUTPUT 32 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_regwrite";
    .port_info 24 /OUTPUT 1 "EX_memread";
    .port_info 25 /OUTPUT 1 "EX_memwrite";
    .port_info 26 /INPUT 1 "rst";
P_000002000495ee50 .param/l "add" 0 14 10, C4<0100000>;
P_000002000495ee88 .param/l "addi" 0 14 10, C4<1001000>;
P_000002000495eec0 .param/l "addu" 0 14 10, C4<0100001>;
P_000002000495eef8 .param/l "and_" 0 14 10, C4<0100100>;
P_000002000495ef30 .param/l "andi" 0 14 10, C4<1001100>;
P_000002000495ef68 .param/l "beq" 0 14 11, C4<1000100>;
P_000002000495efa0 .param/l "bge" 0 14 11, C4<1010001>;
P_000002000495efd8 .param/l "blt" 0 14 11, C4<1010000>;
P_000002000495f010 .param/l "bne" 0 14 11, C4<1000101>;
P_000002000495f048 .param/l "j" 0 14 12, C4<1000010>;
P_000002000495f080 .param/l "jal" 0 14 12, C4<1000011>;
P_000002000495f0b8 .param/l "jr" 0 14 12, C4<0001000>;
P_000002000495f0f0 .param/l "lw" 0 14 11, C4<1100011>;
P_000002000495f128 .param/l "nor_" 0 14 11, C4<0100111>;
P_000002000495f160 .param/l "or_" 0 14 10, C4<0100101>;
P_000002000495f198 .param/l "ori" 0 14 10, C4<1001101>;
P_000002000495f1d0 .param/l "sll" 0 14 11, C4<0000000>;
P_000002000495f208 .param/l "srl" 0 14 11, C4<0000010>;
P_000002000495f240 .param/l "sub" 0 14 10, C4<0100010>;
P_000002000495f278 .param/l "subu" 0 14 10, C4<0100011>;
P_000002000495f2b0 .param/l "sw" 0 14 11, C4<1101011>;
P_000002000495f2e8 .param/l "xor_" 0 14 10, C4<0100110>;
P_000002000495f320 .param/l "xori" 0 14 11, C4<1001110>;
v0000020004b46180_0 .var "EX_INST", 31 0;
v0000020004b46040_0 .var "EX_Immed", 31 0;
v0000020004b46680_0 .var "EX_PC", 31 0;
v0000020004b46cc0_0 .var "EX_memread", 0 0;
v0000020004b45c80_0 .var "EX_memwrite", 0 0;
v0000020004b46540_0 .var "EX_opcode", 6 0;
v0000020004b46220_0 .var "EX_rd_ind", 4 0;
v0000020004b456e0_0 .var "EX_regwrite", 0 0;
v0000020004b46720_0 .var "EX_rs1", 31 0;
v0000020004b46ae0_0 .var "EX_rs1_ind", 4 0;
v0000020004b47120_0 .var "EX_rs2", 31 0;
v0000020004b453c0_0 .var "EX_rs2_ind", 4 0;
v0000020004b471c0_0 .net "ID_FLUSH", 0 0, L_0000020004bc79f0;  alias, 1 drivers
v0000020004b45dc0_0 .net "ID_INST", 31 0, v0000020004b51570_0;  alias, 1 drivers
v0000020004b47260_0 .net "ID_Immed", 31 0, v0000020004b4c890_0;  alias, 1 drivers
v0000020004b455a0_0 .net "ID_PC", 31 0, v0000020004b50ad0_0;  alias, 1 drivers
v0000020004b464a0_0 .net "ID_memread", 0 0, L_0000020004b6bb10;  alias, 1 drivers
v0000020004b45f00_0 .net "ID_memwrite", 0 0, L_0000020004bd08e0;  alias, 1 drivers
v0000020004b46360_0 .net "ID_opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b45e60_0 .net "ID_rd_ind", 4 0, v0000020004b51070_0;  alias, 1 drivers
v0000020004b46f40_0 .net "ID_regwrite", 0 0, L_0000020004b6b930;  alias, 1 drivers
v0000020004b45fa0_0 .net "ID_rs1", 31 0, L_0000020004b53fa0;  alias, 1 drivers
v0000020004b45460_0 .net "ID_rs1_ind", 4 0, v0000020004b505d0_0;  alias, 1 drivers
v0000020004b460e0_0 .net "ID_rs2", 31 0, L_0000020004b540f0;  alias, 1 drivers
v0000020004b46400_0 .net "ID_rs2_ind", 4 0, v0000020004b507b0_0;  alias, 1 drivers
v0000020004b45500_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b465e0_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
S_000002000498f870 .scope module, "id_stage" "ID_stage" 4 59, 15 2 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "id_ex_memread";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 2 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 32 "imm";
    .port_info 26 /INPUT 1 "reg_write_from_wb";
    .port_info 27 /OUTPUT 1 "reg_write";
    .port_info 28 /OUTPUT 1 "mem_read";
    .port_info 29 /OUTPUT 1 "mem_write";
    .port_info 30 /INPUT 1 "rst";
L_0000020004bc79f0 .functor OR 1, L_0000020004b54940, v0000020004b46860_0, C4<0>, C4<0>;
L_0000020004b704a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020004b4f770_0 .net/2u *"_ivl_12", 2 0, L_0000020004b704a0;  1 drivers
v0000020004b4dab0_0 .net *"_ivl_14", 2 0, L_0000020004bd12e0;  1 drivers
v0000020004b4e690_0 .net *"_ivl_16", 2 0, L_0000020004bd0f20;  1 drivers
v0000020004b4f270_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b500d0_0 .net "comp_oper1", 31 0, v0000020004b4b8f0_0;  1 drivers
v0000020004b4f450_0 .net "comp_oper2", 31 0, v0000020004b4c2f0_0;  1 drivers
v0000020004b4ee10_0 .net "comp_selA", 1 0, v0000020004b3c410_0;  alias, 1 drivers
v0000020004b4e4b0_0 .net "comp_selB", 1 0, v0000020004b3caf0_0;  alias, 1 drivers
v0000020004b4fa90_0 .net "ex_haz", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b4ddd0_0 .net "exception_flag", 0 0, L_0000020004b6d050;  alias, 1 drivers
v0000020004b4fd10_0 .net "id_ex_memread", 0 0, v0000020004b46cc0_0;  alias, 1 drivers
v0000020004b4eeb0_0 .net "id_ex_rd_ind", 4 0, v0000020004b46220_0;  alias, 1 drivers
v0000020004b4f630_0 .net "id_ex_stall", 0 0, v0000020004b46860_0;  1 drivers
v0000020004b4eaf0_0 .net "id_flush", 0 0, L_0000020004b54940;  alias, 1 drivers
v0000020004b50170_0 .net "id_flush_mux_sel", 0 0, L_0000020004bc79f0;  alias, 1 drivers
v0000020004b4f310_0 .net "id_haz", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b4f3b0_0 .net "if_id_write", 0 0, v0000020004b469a0_0;  alias, 1 drivers
v0000020004b4e230_0 .net "imm", 31 0, v0000020004b4c890_0;  alias, 1 drivers
v0000020004b4ea50_0 .net "inst", 31 0, v0000020004b51570_0;  alias, 1 drivers
v0000020004b4ef50_0 .net "mem_haz", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b4eb90_0 .net "mem_read", 0 0, L_0000020004b6bb10;  alias, 1 drivers
v0000020004b4df10_0 .net "mem_read_wire", 0 0, v0000020004b4c4d0_0;  1 drivers
v0000020004b4f6d0_0 .net "mem_write", 0 0, L_0000020004bd08e0;  alias, 1 drivers
v0000020004b4e370_0 .net "mem_write_wire", 0 0, v0000020004b4b170_0;  1 drivers
v0000020004b4dfb0_0 .net "mux_out", 31 0, v0000020004b4e5f0_0;  1 drivers
v0000020004b4e0f0_0 .net "opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b4f810_0 .net "pc", 31 0, v0000020004b50ad0_0;  alias, 1 drivers
v0000020004b4e410_0 .net "pc_src", 1 0, L_0000020004b6b890;  alias, 1 drivers
v0000020004b4e730_0 .net "pc_write", 0 0, v0000020004b45640_0;  alias, 1 drivers
v0000020004b4ec30_0 .net "pfc", 31 0, L_0000020004b6c830;  alias, 1 drivers
v0000020004b4ecd0_0 .net "reg_write", 0 0, L_0000020004b6b930;  alias, 1 drivers
v0000020004b4f8b0_0 .net "reg_write_from_wb", 0 0, v0000020004b67e40_0;  alias, 1 drivers
v0000020004b4f950_0 .net "reg_write_wire", 0 0, v0000020004b4c7f0_0;  1 drivers
v0000020004b4f9f0_0 .net "rs1", 31 0, L_0000020004b53fa0;  alias, 1 drivers
v0000020004b4fb30_0 .net "rs1_ind", 4 0, v0000020004b505d0_0;  alias, 1 drivers
v0000020004b4fbd0_0 .net "rs2", 31 0, L_0000020004b540f0;  alias, 1 drivers
v0000020004b503f0_0 .net "rs2_ind", 4 0, v0000020004b507b0_0;  alias, 1 drivers
v0000020004b50850_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
v0000020004b50cb0_0 .net "target_addr_adder_mux_sel", 2 0, v0000020004b46e00_0;  alias, 1 drivers
v0000020004b50710_0 .net "wr_reg_data", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b50df0_0 .net "wr_reg_from_wb", 4 0, v0000020004b68d40_0;  alias, 1 drivers
L_0000020004b6c830 .arith/sum 32, v0000020004b4e5f0_0, v0000020004b4c890_0;
L_0000020004b6b930 .part L_0000020004bd0f20, 2, 1;
L_0000020004b6bb10 .part L_0000020004bd0f20, 1, 1;
L_0000020004bd08e0 .part L_0000020004bd0f20, 0, 1;
L_0000020004bd12e0 .concat [ 1 1 1 0], v0000020004b4b170_0, v0000020004b4c4d0_0, v0000020004b4c7f0_0;
L_0000020004bd0f20 .functor MUXZ 3, L_0000020004bd12e0, L_0000020004b704a0, L_0000020004bc79f0, C4<>;
S_0000020004923cd0 .scope module, "SDU" "StallDetectionUnit" 15 42, 16 5 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_memrd";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "id_ex_cntrl_mux_sel";
P_0000020004b49390 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b493c8 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b49400 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b49438 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b49470 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b494a8 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b494e0 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b49518 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b49550 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b49588 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b495c0 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b495f8 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b49630 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b49668 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b496a0 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b496d8 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b49710 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b49748 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b49780 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b497b8 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b497f0 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b49828 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b49860 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b49898 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b498d0 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b45640_0 .var "PC_Write", 0 0;
v0000020004b46860_0 .var "id_ex_cntrl_mux_sel", 0 0;
v0000020004b45820_0 .net "id_ex_memrd", 0 0, v0000020004b46cc0_0;  alias, 1 drivers
v0000020004b46900_0 .net "id_ex_rd", 4 0, v0000020004b46220_0;  alias, 1 drivers
v0000020004b469a0_0 .var "if_id_Write", 0 0;
v0000020004b46a40_0 .net "if_id_opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b46b80_0 .net "if_id_rs1", 4 0, v0000020004b505d0_0;  alias, 1 drivers
v0000020004b45d20_0 .net "if_id_rs2", 4 0, v0000020004b507b0_0;  alias, 1 drivers
E_0000020004ac71e0/0 .event anyedge, v0000020004b38800_0, v0000020004add420_0, v0000020004b398e0_0, v0000020004b3b470_0;
E_0000020004ac71e0/1 .event anyedge, v0000020004b3b510_0;
E_0000020004ac71e0 .event/or E_0000020004ac71e0/0, E_0000020004ac71e0/1;
S_0000020004b4a130 .scope module, "comp" "comparator" 15 38, 17 2 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 2 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "rst";
P_0000020004b4a920 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b4a958 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b4a990 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b4a9c8 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b4aa00 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b4aa38 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b4aa70 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b4aaa8 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b4aae0 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b4ab18 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b4ab50 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b4ab88 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b4abc0 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b4abf8 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b4ac30 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b4ac68 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b4aca0 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b4acd8 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b4ad10 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b4ad48 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b4ad80 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b4adb8 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b4adf0 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b4ae28 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b4ae60 .param/l "xori" 0 6 4, C4<1001110>;
L_0000020004b54160 .functor AND 1, L_0000020004b6c6f0, L_0000020004b6d870, C4<1>, C4<1>;
L_0000020004b541d0 .functor AND 1, L_0000020004b6cdd0, L_0000020004b6ce70, C4<1>, C4<1>;
L_0000020004bc7750 .functor OR 1, L_0000020004b54160, L_0000020004b541d0, C4<0>, C4<0>;
L_0000020004bc8160 .functor AND 1, L_0000020004b6dcd0, L_0000020004b6cfb0, C4<1>, C4<1>;
L_0000020004bc7c90 .functor OR 1, L_0000020004bc7750, L_0000020004bc8160, C4<0>, C4<0>;
L_0000020004bc7670 .functor AND 1, L_0000020004b6d230, L_0000020004b6da50, C4<1>, C4<1>;
L_0000020004bc7bb0 .functor OR 1, L_0000020004bc7c90, L_0000020004bc7670, C4<0>, C4<0>;
L_0000020004bc7c20 .functor OR 1, L_0000020004bc7bb0, L_0000020004b6d370, C4<0>, C4<0>;
L_0000020004bc7ad0 .functor OR 1, L_0000020004bc7c20, L_0000020004b6d410, C4<0>, C4<0>;
L_0000020004bc77c0 .functor OR 1, L_0000020004bc7ad0, L_0000020004b6b6b0, C4<0>, C4<0>;
v0000020004b46fe0_0 .net "A", 31 0, v0000020004b4b8f0_0;  alias, 1 drivers
v0000020004b46c20_0 .net "B", 31 0, v0000020004b4c2f0_0;  alias, 1 drivers
v0000020004b45b40_0 .net "PC_src", 1 0, L_0000020004b6b890;  alias, 1 drivers
L_0000020004b70140 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020004b46d60_0 .net/2u *"_ivl_0", 1 0, L_0000020004b70140;  1 drivers
v0000020004b45aa0_0 .net *"_ivl_10", 0 0, L_0000020004b6c6f0;  1 drivers
v0000020004b46ea0_0 .net *"_ivl_12", 0 0, L_0000020004b6d870;  1 drivers
v0000020004b45780_0 .net *"_ivl_15", 0 0, L_0000020004b54160;  1 drivers
L_0000020004b70260 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000020004b458c0_0 .net/2u *"_ivl_16", 6 0, L_0000020004b70260;  1 drivers
v0000020004b45960_0 .net *"_ivl_18", 0 0, L_0000020004b6cdd0;  1 drivers
L_0000020004b70188 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000020004b47080_0 .net/2u *"_ivl_2", 6 0, L_0000020004b70188;  1 drivers
v0000020004b45a00_0 .net *"_ivl_20", 0 0, L_0000020004b6ce70;  1 drivers
v0000020004b3c0f0_0 .net *"_ivl_23", 0 0, L_0000020004b541d0;  1 drivers
v0000020004b4b850_0 .net *"_ivl_25", 0 0, L_0000020004bc7750;  1 drivers
L_0000020004b702a8 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v0000020004b4b5d0_0 .net/2u *"_ivl_26", 6 0, L_0000020004b702a8;  1 drivers
v0000020004b4bdf0_0 .net *"_ivl_28", 0 0, L_0000020004b6dcd0;  1 drivers
v0000020004b4c390_0 .net *"_ivl_30", 0 0, L_0000020004b6cfb0;  1 drivers
v0000020004b4ca70_0 .net *"_ivl_33", 0 0, L_0000020004bc8160;  1 drivers
v0000020004b4bf30_0 .net *"_ivl_35", 0 0, L_0000020004bc7c90;  1 drivers
L_0000020004b702f0 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v0000020004b4c070_0 .net/2u *"_ivl_36", 6 0, L_0000020004b702f0;  1 drivers
v0000020004b4cb10_0 .net *"_ivl_38", 0 0, L_0000020004b6d230;  1 drivers
v0000020004b4b990_0 .net *"_ivl_4", 0 0, L_0000020004b6c510;  1 drivers
v0000020004b4ba30_0 .net *"_ivl_40", 0 0, L_0000020004b6da50;  1 drivers
v0000020004b4c110_0 .net *"_ivl_43", 0 0, L_0000020004bc7670;  1 drivers
v0000020004b4aef0_0 .net *"_ivl_45", 0 0, L_0000020004bc7bb0;  1 drivers
L_0000020004b70338 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000020004b4bad0_0 .net/2u *"_ivl_46", 6 0, L_0000020004b70338;  1 drivers
v0000020004b4c610_0 .net *"_ivl_48", 0 0, L_0000020004b6d370;  1 drivers
v0000020004b4b710_0 .net *"_ivl_51", 0 0, L_0000020004bc7c20;  1 drivers
L_0000020004b70380 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000020004b4b7b0_0 .net/2u *"_ivl_52", 6 0, L_0000020004b70380;  1 drivers
v0000020004b4bfd0_0 .net *"_ivl_54", 0 0, L_0000020004b6d410;  1 drivers
v0000020004b4b350_0 .net *"_ivl_57", 0 0, L_0000020004bc7ad0;  1 drivers
L_0000020004b703c8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000020004b4b3f0_0 .net/2u *"_ivl_58", 6 0, L_0000020004b703c8;  1 drivers
L_0000020004b701d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020004b4cd90_0 .net/2u *"_ivl_6", 1 0, L_0000020004b701d0;  1 drivers
v0000020004b4ccf0_0 .net *"_ivl_60", 0 0, L_0000020004b6b6b0;  1 drivers
v0000020004b4c930_0 .net *"_ivl_63", 0 0, L_0000020004bc77c0;  1 drivers
L_0000020004b70410 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020004b4c1b0_0 .net/2u *"_ivl_64", 1 0, L_0000020004b70410;  1 drivers
L_0000020004b70458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020004b4be90_0 .net/2u *"_ivl_66", 1 0, L_0000020004b70458;  1 drivers
v0000020004b4b030_0 .net *"_ivl_68", 1 0, L_0000020004b6b750;  1 drivers
v0000020004b4cbb0_0 .net *"_ivl_70", 1 0, L_0000020004b6b7f0;  1 drivers
L_0000020004b70218 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000020004b4b670_0 .net/2u *"_ivl_8", 6 0, L_0000020004b70218;  1 drivers
v0000020004b4b490_0 .net "exception_flag", 0 0, L_0000020004b6d050;  alias, 1 drivers
v0000020004b4b530_0 .net "opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b4bb70_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
L_0000020004b6c510 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b70188;
L_0000020004b6c6f0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b70218;
L_0000020004b6d870 .cmp/eq 32, v0000020004b4b8f0_0, v0000020004b4c2f0_0;
L_0000020004b6cdd0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b70260;
L_0000020004b6ce70 .cmp/ne 32, v0000020004b4b8f0_0, v0000020004b4c2f0_0;
L_0000020004b6dcd0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b702a8;
L_0000020004b6cfb0 .cmp/gt.s 32, v0000020004b4c2f0_0, v0000020004b4b8f0_0;
L_0000020004b6d230 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b702f0;
L_0000020004b6da50 .cmp/ge.s 32, v0000020004b4b8f0_0, v0000020004b4c2f0_0;
L_0000020004b6d370 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b70338;
L_0000020004b6d410 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b70380;
L_0000020004b6b6b0 .cmp/eq 7, v0000020004b50fd0_0, L_0000020004b703c8;
L_0000020004b6b750 .functor MUXZ 2, L_0000020004b70458, L_0000020004b70410, L_0000020004bc77c0, C4<>;
L_0000020004b6b7f0 .functor MUXZ 2, L_0000020004b6b750, L_0000020004b701d0, L_0000020004b6c510, C4<>;
L_0000020004b6b890 .functor MUXZ 2, L_0000020004b6b7f0, L_0000020004b70140, L_0000020004b6d050, C4<>;
S_0000020004b49fa0 .scope module, "comp_mux_oper1" "MUX_4x1" 15 35, 11 1 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020004ac6b20 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020004b4cc50_0 .net "ina", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b4bc10_0 .net "inb", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b4c250_0 .net "inc", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b4c430_0 .net "ind", 31 0, L_0000020004b53fa0;  alias, 1 drivers
v0000020004b4b8f0_0 .var "out", 31 0;
v0000020004b4c6b0_0 .net "sel", 1 0, v0000020004b3c410_0;  alias, 1 drivers
E_0000020004ac6ea0/0 .event anyedge, v0000020004b3c410_0, v0000020004b39980_0, v0000020004b3a380_0, v0000020004b39de0_0;
E_0000020004ac6ea0/1 .event anyedge, v0000020004b45fa0_0;
E_0000020004ac6ea0 .event/or E_0000020004ac6ea0/0, E_0000020004ac6ea0/1;
S_0000020004b4a2c0 .scope module, "comp_mux_oper2" "MUX_4x1" 15 36, 11 1 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020004ac74a0 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020004b4af90_0 .net "ina", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b4b0d0_0 .net "inb", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b4bcb0_0 .net "inc", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b4bd50_0 .net "ind", 31 0, L_0000020004b540f0;  alias, 1 drivers
v0000020004b4c2f0_0 .var "out", 31 0;
v0000020004b4c750_0 .net "sel", 1 0, v0000020004b3caf0_0;  alias, 1 drivers
E_0000020004ac65a0/0 .event anyedge, v0000020004b3caf0_0, v0000020004b39980_0, v0000020004b3a380_0, v0000020004b39de0_0;
E_0000020004ac65a0/1 .event anyedge, v0000020004b460e0_0;
E_0000020004ac65a0 .event/or E_0000020004ac65a0/0, E_0000020004ac65a0/1;
S_0000020004b49c80 .scope module, "cu" "control_unit" 15 41, 18 2 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_0000020004b4ceb0 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b4cee8 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b4cf20 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b4cf58 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b4cf90 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b4cfc8 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b4d000 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b4d038 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b4d070 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b4d0a8 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b4d0e0 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b4d118 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b4d150 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b4d188 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b4d1c0 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b4d1f8 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b4d230 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b4d268 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b4d2a0 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b4d2d8 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b4d310 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b4d348 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b4d380 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b4d3b8 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b4d3f0 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b4c4d0_0 .var "memread", 0 0;
v0000020004b4b170_0 .var "memwrite", 0 0;
v0000020004b4c570_0 .net "opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
v0000020004b4c7f0_0 .var "regwrite", 0 0;
E_0000020004ac70a0 .event anyedge, v0000020004add420_0;
S_0000020004b49e10 .scope module, "immed_gen" "Immed_Gen_unit" 15 27, 19 2 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000020004b4d430 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b4d468 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b4d4a0 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b4d4d8 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b4d510 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b4d548 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b4d580 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b4d5b8 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b4d5f0 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b4d628 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b4d660 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b4d698 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b4d6d0 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b4d708 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b4d740 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b4d778 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b4d7b0 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b4d7e8 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b4d820 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b4d858 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b4d890 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b4d8c8 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b4d900 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b4d938 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b4d970 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b4c890_0 .var "Immed", 31 0;
v0000020004b4c9d0_0 .net "Inst", 31 0, v0000020004b51570_0;  alias, 1 drivers
v0000020004b4b210_0 .net "opcode", 6 0, v0000020004b50fd0_0;  alias, 1 drivers
E_0000020004ac6ce0 .event anyedge, v0000020004add420_0, v0000020004b45dc0_0;
S_0000020004b49af0 .scope module, "reg_file" "REG_FILE" 15 25, 20 2 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_0000020004ac6c20 .param/l "bit_width" 0 20 3, +C4<00000000000000000000000000100000>;
L_0000020004b53fa0 .functor BUFZ 32, L_0000020004b6d4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020004b540f0 .functor BUFZ 32, L_0000020004b6dc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020004b4fc70_0 .net *"_ivl_0", 31 0, L_0000020004b6d4b0;  1 drivers
v0000020004b4ff90_0 .net *"_ivl_10", 6 0, L_0000020004b6c3d0;  1 drivers
L_0000020004b70020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020004b4dbf0_0 .net *"_ivl_13", 1 0, L_0000020004b70020;  1 drivers
v0000020004b4e050_0 .net *"_ivl_2", 6 0, L_0000020004b6d9b0;  1 drivers
L_0000020004b6ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020004b4f590_0 .net *"_ivl_5", 1 0, L_0000020004b6ffd8;  1 drivers
v0000020004b4e190_0 .net *"_ivl_8", 31 0, L_0000020004b6dc30;  1 drivers
v0000020004b4e550_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b4f4f0_0 .var/i "i", 31 0;
v0000020004b4de70_0 .net "rd_data1", 31 0, L_0000020004b53fa0;  alias, 1 drivers
v0000020004b4f090_0 .net "rd_data2", 31 0, L_0000020004b540f0;  alias, 1 drivers
v0000020004b4fe50_0 .net "rd_reg1", 4 0, v0000020004b505d0_0;  alias, 1 drivers
v0000020004b4e7d0_0 .net "rd_reg2", 4 0, v0000020004b507b0_0;  alias, 1 drivers
v0000020004b4e870 .array "reg_file", 0 31, 31 0;
v0000020004b4f130_0 .net "reg_wr", 0 0, v0000020004b67e40_0;  alias, 1 drivers
v0000020004b4da10_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
v0000020004b4e910_0 .net "wr_data", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b4f1d0_0 .net "wr_reg", 4 0, v0000020004b68d40_0;  alias, 1 drivers
E_0000020004ac6d60 .event posedge, v0000020004b386c0_0, v0000020004b38760_0;
L_0000020004b6d4b0 .array/port v0000020004b4e870, L_0000020004b6d9b0;
L_0000020004b6d9b0 .concat [ 5 2 0 0], v0000020004b505d0_0, L_0000020004b6ffd8;
L_0000020004b6dc30 .array/port v0000020004b4e870, L_0000020004b6c3d0;
L_0000020004b6c3d0 .concat [ 5 2 0 0], v0000020004b507b0_0, L_0000020004b70020;
S_0000020004b4a450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 20 44, 20 44 0, S_0000020004b49af0;
 .timescale 0 0;
v0000020004b4dd30_0 .var/i "i", 31 0;
S_0000020004b4a5e0 .scope module, "target_addr_mux" "MUX_8x1" 15 30, 12 3 0, S_000002000498f870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020004ac6f60 .param/l "bit_with" 0 12 4, +C4<00000000000000000000000000100000>;
v0000020004b4ed70_0 .net "ina", 31 0, v0000020004b38c60_0;  alias, 1 drivers
v0000020004b4db50_0 .net "inb", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b4fdb0_0 .net "inc", 31 0, v0000020004b683e0_0;  alias, 1 drivers
v0000020004b4e2d0_0 .net "ind", 31 0, L_0000020004b53fa0;  alias, 1 drivers
v0000020004b4dc90_0 .net "ine", 31 0, v0000020004b50ad0_0;  alias, 1 drivers
L_0000020004b70068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b4e9b0_0 .net "inf", 31 0, L_0000020004b70068;  1 drivers
L_0000020004b700b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b4eff0_0 .net "ing", 31 0, L_0000020004b700b0;  1 drivers
L_0000020004b700f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020004b4fef0_0 .net "inh", 31 0, L_0000020004b700f8;  1 drivers
v0000020004b4e5f0_0 .var "out", 31 0;
v0000020004b50030_0 .net "sel", 2 0, v0000020004b46e00_0;  alias, 1 drivers
E_0000020004ac6e60/0 .event anyedge, v0000020004b46e00_0, v0000020004b39980_0, v0000020004b3a380_0, v0000020004b39de0_0;
E_0000020004ac6e60/1 .event anyedge, v0000020004b45fa0_0, v0000020004adcde0_0, v0000020004b4e9b0_0, v0000020004b4eff0_0;
E_0000020004ac6e60/2 .event anyedge, v0000020004b4fef0_0;
E_0000020004ac6e60 .event/or E_0000020004ac6e60/0, E_0000020004ac6e60/1, E_0000020004ac6e60/2;
S_0000020004b4a770 .scope module, "if_id_buffer" "IF_ID_buffer" 4 56, 21 1 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000020004b539d0 .param/l "add" 0 21 13, C4<0100000>;
P_0000020004b53a08 .param/l "addi" 0 21 13, C4<1001000>;
P_0000020004b53a40 .param/l "addu" 0 21 13, C4<0100001>;
P_0000020004b53a78 .param/l "and_" 0 21 13, C4<0100100>;
P_0000020004b53ab0 .param/l "andi" 0 21 13, C4<1001100>;
P_0000020004b53ae8 .param/l "beq" 0 21 14, C4<1000100>;
P_0000020004b53b20 .param/l "bge" 0 21 14, C4<1010001>;
P_0000020004b53b58 .param/l "blt" 0 21 14, C4<1010000>;
P_0000020004b53b90 .param/l "bne" 0 21 14, C4<1000101>;
P_0000020004b53bc8 .param/l "hlt_inst" 0 21 15, C4<1111111>;
P_0000020004b53c00 .param/l "j" 0 21 15, C4<1000010>;
P_0000020004b53c38 .param/l "jal" 0 21 15, C4<1000011>;
P_0000020004b53c70 .param/l "jr" 0 21 15, C4<0001000>;
P_0000020004b53ca8 .param/l "lw" 0 21 14, C4<1100011>;
P_0000020004b53ce0 .param/l "nor_" 0 21 14, C4<0100111>;
P_0000020004b53d18 .param/l "or_" 0 21 13, C4<0100101>;
P_0000020004b53d50 .param/l "ori" 0 21 13, C4<1001101>;
P_0000020004b53d88 .param/l "sll" 0 21 14, C4<0000000>;
P_0000020004b53dc0 .param/l "slt" 0 21 15, C4<0101010>;
P_0000020004b53df8 .param/l "srl" 0 21 14, C4<0000010>;
P_0000020004b53e30 .param/l "sub" 0 21 13, C4<0100010>;
P_0000020004b53e68 .param/l "subu" 0 21 13, C4<0100011>;
P_0000020004b53ea0 .param/l "sw" 0 21 14, C4<1101011>;
P_0000020004b53ed8 .param/l "xor_" 0 21 13, C4<0100110>;
P_0000020004b53f10 .param/l "xori" 0 21 14, C4<1001110>;
v0000020004b51570_0 .var "ID_INST", 31 0;
v0000020004b50ad0_0 .var "ID_PC", 31 0;
v0000020004b50fd0_0 .var "ID_opcode", 6 0;
v0000020004b51070_0 .var "ID_rd_ind", 4 0;
v0000020004b505d0_0 .var "ID_rs1_ind", 4 0;
v0000020004b507b0_0 .var "ID_rs2_ind", 4 0;
v0000020004b51250_0 .net "IF_FLUSH", 0 0, L_0000020004b70650;  alias, 1 drivers
v0000020004b508f0_0 .net "IF_INST", 31 0, L_0000020004b54e80;  alias, 1 drivers
v0000020004b50530_0 .net "IF_PC", 31 0, v0000020004b50f30_0;  alias, 1 drivers
v0000020004b51110_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b50e90_0 .net "if_id_Write", 0 0, v0000020004b469a0_0;  alias, 1 drivers
v0000020004b51390_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
S_0000020004b49960 .scope module, "if_stage" "IF_stage" 4 51, 22 1 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pfc";
    .port_info 1 /INPUT 2 "pc_src";
    .port_info 2 /INOUT 32 "inst_mem_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /INPUT 1 "rst";
P_0000020004ac6c60 .param/l "handler_addr" 0 22 2, C4<00000000000000000000000011111110>;
v0000020004b50350_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b50490_0 .net "inst", 31 0, L_0000020004b54e80;  alias, 1 drivers
v0000020004b68fc0_0 .net "inst_mem_in", 31 0, v0000020004b50f30_0;  alias, 1 drivers
v0000020004b67940_0 .net "pc_next", 31 0, L_0000020004b6db90;  1 drivers
v0000020004b68200_0 .net "pc_reg_in", 31 0, v0000020004b517f0_0;  1 drivers
v0000020004b67da0_0 .net "pc_src", 1 0, L_0000020004b6b890;  alias, 1 drivers
v0000020004b69740_0 .net "pc_write", 0 0, v0000020004b45640_0;  alias, 1 drivers
v0000020004b67800_0 .net "pfc", 31 0, L_0000020004b6c830;  alias, 1 drivers
v0000020004b66fe0_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
S_0000020004b555f0 .scope module, "inst_mem" "IM" 22 20, 23 1 0, S_0000020004b49960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020004ac6d20 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_0000020004b54e80 .functor BUFZ 32, L_0000020004b6c0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020004b51430_0 .net "Data_Out", 31 0, L_0000020004b54e80;  alias, 1 drivers
v0000020004b514d0 .array "InstMem", 0 255, 31 0;
v0000020004b502b0_0 .net *"_ivl_0", 31 0, L_0000020004b6c0b0;  1 drivers
v0000020004b50990_0 .net "addr", 31 0, v0000020004b50f30_0;  alias, 1 drivers
L_0000020004b6c0b0 .array/port v0000020004b514d0, v0000020004b50f30_0;
S_0000020004b55aa0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 22 22, 24 2 0, S_0000020004b49960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_0000020004ac6fe0 .param/l "bit_width" 0 24 3, +C4<00000000000000000000000000100000>;
L_0000020004b6ff90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020004b511b0_0 .net "Immed", 31 0, L_0000020004b6ff90;  1 drivers
v0000020004b50d50_0 .net "PC", 31 0, v0000020004b50f30_0;  alias, 1 drivers
v0000020004b50670_0 .net "targ_addr", 31 0, L_0000020004b6db90;  alias, 1 drivers
L_0000020004b6db90 .arith/sum 32, v0000020004b50f30_0, L_0000020004b6ff90;
S_0000020004b55dc0 .scope module, "pc_reg" "PC_register" 22 18, 25 2 0, S_0000020004b49960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000020004ac6820 .param/l "initialaddr" 0 25 11, +C4<11111111111111111111111111111111>;
v0000020004b50a30_0 .net "PC_Write", 0 0, v0000020004b45640_0;  alias, 1 drivers
v0000020004b50b70_0 .net "addr_in", 31 0, v0000020004b517f0_0;  alias, 1 drivers
v0000020004b50f30_0 .var "addr_out", 31 0;
v0000020004b50c10_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b51610_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
S_0000020004b56bd0 .scope module, "pc_src_mux" "MUX_4x1" 22 16, 11 1 0, S_0000020004b49960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020004ac7020 .param/l "bit_width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020004b512f0_0 .net "ina", 31 0, L_0000020004b6db90;  alias, 1 drivers
L_0000020004b6ff48 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020004b516b0_0 .net "inb", 31 0, L_0000020004b6ff48;  1 drivers
v0000020004b51750_0 .net "inc", 31 0, L_0000020004b6c830;  alias, 1 drivers
v0000020004b50210_0 .net "ind", 31 0, v0000020004b50f30_0;  alias, 1 drivers
v0000020004b517f0_0 .var "out", 31 0;
v0000020004b51890_0 .net "sel", 1 0, L_0000020004b6b890;  alias, 1 drivers
E_0000020004ac6860/0 .event anyedge, v0000020004b45b40_0, v0000020004b50670_0, v0000020004b516b0_0, v0000020004b4ec30_0;
E_0000020004ac6860/1 .event anyedge, v0000020004b50530_0;
E_0000020004ac6860 .event/or E_0000020004ac6860/0, E_0000020004ac6860/1;
S_0000020004b552d0 .scope module, "mem_stage" "MEM_stage" 4 93, 26 3 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v0000020004b68ca0_0 .net "addr", 31 0, v0000020004b39660_0;  alias, 1 drivers
v0000020004b679e0_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b68de0_0 .net "forwarded_data", 31 0, v0000020004b67bc0_0;  alias, 1 drivers
v0000020004b67b20_0 .net "mem_out", 31 0, L_0000020004bc82b0;  alias, 1 drivers
v0000020004b67620_0 .net "mem_read", 0 0, v0000020004b39160_0;  alias, 1 drivers
v0000020004b67120_0 .net "mem_write", 0 0, v0000020004b39b60_0;  alias, 1 drivers
v0000020004b68520_0 .net "reg_write", 0 0, v0000020004b3a1a0_0;  alias, 1 drivers
v0000020004b68f20_0 .net "wdata", 31 0, v0000020004b389e0_0;  alias, 1 drivers
S_0000020004b55c30 .scope module, "data_mem" "DM" 26 13, 27 1 0, S_0000020004b552d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_0000020004ac70e0 .param/l "bit_width" 0 27 3, +C4<00000000000000000000000000100000>;
L_0000020004bc82b0 .functor BUFZ 32, L_0000020004bd1240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020004b680c0_0 .net "Data_In", 31 0, v0000020004b389e0_0;  alias, 1 drivers
v0000020004b67440_0 .net "Data_Out", 31 0, L_0000020004bc82b0;  alias, 1 drivers
v0000020004b69560_0 .net "WR", 0 0, v0000020004b39b60_0;  alias, 1 drivers
v0000020004b69600_0 .net *"_ivl_0", 31 0, L_0000020004bd1240;  1 drivers
v0000020004b696a0_0 .net "addr", 31 0, v0000020004b39660_0;  alias, 1 drivers
v0000020004b67080_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b68b60 .array "data_mem", 0 255, 31 0;
E_0000020004ac68e0 .event posedge, v0000020004b38760_0;
L_0000020004bd1240 .array/port v0000020004b68b60, v0000020004b39660_0;
S_0000020004b55780 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 27 24, 27 24 0, S_0000020004b55c30;
 .timescale 0 0;
v0000020004b68660_0 .var/i "i", 31 0;
S_0000020004b55460 .scope module, "forward_mux" "MUX_2x1" 26 15, 28 1 0, S_0000020004b552d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000020004b69240_0 .net "ina", 31 0, v0000020004b39660_0;  alias, 1 drivers
v0000020004b676c0_0 .net "inb", 31 0, L_0000020004bc82b0;  alias, 1 drivers
v0000020004b67bc0_0 .var "out", 31 0;
v0000020004b68700_0 .net "sel", 0 0, v0000020004b39160_0;  alias, 1 drivers
E_0000020004ac7260 .event anyedge, v0000020004b39160_0, v0000020004b39660_0, v0000020004b67440_0;
S_0000020004b56a40 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 4 100, 29 2 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_0000020004b6af90 .param/l "add" 0 6 3, C4<0100000>;
P_0000020004b6afc8 .param/l "addi" 0 6 3, C4<1001000>;
P_0000020004b6b000 .param/l "addu" 0 6 3, C4<0100001>;
P_0000020004b6b038 .param/l "and_" 0 6 3, C4<0100100>;
P_0000020004b6b070 .param/l "andi" 0 6 3, C4<1001100>;
P_0000020004b6b0a8 .param/l "beq" 0 6 4, C4<1000100>;
P_0000020004b6b0e0 .param/l "bge" 0 6 4, C4<1010001>;
P_0000020004b6b118 .param/l "blt" 0 6 4, C4<1010000>;
P_0000020004b6b150 .param/l "bne" 0 6 4, C4<1000101>;
P_0000020004b6b188 .param/l "hlt_inst" 0 6 5, C4<1111111>;
P_0000020004b6b1c0 .param/l "j" 0 6 5, C4<1000010>;
P_0000020004b6b1f8 .param/l "jal" 0 6 5, C4<1000011>;
P_0000020004b6b230 .param/l "jr" 0 6 5, C4<0001000>;
P_0000020004b6b268 .param/l "lw" 0 6 4, C4<1100011>;
P_0000020004b6b2a0 .param/l "nor_" 0 6 4, C4<0100111>;
P_0000020004b6b2d8 .param/l "or_" 0 6 3, C4<0100101>;
P_0000020004b6b310 .param/l "ori" 0 6 3, C4<1001101>;
P_0000020004b6b348 .param/l "sll" 0 6 4, C4<0000000>;
P_0000020004b6b380 .param/l "slt" 0 6 5, C4<0101010>;
P_0000020004b6b3b8 .param/l "srl" 0 6 4, C4<0000010>;
P_0000020004b6b3f0 .param/l "sub" 0 6 3, C4<0100010>;
P_0000020004b6b428 .param/l "subu" 0 6 3, C4<0100011>;
P_0000020004b6b460 .param/l "sw" 0 6 4, C4<1101011>;
P_0000020004b6b498 .param/l "xor_" 0 6 3, C4<0100110>;
P_0000020004b6b4d0 .param/l "xori" 0 6 4, C4<1001110>;
v0000020004b671c0_0 .net "MEM_ALU_OUT", 31 0, v0000020004b39660_0;  alias, 1 drivers
v0000020004b67260_0 .net "MEM_Data_mem_out", 31 0, L_0000020004bc82b0;  alias, 1 drivers
v0000020004b69060_0 .net "MEM_FLUSH", 0 0, L_0000020004b54cc0;  alias, 1 drivers
v0000020004b687a0_0 .net "MEM_INST", 31 0, v0000020004b397a0_0;  alias, 1 drivers
v0000020004b68340_0 .net "MEM_PC", 31 0, v0000020004b38da0_0;  alias, 1 drivers
v0000020004b68840_0 .net "MEM_memread", 0 0, v0000020004b39160_0;  alias, 1 drivers
v0000020004b68e80_0 .net "MEM_memwrite", 0 0, v0000020004b39b60_0;  alias, 1 drivers
v0000020004b69380_0 .net "MEM_opcode", 6 0, v0000020004b388a0_0;  alias, 1 drivers
v0000020004b678a0_0 .net "MEM_rd_ind", 4 0, v0000020004b38940_0;  alias, 1 drivers
v0000020004b67300_0 .net "MEM_regwrite", 0 0, v0000020004b3a1a0_0;  alias, 1 drivers
v0000020004b68980_0 .net "MEM_rs1_ind", 4 0, v0000020004b39c00_0;  alias, 1 drivers
v0000020004b67a80_0 .net "MEM_rs2", 31 0, v0000020004b389e0_0;  alias, 1 drivers
v0000020004b67c60_0 .net "MEM_rs2_ind", 4 0, v0000020004b38e40_0;  alias, 1 drivers
v0000020004b69100_0 .var "WB_ALU_OUT", 31 0;
v0000020004b682a0_0 .var "WB_Data_mem_out", 31 0;
v0000020004b673a0_0 .var "WB_INST", 31 0;
v0000020004b674e0_0 .var "WB_PC", 31 0;
v0000020004b67580_0 .var "WB_memread", 0 0;
v0000020004b691a0_0 .var "WB_memwrite", 0 0;
v0000020004b67d00_0 .var "WB_opcode", 6 0;
v0000020004b68d40_0 .var "WB_rd_ind", 4 0;
v0000020004b67e40_0 .var "WB_regwrite", 0 0;
v0000020004b67ee0_0 .var "WB_rs1_ind", 4 0;
v0000020004b68a20_0 .var "WB_rs2", 31 0;
v0000020004b67760_0 .var "WB_rs2_ind", 4 0;
v0000020004b688e0_0 .net "clk", 0 0, L_0000020004b54240;  alias, 1 drivers
v0000020004b67f80_0 .var "hlt", 0 0;
v0000020004b68160_0 .net "rst", 0 0, v0000020004b6c470_0;  alias, 1 drivers
S_0000020004b560e0 .scope module, "wb_stage" "WB_stage" 4 105, 30 3 0, S_0000020004ae3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v0000020004b692e0_0 .net "alu_out", 31 0, v0000020004b69100_0;  alias, 1 drivers
v0000020004b68480_0 .net "mem_out", 31 0, v0000020004b682a0_0;  alias, 1 drivers
v0000020004b68ac0_0 .net "mem_read", 0 0, v0000020004b67580_0;  alias, 1 drivers
v0000020004b685c0_0 .net "wdata_to_reg_file", 31 0, v0000020004b683e0_0;  alias, 1 drivers
S_0000020004b568b0 .scope module, "wb_mux" "MUX_2x1" 30 13, 28 1 0, S_0000020004b560e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000020004b69420_0 .net "ina", 31 0, v0000020004b69100_0;  alias, 1 drivers
v0000020004b68020_0 .net "inb", 31 0, v0000020004b682a0_0;  alias, 1 drivers
v0000020004b683e0_0 .var "out", 31 0;
v0000020004b68c00_0 .net "sel", 0 0, v0000020004b67580_0;  alias, 1 drivers
E_0000020004ac7320 .event anyedge, v0000020004b67580_0, v0000020004b69100_0, v0000020004b682a0_0;
    .scope S_000002000493a380;
T_0 ;
    %wait E_0000020004ac6a20;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020004b3bf10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000020004b3bd30_0;
    %load/vec4 v0000020004b3c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020004b3bf10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000020004b3b5b0_0;
    %load/vec4 v0000020004b3c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020004b3bf10_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020004b3bf10_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020004b3acf0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000020004b3c4b0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020004b3acf0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v0000020004b3bd30_0;
    %load/vec4 v0000020004b3b0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020004b3acf0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.28, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v0000020004b3b5b0_0;
    %load/vec4 v0000020004b3b0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020004b3acf0_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020004b3acf0_0, 0;
T_0.26 ;
T_0.22 ;
T_0.20 ;
T_0.11 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.32, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.31, 9;
    %load/vec4 v0000020004b3bd30_0;
    %load/vec4 v0000020004b3b0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020004b462c0_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.36, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0000020004b3b5b0_0;
    %load/vec4 v0000020004b3b0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020004b462c0_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020004b462c0_0, 0;
T_0.34 ;
T_0.30 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002000493a380;
T_1 ;
    %wait E_0000020004ac72e0;
    %load/vec4 v0000020004b3b3d0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000020004b3b1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v0000020004b3b010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3b010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3bd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3b5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020004b3b3d0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b3b3d0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020004b46e00_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002000493a380;
T_2 ;
    %wait E_0000020004ac7160;
    %load/vec4 v0000020004b3b1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0000020004b3b010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3b010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020004b3c410_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3bd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020004b3c410_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0000020004b3b470_0;
    %load/vec4 v0000020004b3b5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020004b3c410_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020004b3c410_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v0000020004b3b1f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v0000020004b3b010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v0000020004b3b510_0;
    %load/vec4 v0000020004b3b010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020004b3caf0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020004b3be70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v0000020004b3bd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0000020004b3b510_0;
    %load/vec4 v0000020004b3bd30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020004b3caf0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000020004b467c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v0000020004b3b5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v0000020004b3b510_0;
    %load/vec4 v0000020004b3b5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020004b3caf0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020004b3caf0_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020004b56bd0;
T_3 ;
    %wait E_0000020004ac6860;
    %load/vec4 v0000020004b51890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000020004b512f0_0;
    %store/vec4 v0000020004b517f0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000020004b516b0_0;
    %store/vec4 v0000020004b517f0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000020004b51750_0;
    %store/vec4 v0000020004b517f0_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000020004b50210_0;
    %store/vec4 v0000020004b517f0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020004b55dc0;
T_4 ;
    %wait E_0000020004ac6d60;
    %load/vec4 v0000020004b51610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020004b50f30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020004b50a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000020004b50b70_0;
    %assign/vec4 v0000020004b50f30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020004b555f0;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 385220612, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 1123418114, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 201326632, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 134217770, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b514d0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000020004b4a770;
T_6 ;
    %wait E_0000020004ac5a20;
    %load/vec4 v0000020004b51390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020004b50fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b505d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b507b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b51070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020004b51570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020004b50ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020004b50e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020004b51250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000020004b508f0_0;
    %assign/vec4 v0000020004b51570_0, 0;
    %load/vec4 v0000020004b50530_0;
    %assign/vec4 v0000020004b50ad0_0, 0;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020004b50fd0_0, 0;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020004b507b0_0, 0;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000020004b51070_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020004b505d0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000020004b505d0_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020004b50fd0_0, 0;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000020004b505d0_0, 0;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020004b507b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000020004b51070_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000020004b508f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020004b51070_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020004b50fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b505d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b507b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020004b51070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020004b51570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020004b50ad0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020004b49af0;
T_7 ;
    %wait E_0000020004ac6d60;
    %load/vec4 v0000020004b4da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020004b4f4f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000020004b4f4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020004b4f4f0_0;
    %store/vec4a v0000020004b4e870, 4, 0;
    %load/vec4 v0000020004b4f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020004b4f4f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020004b4f1d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0000020004b4f130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000020004b4e910_0;
    %load/vec4 v0000020004b4f1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b4e870, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020004b4e870, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020004b49af0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 20 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_0000020004b4a450;
    %jmp t_0;
    .scope S_0000020004b4a450;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000020004b4dd30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020004b4dd30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000020004b4dd30_0;
    %load/vec4a v0000020004b4e870, 4;
    %ix/getv/s 4, v0000020004b4dd30_0;
    %load/vec4a v0000020004b4e870, 4;
    %vpi_call 20 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000020004b4dd30_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000020004b4dd30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000020004b4dd30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0000020004b49af0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0000020004b49e10;
T_9 ;
    %wait E_0000020004ac6ce0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020004b4c890_0, 0, 32;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020004b4c9d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020004b4c890_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020004b4b210_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020004b4c9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020004b4c890_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020004b4c9d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020004b4c890_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.19;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020004b4b210_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0000020004b4c9d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000020004b4c9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020004b4c890_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020004b4a5e0;
T_10 ;
    %wait E_0000020004ac6e60;
    %load/vec4 v0000020004b50030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0000020004b4ed70_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0000020004b4db50_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0000020004b4fdb0_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0000020004b4e2d0_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0000020004b4dc90_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0000020004b4e9b0_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0000020004b4eff0_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0000020004b4fef0_0;
    %store/vec4 v0000020004b4e5f0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020004b49fa0;
T_11 ;
    %wait E_0000020004ac6ea0;
    %load/vec4 v0000020004b4c6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000020004b4cc50_0;
    %store/vec4 v0000020004b4b8f0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000020004b4bc10_0;
    %store/vec4 v0000020004b4b8f0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000020004b4c250_0;
    %store/vec4 v0000020004b4b8f0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0000020004b4c430_0;
    %store/vec4 v0000020004b4b8f0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020004b4a2c0;
T_12 ;
    %wait E_0000020004ac65a0;
    %load/vec4 v0000020004b4c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0000020004b4af90_0;
    %store/vec4 v0000020004b4c2f0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000020004b4b0d0_0;
    %store/vec4 v0000020004b4c2f0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000020004b4bcb0_0;
    %store/vec4 v0000020004b4c2f0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000020004b4bd50_0;
    %store/vec4 v0000020004b4c2f0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020004b49c80;
T_13 ;
    %wait E_0000020004ac70a0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000020004b4b170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b4c4d0_0, 0;
    %assign/vec4 v0000020004b4c7f0_0, 0;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_13.7, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_13.7;
    %jmp/1 T_13.6, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_13.6;
    %jmp/1 T_13.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_13.5;
    %jmp/1 T_13.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 9;
T_13.4;
    %jmp/1 T_13.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 9;
T_13.3;
    %flag_get/vec4 4;
    %jmp/1 T_13.2, 4;
    %load/vec4 v0000020004b4c570_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b4c7f0_0, 0;
T_13.0 ;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b4c4d0_0, 0;
T_13.8 ;
    %load/vec4 v0000020004b4c570_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b4b170_0, 0;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020004923cd0;
T_14 ;
    %wait E_0000020004ac71e0;
    %load/vec4 v0000020004b45820_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.4, 11;
    %load/vec4 v0000020004b46a40_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_14.8, 4;
    %flag_mov 11, 4;
    %load/vec4 v0000020004b46a40_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 11;
T_14.8;
    %jmp/1 T_14.7, 4;
    %flag_mov 11, 4;
    %load/vec4 v0000020004b46a40_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 11;
T_14.7;
    %jmp/1 T_14.6, 4;
    %flag_mov 11, 4;
    %load/vec4 v0000020004b46a40_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 11;
T_14.6;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v0000020004b46a40_0;
    %pushi/vec4 8, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v0000020004b46900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0000020004b46b80_0;
    %load/vec4 v0000020004b46900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.9, 4;
    %load/vec4 v0000020004b45d20_0;
    %load/vec4 v0000020004b46900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.9;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020004b45640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020004b469a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b46860_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b45640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b469a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020004b46860_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002000493a510;
T_15 ;
    %wait E_0000020004ac5a20;
    %load/vec4 v0000020004b465e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v0000020004b45c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b46cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b456e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b47120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46680_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b46220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b453c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b46ae0_0, 0;
    %assign/vec4 v0000020004b46540_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020004b471c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000020004b46360_0;
    %assign/vec4 v0000020004b46540_0, 0;
    %load/vec4 v0000020004b45460_0;
    %assign/vec4 v0000020004b46ae0_0, 0;
    %load/vec4 v0000020004b46400_0;
    %assign/vec4 v0000020004b453c0_0, 0;
    %load/vec4 v0000020004b45e60_0;
    %assign/vec4 v0000020004b46220_0, 0;
    %load/vec4 v0000020004b455a0_0;
    %assign/vec4 v0000020004b46680_0, 0;
    %load/vec4 v0000020004b45dc0_0;
    %assign/vec4 v0000020004b46180_0, 0;
    %load/vec4 v0000020004b47260_0;
    %assign/vec4 v0000020004b46040_0, 0;
    %load/vec4 v0000020004b45fa0_0;
    %assign/vec4 v0000020004b46720_0, 0;
    %load/vec4 v0000020004b460e0_0;
    %assign/vec4 v0000020004b47120_0, 0;
    %load/vec4 v0000020004b46f40_0;
    %assign/vec4 v0000020004b456e0_0, 0;
    %load/vec4 v0000020004b464a0_0;
    %assign/vec4 v0000020004b46cc0_0, 0;
    %load/vec4 v0000020004b45f00_0;
    %assign/vec4 v0000020004b45c80_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v0000020004b45c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b46cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b456e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b47120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46720_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b46680_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b46220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b453c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b46ae0_0, 0;
    %assign/vec4 v0000020004b46540_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002000496b8b0;
T_16 ;
    %wait E_0000020004ac6f20;
    %load/vec4 v0000020004b3a100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0000020004b39ca0_0;
    %store/vec4 v0000020004b3a060_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0000020004b3a380_0;
    %store/vec4 v0000020004b3a060_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0000020004b39de0_0;
    %store/vec4 v0000020004b3a060_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0000020004b39200_0;
    %store/vec4 v0000020004b3a060_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002000496ba40;
T_17 ;
    %wait E_0000020004ac7060;
    %load/vec4 v0000020004b3b650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v0000020004b3a240_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v0000020004b3a2e0_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0000020004b3a4c0_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0000020004b3a560_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0000020004b3bc90_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0000020004b3af70_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v0000020004b3b330_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0000020004b3c730_0;
    %store/vec4 v0000020004b3ac50_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002000496ddc0;
T_18 ;
    %wait E_0000020004ac69a0;
    %load/vec4 v0000020004b39d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0000020004b38ee0_0;
    %pad/u 33;
    %load/vec4 v0000020004b3a420_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0000020004b3a420_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %load/vec4 v0000020004b38a80_0;
    %load/vec4 v0000020004b3a420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020004b38ee0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000020004b3a420_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000020004b3a420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %load/vec4 v0000020004b38ee0_0;
    %ix/getv 4, v0000020004b3a420_0;
    %shiftl 4;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0000020004b3a420_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %load/vec4 v0000020004b38a80_0;
    %load/vec4 v0000020004b3a420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020004b38ee0_0;
    %load/vec4 v0000020004b3a420_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000020004b3a420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %load/vec4 v0000020004b38ee0_0;
    %ix/getv 4, v0000020004b3a420_0;
    %shiftr 4;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020004b38a80_0, 0, 1;
    %load/vec4 v0000020004b38ee0_0;
    %load/vec4 v0000020004b3a420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.15, 8;
T_18.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.15, 8;
 ; End of false expr.
    %blend;
T_18.15;
    %store/vec4 v0000020004b38c60_0, 0, 32;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002000496df50;
T_19 ;
    %wait E_0000020004ac7120;
    %load/vec4 v0000020004b392a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %jmp T_19.24;
T_19.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020004b390c0_0, 0;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020004b3cc10;
T_20 ;
    %wait E_0000020004ac6920;
    %load/vec4 v0000020004b3c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0000020004b3b290_0;
    %store/vec4 v0000020004b3b8d0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0000020004b3ae30_0;
    %store/vec4 v0000020004b3b8d0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0000020004b3c190_0;
    %store/vec4 v0000020004b3b8d0_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0000020004b3b6f0_0;
    %store/vec4 v0000020004b3b8d0_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002000493b1a0;
T_21 ;
    %wait E_0000020004ac5a20;
    %load/vec4 v0000020004b38bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000020004b3a1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b39b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b39160_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000020004b388a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b38940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b38e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b39c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b389e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b397a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b38da0_0, 0;
    %assign/vec4 v0000020004b39660_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020004b38f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000020004b39980_0;
    %assign/vec4 v0000020004b39660_0, 0;
    %load/vec4 v0000020004b39520_0;
    %assign/vec4 v0000020004b389e0_0, 0;
    %load/vec4 v0000020004b39a20_0;
    %assign/vec4 v0000020004b39c00_0, 0;
    %load/vec4 v0000020004b393e0_0;
    %assign/vec4 v0000020004b38e40_0, 0;
    %load/vec4 v0000020004b398e0_0;
    %assign/vec4 v0000020004b38940_0, 0;
    %load/vec4 v0000020004b39e80_0;
    %assign/vec4 v0000020004b388a0_0, 0;
    %load/vec4 v0000020004b38800_0;
    %assign/vec4 v0000020004b39160_0, 0;
    %load/vec4 v0000020004b39700_0;
    %assign/vec4 v0000020004b39b60_0, 0;
    %load/vec4 v0000020004b39020_0;
    %assign/vec4 v0000020004b3a1a0_0, 0;
    %load/vec4 v0000020004b39f20_0;
    %assign/vec4 v0000020004b38da0_0, 0;
    %load/vec4 v0000020004b39fc0_0;
    %assign/vec4 v0000020004b397a0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000020004b3a1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b39b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b39160_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000020004b388a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b38940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b38e40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b39c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b389e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b397a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b38da0_0, 0;
    %assign/vec4 v0000020004b39660_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020004b55c30;
T_22 ;
    %wait E_0000020004ac68e0;
    %load/vec4 v0000020004b69560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000020004b680c0_0;
    %ix/getv 4, v0000020004b696a0_0;
    %store/vec4a v0000020004b68b60, 4, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020004b55c30;
T_23 ;
    %delay 20004, 0;
    %vpi_call 27 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_0000020004b55780;
    %jmp t_2;
    .scope S_0000020004b55780;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000020004b68660_0, 0, 32;
T_23.0 ;
    %load/vec4 v0000020004b68660_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %ix/getv/s 4, v0000020004b68660_0;
    %load/vec4a v0000020004b68b60, 4;
    %vpi_call 27 25 "$display", "addr = %d , Mem[addr] = %d", v0000020004b68660_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020004b68660_0;
    %subi 1, 0, 32;
    %store/vec4 v0000020004b68660_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0000020004b55c30;
t_2 %join;
    %end;
    .thread T_23;
    .scope S_0000020004b55460;
T_24 ;
    %wait E_0000020004ac7260;
    %load/vec4 v0000020004b68700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0000020004b69240_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0000020004b676c0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0000020004b67bc0_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000020004b56a40;
T_25 ;
    %wait E_0000020004ac5a20;
    %load/vec4 v0000020004b68160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000020004b67f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b67e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b691a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b67580_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000020004b67d00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b68d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b67760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b67ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b682a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b68a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b673a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b674e0_0, 0;
    %assign/vec4 v0000020004b69100_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000020004b69060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000020004b671c0_0;
    %assign/vec4 v0000020004b69100_0, 0;
    %load/vec4 v0000020004b67a80_0;
    %assign/vec4 v0000020004b68a20_0, 0;
    %load/vec4 v0000020004b67260_0;
    %assign/vec4 v0000020004b682a0_0, 0;
    %load/vec4 v0000020004b68980_0;
    %assign/vec4 v0000020004b67ee0_0, 0;
    %load/vec4 v0000020004b67c60_0;
    %assign/vec4 v0000020004b67760_0, 0;
    %load/vec4 v0000020004b678a0_0;
    %assign/vec4 v0000020004b68d40_0, 0;
    %load/vec4 v0000020004b69380_0;
    %assign/vec4 v0000020004b67d00_0, 0;
    %load/vec4 v0000020004b68840_0;
    %assign/vec4 v0000020004b67580_0, 0;
    %load/vec4 v0000020004b68e80_0;
    %assign/vec4 v0000020004b691a0_0, 0;
    %load/vec4 v0000020004b67300_0;
    %assign/vec4 v0000020004b67e40_0, 0;
    %load/vec4 v0000020004b68340_0;
    %assign/vec4 v0000020004b674e0_0, 0;
    %load/vec4 v0000020004b687a0_0;
    %assign/vec4 v0000020004b673a0_0, 0;
    %load/vec4 v0000020004b69380_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v0000020004b67f80_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000020004b67f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b67e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b691a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020004b67580_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000020004b67d00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b68d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b67760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020004b67ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b682a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b68a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b673a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020004b674e0_0, 0;
    %assign/vec4 v0000020004b69100_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000020004b568b0;
T_26 ;
    %wait E_0000020004ac7320;
    %load/vec4 v0000020004b68c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0000020004b69420_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000020004b68020_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000020004b683e0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000020004ae3a20;
T_27 ;
    %wait E_0000020004ac6d60;
    %load/vec4 v0000020004b6e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020004b6f170_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000020004b6f170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020004b6f170_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000020004ae3890;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020004b6c470_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0000020004ae3890;
T_29 ;
    %delay 1, 0;
    %load/vec4 v0000020004b6c5b0_0;
    %inv;
    %assign/vec4 v0000020004b6c5b0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000020004ae3890;
T_30 ;
    %vpi_call 3 44 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 3 45 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020004b6c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020004b6c470_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020004b6c470_0, 0, 1;
    %vpi_call 3 51 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %delay 1, 0;
    %load/vec4 v0000020004b6bbb0_0;
    %addi 1, 0, 32;
    %vpi_call 3 53 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 3 55 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "./Branch_flag_Gen.v";
    "./PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./StallDetectionUnit.v";
    "./comparator.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
