verilog xil_defaultlib --include "../../../../CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/ec67/hdl" --include "../../../../CNN_HW.srcs/sources_1/bd/CNN_design/ipshared/70cf/hdl" --include "../../../../CNN_HW.srcs/sources_1/bd/CNN_design/ip/CNN_design_processing_system7_0_0" \
"../../../bd/CNN_design/ip/CNN_design_processing_system7_0_0/sim/CNN_design_processing_system7_0_0.v" \
"../../../bd/CNN_design/ip/CNN_design_axi_lite_0_0/sim/CNN_design_axi_lite_0_0.v" \
"../../../bd/CNN_design/ip/CNN_design_xbar_0/sim/CNN_design_xbar_0.v" \
"../../../bd/CNN_design/ip/CNN_design_auto_pc_0/sim/CNN_design_auto_pc_0.v" \
"../../../bd/CNN_design/sim/CNN_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
