m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Projects/Verilog_Lab/part_4/ex20/simulation/modelsim
vcounter_13
Z1 !s110 1482462241
!i10b 1
!s100 NRF4SZ7;Vzz=GjcK^;VBn2
IQiQLRWj>4T66JOe[<IML?2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1482362725
8D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v
FD:/Projects/Verilog_Lab/part_4/ex20/counter_13.v
L0 2
Z4 OV;L;10.4d;61
r1
!s85 0
31
Z5 !s108 1482462241.000000
!s107 D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Projects/Verilog_Lab/part_4/ex20|D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20
vpulse_gen
R1
!i10b 1
!s100 1o72SAJHCS3dB>6cgD[>51
IUVWCU6e[mR]ic>AV1[gd=2
R2
R0
R3
8D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v
FD:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v
L0 9
R4
r1
!s85 0
31
R5
!s107 D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Projects/Verilog_Lab/part_4/ex20|D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v|
!i113 1
R6
R7
vram_2ports_wr
R1
!i10b 1
!s100 =OFS_dm4AXkAH_[g78OBg3
I_E8ReXJ2_[7:hQ[Cn0XD83
R2
R0
w1482383280
8D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v
FD:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v
L0 40
R4
r1
!s85 0
31
R5
!s107 D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Projects/Verilog_Lab/part_4/ex20|D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v|
!i113 1
R6
R7
vvc_ccu
R1
!i10b 1
!s100 nzYXJbW^RD`2RF;`]VfZN3
I5o;=`43[XHX@9c_^j]dDU1
R2
R0
w1482461964
8D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v
FD:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Projects/Verilog_Lab/part_4/ex20|D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v|
!i113 1
R6
R7
vvc_main
R1
!i10b 1
!s100 JzAT@Lh<OlCd^XU0=USdO3
I_8DC;QidX0S[mO:@0M6S]1
R2
R0
w1482460856
8D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v
FD:/Projects/Verilog_Lab/part_4/ex20/vc_main.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Projects/Verilog_Lab/part_4/ex20|D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v|
!i113 1
R6
R7
