# -*- coding: utf-8 -*-
########################################################################################################################
#
# Copyright (c) 2014, Regents of the University of California
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without modification, are permitted provided that the
# following conditions are met:
#
# 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following
#   disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
#    following disclaimer in the documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
# WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
########################################################################################################################

"""This module defines SerdesRXBase, the base class of all analog high speed link templates.
"""

from __future__ import (absolute_import, division,
                        print_function, unicode_literals)
# noinspection PyUnresolvedReferences,PyCompatibility
from builtins import *
from future.utils import with_metaclass

import abc
from typing import Dict, Any, List, Optional, Tuple, Union

from bag.layout.core import TechInfo
from bag.layout.routing import WireArray

from ..analog_core import AnalogBase

wtype = Union[float, int]


# noinspection PyAbstractClass
class SerdesRXBase(with_metaclass(abc.ABCMeta, AnalogBase)):
    """Subclass of AmplifierBase that draws serdes circuits.

    To use this class, :py:method:`draw_rows` must be the first function called,
    which will call :py:method:`draw_base` for you with the right arguments.

    Parameters
    ----------
    temp_db : :class:`bag.layout.template.TemplateDB`
            the template database.
    lib_name : str
        the layout library name.
    params : dict[str, any]
        the parameter values.
    used_names : set[str]
        a set of already used cell names.
    **kwargs
        optional parameters.  See documentation of
        :class:`bag.layout.template.TemplateBase` for details.
    """

    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):
        super(SerdesRXBase, self).__init__(temp_db, lib_name, params, used_names, **kwargs)
        self._nrow_idx = None

    @classmethod
    def get_gm_info(cls, tech_info, fg_params):
        # type: (TechInfo, Dict[str, int]) -> Dict[str, Any]
        """Return Gm layout information dictionary.

        Parameters
        ----------
        tech_info : TechInfo
            the TechInfo object.
        fg_params : Dict[str, int]
            a dictionary containing number of fingers per transistor type.
            Possible entries are:

            but :
                number of fingers of butterfly transistor.
            casc :
                number of fingers of cascode transistor.
            in :
                nummber of fingers of input transistor.
            sw :
                number of fingers of tail switch transistor.
            en :
                number of fingers of enable transistor.
            tail :
                number of fingers of tail bias transistor.
            sep :
                number of fingers used as separation between P and N side.
            min :
                minimum number of fingers for this circuit.

        Returns
        -------
        info : Dict[str, Any]
            the Gm stage layout information dictionary.
        """
        fg_sep = max(fg_params.get('sep', 0), cls.get_min_fg_sep(tech_info))
        fg_min = fg_params.get('min', 0)
        fg_max = max((fg for key, fg in fg_params.items() if key != 'sep' and key != 'min'))
        fg_tot = fg_max * 2 + fg_sep

        if fg_tot < fg_min:
            # add dummies to get to fg_min
            # TODO: figure out when to even/not even
            if (fg_min - fg_tot) % 4 != 0:
                # this code makes sure number of dummies is always even
                fg_min = fg_min + 4 - ((fg_min - fg_tot) % 4)
            nduml = ndumr = (fg_min - fg_tot) // 2
            fg_tot = fg_min
        else:
            nduml = ndumr = 0

        # determine output source/drain type.
        fg_but = fg_params.get('but', 0)
        if (fg_but // 2) % 2 == 1:
            out_type = 's'
        else:
            out_type = 'd'

        results = dict(
            fg_tot=fg_tot,
            fg_max=fg_max,
            fg_sep=fg_sep,
            nduml=nduml,
            ndumr=ndumr,
            out_type=out_type,
        )

        # calculate column offsets.
        col_offsets = {}
        for name in ('but', 'casc', 'in', 'sw', 'en', 'tail'):
            fg = fg_params.get(name, 0)
            if fg > 0:
                col_offsets[name] = (fg_max - fg) + nduml

        results['col_offsets'] = col_offsets

        return results

    @classmethod
    def get_diffamp_info(cls, tech_info, fg_params):
        # type: (TechInfo, Dict[str, int]) -> Dict[str, Any]
        """Return DiffAmp layout information dictionary.

        Parameters
        ----------
        tech_info : TechInfo
            the TechInfo object.
        fg_params : Dict[str, int]
            a dictionary containing number of fingers per transistor type.
            Possible entries are:

            load :
                number of fingers of load transistor.
            but :
                number of fingers of butterfly transistor.
            casc :
                number of fingers of cascode transistor.
            in :
                nummber of fingers of input transistor.
            sw :
                number of fingers of tail switch transistor.
            en :
                number of fingers of enable transistor.
            tail :
                number of fingers of tail bias transistor.
            sep :
                number of fingers used as separation between P and N side.
            min :
                minimum number of fingers for this circuit.

        Returns
        -------
        info : Dict[str, Any]
            the DiffAmp stage layout information dictionary.
        """
        fg_sep = max(fg_params.get('sep', 0), cls.get_min_fg_sep(tech_info))
        fg_min = fg_params.get('min', 0)
        fg_load = fg_params['load']
        fg_load_tot = 2 * fg_load + fg_sep
        # this guarantees fg_gm_tot >= fg_load_tot
        fg_min = max(fg_min, fg_load_tot)
        gm_fg_params = fg_params.copy()
        gm_fg_params['min'] = fg_min
        gm_info = cls.get_gm_info(tech_info, fg_params)
        fg_gm_tot = gm_info['fg_tot']
        nduml_load = (fg_gm_tot - fg_load_tot) // 2
        ndumr_load = fg_gm_tot - fg_load_tot - nduml_load

        results = dict(
            fg_tot=fg_gm_tot,
            fg_sep=fg_sep,
            fg_min=fg_min,
            nduml_load=nduml_load,
            ndumr_load=ndumr_load,
            out_type=gm_info['out_type'],
        )

        return results

    @classmethod
    def get_summer_info(cls, tech_info, fg_load, gm_fg_list, gm_sep_list=None):
        # type: (TechInfo, int, List[Dict[str, int]], Optional[List[int]]) -> Dict[str, Any]
        """Return GmSummer layout information dictionary.

        Parameters
        ----------
        tech_info : TechInfo
            the TechInfo object.
        fg_load : int
            number of pmos load fingers (single-sided).
        gm_fg_list : List[Dict[str, int]]
            list of Gm parameter dictionaries.
        gm_sep_list : Optional[List[int]]
            list of number of separator fingers between Gm stages.
            Defaults to minimum.

        Returns
        -------
        info : Dict[str, Any]
            the GmSummer stage layout information dictionary.
        """
        min_fg_sep = cls.get_min_fg_sep(tech_info)
        if gm_sep_list is None:
            gm_sep_list = [min_fg_sep] * (len(gm_fg_list) - 1)
        else:
            # error checking
            if len(gm_sep_list) != len(gm_fg_list) - 1:
                raise ValueError('gm_sep_list length mismatch')
            gm_sep_list = [max(min_fg_sep, val) for val in gm_sep_list]
        # append dummy value so we can use zip later.
        gm_sep_list.append(0)

        gm_fg_max_list = []
        gm_fg_cum_list = []
        gm_fg_tot = 0
        for gm_fg_dict in gm_fg_list:
            gm_info = cls.get_gm_info(tech_info, gm_fg_dict)
            cur_fg_max = (gm_info['fg_tot'] - gm_info['fg_sep']) // 2
            gm_fg_max_list.append(cur_fg_max)
            gm_fg_tot += cur_fg_max
            gm_fg_cum_list.append(cur_fg_max)

        # distrbute load across gm stages to minimize horizontal current.
        fg_load_list = []
        last_fg = 0
        for fg_cum in gm_fg_cum_list:
            cur_fg = fg_cum * fg_load / gm_fg_tot
            # round to even
            cur_fg = int(round(cur_fg / 2)) * 2
            fg_load_list.append(cur_fg - last_fg)
            last_fg = cur_fg

        # get each diffamp info and calculate total number of fingers.
        fg_tot = 0
        amp_info_list = []
        gm_offsets = []
        for gm_fg_dict, fg_load, fg_sep_gm in zip(gm_fg_list, fg_load_list, gm_sep_list):
            gm_offsets.append(fg_tot)
            amp_fg_dict = gm_fg_dict.copy()
            amp_fg_dict['load'] = fg_load
            amp_info = cls.get_diffamp_info(tech_info, amp_fg_dict)
            fg_tot += amp_info['fg_tot'] + fg_sep_gm
            amp_info_list.append(amp_info)

        results = dict(
            fg_tot=fg_tot,
            gm_sep_list=gm_sep_list,
            gm_offsets=gm_offsets,
            fg_load_list=fg_load_list,
            amp_info_list=amp_info_list,
        )
        return results

    def draw_gm(self,  # type: SerdesRXBase
                col_idx,  # type: int
                fg_params,  # type: Dict[str, int]
                hm_width=1,  # type: int
                hm_cur_width=-1,  # type: int
                diff_space=1,  # type: int
                gate_locs=None  # type: Optional[Dict[str, int]]
                ):
        # type: (...) -> Tuple[int, Dict[str, List[WireArray]]]
        """Draw a differential gm stage.

        a separator is used to separate the positive half and the negative half of the gm stage.
        For tail/switch/enable devices, the g/d/s of both halves are shorted together.

        Parameters
        ----------
        col_idx : int
            the left-most transistor index.  0 is the left-most transistor.
        fg_params : Dict[str, int]
            a dictionary containing number of fingers per transistor type.
            Possible entries are:

            but :
                number of fingers of butterfly transistor.
            casc :
                number of fingers of cascode transistor.
            in :
                nummber of fingers of input transistor.
            sw :
                number of fingers of tail switch transistor.
            en :
                number of fingers of enable transistor.
            tail :
                number of fingers of tail bias transistor.
            sep :
                number of fingers used as separation between P and N side.
            min :
                minimum number of fingers for this circuit.
        hm_width : int
            width of horizontal tracks.
        hm_cur_width : int
            width of horizontal current-carrying tracks.  If negative, defaults to hm_width.
        diff_space : int
            number of tracks to reserve as space between differential wires.
        gate_locs : Optional[Dict[str, int]]
            dictionary from gate names to relative track index.  If None uses default.

        Returns
        -------
        fg_gm : int
            width of Gm stage in number of fingers.
        port_dict : Dict[str, List[WireArray]]
            a dictionary from connection name to WireArrays.  Outputs are on vertical layer,
            and rests are on the horizontal layer above that.
        """
        fg_in = fg_params['in']
        fg_tail = fg_params['tail']
        fg_but = fg_params.get('but', 0)
        fg_casc = fg_params.get('casc', 0)
        fg_sw = fg_params.get('sw', 0)
        fg_en = fg_params.get('en', 0)
        # error checking
        if fg_in <= 0 or fg_tail <= 0:
            raise ValueError('tail/input number of fingers must be positive.')
        if fg_but > 0:
            # override fg_casc
            fg_casc = 0
            if fg_but % 2 == 1:
                raise ValueError('fg_but must be even.')

        for name in ('but', 'casc', 'en', 'sw'):
            fg = fg_params.get(name, 0)
            if fg > 0 and name not in self._nrow_idx:
                raise ValueError('nmos %s row is not drawn.' % name)

        if hm_cur_width < 0:
            hm_cur_width = hm_width

        gate_locs = gate_locs or {}

        # find number of fingers per row
        gm_info = self.get_gm_info(self.grid.tech_info, fg_params)
        out_type = gm_info['out_type']
        fg_sep = gm_info['fg_sep']
        fg_gm_tot = gm_info['fg_tot']

        # figure out source/drain directions and intermediate connections
        # load always drain down.
        sd_dir = {}
        conn = {}
        track = {}
        # butterfly, cascode and input
        if fg_but > 0:
            if out_type == 's':
                # for diff mode, 'drain' direction always mean output direction, so
                # it always goes up.
                sd_dir['but'] = (0, 2)
                # output on source wire
                sd_dir['in'] = (0, 2)
                btail_type = 'd'
            else:
                sd_dir['but'] = (0, 2)
                sd_dir['in'] = (2, 0)
                btail_type = 's'
            conn['butp'] = [('butp', 's'), ('inp', btail_type)]
            conn['butn'] = [('butn', 's'), ('inn', btail_type)]
            track['butp'] = ('nch', self._nrow_idx['but'], 'ds', (hm_cur_width - 1) / 2)
            track['butn'] = ('nch', self._nrow_idx['but'], 'ds', (hm_cur_width - 1) / 2)

            itail_type = 'd' if btail_type == 's' else 's'
            conn['tail'] = [('inp', itail_type), ('inn', itail_type)]
        elif fg_casc > 0:
            # if cascode, flip input source/drain
            sd_dir['casc'] = (0, 2)
            sd_dir['in'] = (2, 0)
            conn['midp'] = [('cascp', 's'), ('inp', 's')]
            conn['midn'] = [('cascn', 's'), ('inn', 's')]
            track['midp'] = ('nch', self._nrow_idx['casc'], 'ds', (hm_cur_width - 1) / 2)
            track['midn'] = ('nch', self._nrow_idx['casc'], 'ds', (hm_cur_width - 1) / 2)

            conn['tail'] = [('inp', 'd'), ('inn', 'd')]
            casc_ntr = self.get_num_tracks('nch', self._nrow_idx['casc'], 'g')
            conn['bias_casc'] = [('cascp', 'g'), ('cascn', 'g')]
            track['bias_casc'] = ('nch', self._nrow_idx['casc'], 'g',
                                  gate_locs.get('bias_casc', casc_ntr - (hm_width + 1) / 2))
        else:
            sd_dir['in'] = (0, 2)
            conn['tail'] = [('inp', 's'), ('inn', 's')]

        # switch
        if fg_sw > 0:
            inst_g = [('swp', 'g'), ('swn', 'g')]
            inst_d = [('swp', 'd'), ('swn', 'd')]
            inst_s = [('swp', 's'), ('swn', 's')]

            # switch follows input direction
            conn['sw'] = inst_g
            if sd_dir['in'][0] == 0:
                sd_dir['sw'] = (0, 1)
                conn['vddt'] = inst_d
                conn['tail'].extend(inst_s)
            else:
                sd_dir['sw'] = (1, 0)
                conn['vddt'] = inst_s
                conn['tail'].extend(inst_d)

            track['vddt'] = ('nch', self._nrow_idx['sw'], 'ds', (hm_cur_width - 1) / 2)
            track['sw'] = ('nch', self._nrow_idx['sw'], 'g', gate_locs.get('sw', (hm_width - 1) / 2))

        # enable
        if fg_en > 0:
            inst_g = [('enp', 'g'), ('enn', 'g')]
            inst_d = [('enp', 'd'), ('enn', 'd')]
            inst_s = [('enp', 's'), ('enn', 's')]

            # enable is opposite of input direction
            conn['enable'] = inst_g
            if sd_dir['in'][0] == 0:
                sd_dir['en'] = (2, 0)
                conn['tail'].extend(inst_s)
                conn['foot'] = inst_d
            else:
                sd_dir['en'] = (0, 2)
                conn['tail'].extend(inst_d)
                conn['foot'] = inst_s

            track['enable'] = ('nch', self._nrow_idx['en'], 'g', gate_locs.get('enable', (hm_width - 1) / 2))
            track['tail'] = ('nch', self._nrow_idx['en'], 'ds', (hm_cur_width - 1) / 2)

        # tail
        if 'foot' in conn:
            # enable exists.  direction opposite of enable
            key = 'foot'
            comp = 'en'
        else:
            # direction opposite of in.
            key = 'tail'
            comp = 'in'

        inst_g = [('tailp', 'g'), ('tailn', 'g')]
        inst_d = [('tailp', 'd'), ('tailn', 'd')]
        inst_s = [('tailp', 's'), ('tailn', 's')]

        conn['bias_tail'] = inst_g
        if sd_dir[comp][0] == 0:
            sd_dir['tail'] = (2, 0)
            conn[key].extend(inst_s)
            conn['VSS'] = inst_d
        else:
            sd_dir['tail'] = (0, 2)
            conn[key].extend(inst_d)
            conn['VSS'] = inst_s

        track['bias_tail'] = ('nch', self._nrow_idx['tail'], 'g', gate_locs.get('bias_tail', (hm_width - 1) / 2))
        track[key] = ('nch', self._nrow_idx['tail'], 'ds', (hm_cur_width - 1) / 2)

        # create mos connections
        mos_dict = {}
        col_offsets = gm_info['col_offsets']
        for name, fg in zip(('but', 'casc', 'in', 'sw', 'en', 'tail'),
                            (fg_but, fg_casc, fg_in, fg_sw, fg_en, fg_tail)):
            if fg > 0:
                col_start = col_idx + col_offsets[name]
                sdir, ddir = sd_dir[name]
                ridx = self._nrow_idx[name]
                is_diff = (name == 'but')
                mos_dict['%sp' % name] = self.draw_mos_conn('nch', ridx, col_start, fg, sdir, ddir,
                                                            is_diff=is_diff)
                mos_dict['%sn' % name] = self.draw_mos_conn('nch', ridx, col_start + fg + fg_sep,
                                                            fg, sdir, ddir, is_diff=is_diff)

        # get output WireArrays
        port_dict = {}
        if fg_but > 0:
            port_dict['outp'] = [mos_dict['butp']['dp'], mos_dict['butn']['dp']]
            port_dict['outn'] = [mos_dict['butp']['dn'], mos_dict['butn']['dn']]

            # draw differential butterfly connection
            but_ntr = self.get_num_tracks('nch', self._nrow_idx['but'], 'g')
            ptr_idx = self.get_track_index('nch', self._nrow_idx['but'], 'g',
                                           gate_locs.get('sgnp', but_ntr - (hm_width + 1) / 2))
            ntr_idx = self.get_track_index('nch', self._nrow_idx['but'], 'g',
                                           gate_locs.get('sgnn', but_ntr - (hm_width + 1) / 2 - hm_width - diff_space))
            p_tr, n_tr = self.connect_differential_tracks([mos_dict['butp']['gp'], mos_dict['butn']['gn']],
                                                          [mos_dict['butp']['gn'], mos_dict['butn']['gp']],
                                                          self.mos_conn_layer + 1, ptr_idx, ntr_idx,
                                                          width=hm_width)
            port_dict['sgnp'] = [p_tr, ]
            port_dict['sgnn'] = [n_tr, ]
        elif fg_casc > 0:
            port_dict['outp'] = [mos_dict['cascn']['d'], ]
            port_dict['outn'] = [mos_dict['cascp']['d'], ]
        else:
            port_dict['outp'] = [mos_dict['inp']['d'], ]
            port_dict['outn'] = [mos_dict['inn']['d'], ]

        # draw differential input connection
        inp_warr = mos_dict['inp']['g']
        inn_warr = mos_dict['inn']['g']
        in_ntr = self.get_num_tracks('nch', self._nrow_idx['in'], 'g')
        ptr_idx = self.get_track_index('nch', self._nrow_idx['in'], 'g',
                                       gate_locs.get('inp', in_ntr - (hm_width + 1) / 2))
        ntr_idx = self.get_track_index('nch', self._nrow_idx['in'], 'g',
                                       gate_locs.get('inn', in_ntr - (hm_width + 1) / 2 - hm_width - diff_space))
        p_tr, n_tr = self.connect_differential_tracks(inp_warr, inn_warr, self.mos_conn_layer + 1, ptr_idx, ntr_idx,
                                                      width=hm_width)
        port_dict['inp'] = [p_tr, ]
        port_dict['inn'] = [n_tr, ]

        # draw intermediate connections
        for conn_name, conn_list in conn.items():
            warr_list = [mos_dict[mos][sd] for mos, sd in conn_list]
            if conn_name == 'VSS':
                self.connect_to_substrate('ptap', warr_list)
            else:
                if conn_list[0][1] == 'g':
                    tr_width = hm_width
                else:
                    tr_width = hm_cur_width

                mos_type, ridx, tr_type, tr_idx = track[conn_name]
                tr_id = self.make_track_id(mos_type, ridx, tr_type, tr_idx, width=tr_width)
                sig_warr = self.connect_to_tracks(warr_list, tr_id)
                port_dict[conn_name] = [sig_warr, ]

        return fg_gm_tot, port_dict

    def draw_diffamp(self,  # type: SerdesRXBase
                     col_idx,  # type: int
                     fg_params,  # type: Dict[str, int]
                     hm_width=1,  # type: int
                     hm_cur_width=-1,  # type: int
                     diff_space=1,  # type: int
                     gate_locs=None,  # type: Optional[Dict[str, int]]
                     sign=1  # type: int
                     ):
        # type: (...) -> Tuple[int, Dict[str, List[WireArray]]]
        """Draw a differential amplifier/dynamic latch.

        a separator is used to separate the positive half and the negative half of the latch.
        For tail/switch/enable devices, the g/d/s of both halves are shorted together.

        Parameters
        ----------
        col_idx : int
            the left-most transistor index.  0 is the left-most transistor.
        fg_params : Dict[str, int]
            a dictionary containing number of fingers per transistor type.
            Possible entries are:

            load :
                number of fingers of load transistor.
            but :
                number of fingers of butterfly transistor.
            casc :
                number of fingers of cascode transistor.
            in :
                nummber of fingers of input transistor.
            sw :
                number of fingers of tail switch transistor.
            en :
                number of fingers of enable transistor.
            tail :
                number of fingers of tail bias transistor.
            sep :
                number of fingers used as separation between P and N side.
            min :
                minimum number of fingers for this circuit.
        hm_width : int
            width of horizontal tracks.
        hm_cur_width : int
            width of horizontal current-carrying tracks.  If negative, defaults to hm_width.
        diff_space : int
            number of tracks to reserve as space between differential wires.
        gate_locs : Optional[Dict[string, int]]
            dictionary from gate names to relative track index.  If None uses default.
        sign : int
            the sign of the gain.  If negative, flip output connection.

        Returns
        -------
        fg_amp : int
            width of amplifier in number of fingers.
        port_dict : Dict[str, List[WireArray]]
            a dictionary from connection name to the horizontal track associated
            with the connection.
        """
        fg_sep = max(fg_params.get('sep', 0), self.get_min_fg_sep(self.grid.tech_info))
        fg_load = fg_params['load']
        fg_but = fg_params.get('but', 0)
        if fg_load > fg_but > 0:
            raise ValueError('fg_load > fg_but > 0 case not supported yet.')

        gate_locs = gate_locs or {}

        # compute Gm stage column index.
        results = self.get_diffamp_info(self.grid.tech_info, fg_params)
        # import pprint
        # print('draw diffamp at column %d, fg_tot = %d, fg_min = %d' % (col_idx, results['fg_tot'], results['fg_min']))
        # pprint.pprint(fg_params)
        fg_min = results['fg_min']
        offset_load = results['nduml_load']
        out_type = results['out_type']

        # draw Gm.
        gm_params = fg_params.copy()
        gm_params['min'] = max(gm_params.get('min', fg_min), fg_min)
        fg_amp_tot, port_dict = self.draw_gm(col_idx, fg_params, hm_width=hm_width, hm_cur_width=hm_cur_width,
                                             diff_space=diff_space, gate_locs=gate_locs)

        outp_warrs = port_dict['outp']
        outn_warrs = port_dict['outn']
        if fg_load > 0:
            # draw load transistors
            load_col_idx = col_idx + offset_load
            if out_type == 'd':
                sdir, ddir = 2, 0
                sup_type = 's'
            else:
                sdir, ddir = 0, 2
                sup_type = 'd'
            loadp = self.draw_mos_conn('pch', 0, load_col_idx, fg_load, sdir, ddir)
            loadn = self.draw_mos_conn('pch', 0, load_col_idx + fg_load + fg_sep, fg_load, sdir, ddir)

            # connect load gate bias
            tr_id = self.make_track_id('pch', 0, 'g', gate_locs.get('bias_load', (hm_width - 1) / 2), width=hm_width)
            warr = self.connect_to_tracks([loadp['g'], loadn['g']], tr_id)
            port_dict['bias_load'] = [warr, ]

            # connect VDD
            self.connect_to_substrate('ntap', [loadp[sup_type], loadn[sup_type]])

            # connect load outputs vertically
            self.connect_wires(outp_warrs + outn_warrs + [loadp[out_type], loadn[out_type]])

        # connect differential outputs
        out_ntr = self.get_num_tracks('pch', 0, 'ds')
        ptr_idx = self.get_track_index('pch', 0, 'ds', out_ntr - (hm_width + 1) / 2 - hm_width - diff_space)
        ntr_idx = self.get_track_index('pch', 0, 'ds', out_ntr - (hm_width + 1) / 2)

        if sign < 0:
            # flip positive/negative wires.
            p_tr, n_tr = self.connect_differential_tracks(outn_warrs, outp_warrs, self.mos_conn_layer + 1,
                                                          ptr_idx, ntr_idx, width=hm_width)
        else:
            p_tr, n_tr = self.connect_differential_tracks(outp_warrs, outn_warrs, self.mos_conn_layer + 1,
                                                          ptr_idx, ntr_idx, width=hm_width)
        port_dict['outp'] = [p_tr, ]
        port_dict['outn'] = [n_tr, ]

        return fg_amp_tot, port_dict

    def draw_gm_summer(self,  # type: SerdesRXBase
                       col_idx,  # type: int
                       fg_load,  # type: int
                       gm_fg_list,  # type: List[Dict[str, int]]
                       gm_sep_list=None,  # type: Optional[List[int]]
                       sgn_list=None,  # type: Optional[List[int]]
                       hm_width=1,  # type: int
                       hm_cur_width=-1,  # type: int
                       diff_space=1,  # type: int
                       gate_locs=None  # type: Optional[Dict[str, int]]
                       ):
        # type: (...) -> Tuple[int, Dict[Tuple[str, int], List[WireArray]]]
        """Draw a differential Gm summer (multiple Gm stage connected to same load).

        a separator is used to separate the positive half and the negative half of the latch.
        For tail/switch/enable devices, the g/d/s of both halves are shorted together.

        Parameters
        ----------
        col_idx : int
            the left-most transistor index.  0 is the left-most transistor.
        fg_load : int
            number of pmos load fingers (single-sided).
        gm_fg_list : List[Dict[str, int]]
            a list of finger dictionaries for each Gm stage, from left to right.
        gm_sep_list : Optional[List[int]]
            list of number of separator fingers between Gm stages.
            Defaults to minimum.
        sgn_list : Optional[List[int]]
            a list of 1s or -1s representing the sign of each gm stage.  If None, defautls to all 1s.
        hm_width : int
            width of horizontal tracks.
        hm_cur_width : int
            width of horizontal current-carrying tracks.  If negative, defaults to hm_width.
        diff_space : int
            number of tracks to reserve as space between differential wires.
        gate_locs : Optional[Dict[str, int]]
            dictionary from gate names to relative track index.  If None uses default.

        Returns
        -------
        fg_summer : int
            width of Gm summer in number of fingers.
        port_dict : dict[(str, int), :class:`~bag.layout.routing.WireArray`]
            a dictionary from connection name/index pair to the horizontal track associated
            with the connection.
        """
        if sgn_list is None:
            sgn_list = [1] * len(gm_fg_list)

        # error checking
        if fg_load <= 0:
            raise ValueError('load transistors num. fingers must be positive.')

        summer_info = self.get_summer_info(self.grid.tech_info, fg_load, gm_fg_list, gm_sep_list=gm_sep_list)

        if len(sgn_list) != len(gm_fg_list):
            raise ValueError('sign list and number of GM stages mistach.')

        fg_load_list = summer_info['fg_load_list']
        gm_offsets = summer_info['gm_offsets']
        # print('summer col: %d' % col_idx)
        # print('summer gm offsets: %s' % repr(gm_offsets))
        # draw each Gm stage and load.
        conn_dict = {'vddt': [], 'bias_load': [], 'outp': [], 'outn': []}
        port_dict = {}
        for idx, (cur_fg_load, gm_off, gm_fg_dict, sgn) in enumerate(zip(fg_load_list, gm_offsets,
                                                                         gm_fg_list, sgn_list)):
            cur_amp_params = gm_fg_dict.copy()
            cur_amp_params['load'] = cur_fg_load
            _, cur_ports = self.draw_diffamp(col_idx + gm_off, cur_amp_params, hm_width=hm_width,
                                             hm_cur_width=hm_cur_width, diff_space=diff_space,
                                             gate_locs=gate_locs, sign=sgn)
            # register port
            for name, warr_list in cur_ports.items():
                if name in conn_dict:
                    conn_dict[name].extend(warr_list)
                else:
                    port_dict[(name, idx)] = warr_list

        # connect tracks together
        for name, warr_list in conn_dict.items():
            if warr_list:
                conn_list = self.connect_wires(warr_list)
                if len(conn_list) != 1:
                    # error checking
                    raise ValueError('%s wire are on different tracks.' % name)
                port_dict[(name, -1)] = conn_list

        return summer_info['fg_tot'], port_dict

    def draw_rows(self, lch, fg_tot, ptap_w, ntap_w, w_dict, th_dict, **kwargs):
        # type: (float, int, wtype, wtype, Dict[str, wtype], Dict[str, str], **Any) -> None
        """Draw the transistors and substrate rows.

        Parameters
        ----------
        lch : float
            the transistor channel length, in meters
        fg_tot : int
            total number of fingers for each row.
        ptap_w : Union[float, int]
            pwell substrate contact width.
        ntap_w : Union[float, int]
            nwell substrate contact width.
        w_dict : Dict[str, Union[float, int]]
            dictionary from transistor type to row width.  Possible entries are:
            load :
                width of load transistor.
            casc :
                width of butterfly/cascode transistor.
            in :
                width of input transistor.
            sw :
                width of tail switch transistor.
            en :
                width of enable transistor.
            tail :
                width of tail bias transistor.
        th_dict : Dict[str, str]
            dictionary from transistor type to threshold flavor.  Possible entries are:
            load :
                threshold of load transistor.
            casc :
                threshold of butterfly/cascode transistor.
            in :
                threshold of input transistor.
            sw :
                threshold of tail switch transistor.
            en :
                threshold of enable transistor.
            tail :
                threshold of tail bias transistor.
        **kwargs
            any addtional parameters for AnalogBase's draw_base() method.
        """
        # error checking
        w_tail = w_dict['tail']
        w_in = w_dict['in']
        w_load = w_dict['load']
        th_load = th_dict['load']
        if w_tail <= 0 or w_in <= 0 or w_load <= 0:
            raise ValueError('tail/input/load transistors width must be positive.')

        # figure out row indices for each nmos row type,
        # and build nw_list/nth_list
        self._nrow_idx = {}
        nw_list = []
        nth_list = []
        cur_idx = 0
        for name in ('tail', 'en', 'sw', 'in', 'casc'):
            width = w_dict.get(name, 0)
            if width > 0:
                thres = th_dict[name]
                self._nrow_idx[name] = cur_idx
                nw_list.append(width)
                nth_list.append(thres)
                cur_idx += 1

        if 'casc' in self._nrow_idx:
            # butterfly switch and cascode share the same row.
            self._nrow_idx['but'] = self._nrow_idx['casc']

        # draw base
        self.draw_base(lch, fg_tot, ptap_w, ntap_w, nw_list,
                       nth_list, [w_load], [th_load], **kwargs)
