Analysis & Synthesis report for GreenScreen
Wed Dec 09 18:50:02 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "SEG7_DISPLAY:segment_display"
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 09 18:50:01 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; GreenScreen                                  ;
; Top-level Entity Name              ; GreenScreen                                  ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2                                            ;
;     Total combinational functions  ; 0                                            ;
;     Dedicated logic registers      ; 2                                            ;
; Total registers                    ; 2                                            ;
; Total pins                         ; 193                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; GreenScreen        ; GreenScreen        ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                        ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+
; verilog/SEG7_DIGIT.v             ; yes             ; User Verilog HDL File  ; C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/SEG7_DIGIT.v   ;
; verilog/SEG7_DISPLAY.v           ; yes             ; User Verilog HDL File  ; C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/SEG7_DISPLAY.v ;
; GreenScreen.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2             ;
;                                             ;               ;
; Total combinational functions               ; 0             ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 0             ;
;     -- 3 input functions                    ; 0             ;
;     -- <=2 input functions                  ; 0             ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 0             ;
;     -- arithmetic mode                      ; 0             ;
;                                             ;               ;
; Total registers                             ; 2             ;
;     -- Dedicated logic registers            ; 2             ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 193           ;
; Maximum fan-out node                        ; GPIO_CLKIN_N1 ;
; Maximum fan-out                             ; 7             ;
; Total fan-out                               ; 12            ;
; Average fan-out                             ; 0.06          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |GreenScreen               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 193  ; 0            ; |GreenScreen        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_DISPLAY:segment_display"                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 09 18:49:56 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GreenScreen -c GreenScreen
Info: Found 25 design units, including 25 entities, in source file verilog/de2_70_sopc.v
    Info: Found entity 1: DE2_70_SOPC_clock_0_in_arbitrator
    Info: Found entity 2: DE2_70_SOPC_clock_0_out_arbitrator
    Info: Found entity 3: camera_s1_arbitrator
    Info: Found entity 4: cpu_jtag_debug_module_arbitrator
    Info: Found entity 5: cpu_data_master_arbitrator
    Info: Found entity 6: cpu_instruction_master_arbitrator
    Info: Found entity 7: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 8: lcd_control_slave_arbitrator
    Info: Found entity 9: onchip_mem_s1_arbitrator
    Info: Found entity 10: pio_led_s1_arbitrator
    Info: Found entity 11: pll_pll_slave_arbitrator
    Info: Found entity 12: sysid_control_slave_arbitrator
    Info: Found entity 13: timer_s1_arbitrator
    Info: Found entity 14: timer_stamp_s1_arbitrator
    Info: Found entity 15: tristate_bridge_avalon_slave_arbitrator
    Info: Found entity 16: tristate_bridge_bridge_arbitrator
    Info: Found entity 17: uart_s1_arbitrator
    Info: Found entity 18: DE2_70_SOPC_reset_pll_c0_system_domain_synch_module
    Info: Found entity 19: DE2_70_SOPC_reset_clk_domain_synch_module
    Info: Found entity 20: DE2_70_SOPC
    Info: Found entity 21: ssram_lane0_module
    Info: Found entity 22: ssram_lane1_module
    Info: Found entity 23: ssram_lane2_module
    Info: Found entity 24: ssram_lane3_module
    Info: Found entity 25: ssram
Info: Found 1 design units, including 1 entities, in source file verilog/seg7_digit.v
    Info: Found entity 1: SEG7_DIGIT
Info: Found 1 design units, including 1 entities, in source file verilog/seg7_display.v
    Info: Found entity 1: SEG7_DISPLAY
Info: Found 1 design units, including 1 entities, in source file verilog/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file verilog/i2c_ccd_config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file verilog/line_buffer.v
    Info: Found entity 1: line_buffer
Info: Found 1 design units, including 1 entities, in source file verilog/ccd_capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file verilog/camera_if.v
    Info: Found entity 1: camera_if
Info: Found 1 design units, including 1 entities, in source file verilog/camera.v
    Info: Found entity 1: camera
Info: Found 1 design units, including 1 entities, in source file vga_pll.v
    Info: Found entity 1: vga_pll
Warning (10238): Verilog Module Declaration warning at vga_controller.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "vga_controller"
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: vga_controller
Warning (10090): Verilog HDL syntax warning at GreenScreen.v(238): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at GreenScreen.v(309): extra block comment delimiter characters /* within block comment
Info: Found 1 design units, including 1 entities, in source file greenscreen.v
    Info: Found entity 1: GreenScreen
Info: Found 1 design units, including 1 entities, in source file rawtorgb.v
    Info: Found entity 1: RAWToRGB
Info: Found 1 design units, including 1 entities, in source file linebuffer.v
    Info: Found entity 1: LineBuffer
Info: Found 1 design units, including 1 entities, in source file verilog/resetdelay.v
    Info: Found entity 1: ResetDelay
Warning (10236): Verilog HDL Implicit Net warning at GreenScreen.v(180): created implicit net for "oTD1_RESET_N"
Info: Elaborating entity "GreenScreen" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at GreenScreen.v(180): object "oTD1_RESET_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at GreenScreen.v(125): object "Read_DATA1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at GreenScreen.v(126): object "Read_DATA2" assigned a value but never read
Warning (10858): Verilog HDL warning at GreenScreen.v(127): object VGA_CTRL_CLK used but never assigned
Warning (10036): Verilog HDL or VHDL warning at GreenScreen.v(139): object "rCCD_DATA" assigned a value but never read
Warning (10858): Verilog HDL warning at GreenScreen.v(142): object sCCD_R used but never assigned
Warning (10858): Verilog HDL warning at GreenScreen.v(143): object sCCD_G used but never assigned
Warning (10858): Verilog HDL warning at GreenScreen.v(144): object sCCD_B used but never assigned
Warning (10230): Verilog HDL assignment warning at GreenScreen.v(183): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at GreenScreen.v(193): truncated value with size 12 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at GreenScreen.v(194): truncated value with size 12 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at GreenScreen.v(195): truncated value with size 12 to match size of target (10)
Warning (10030): Net "VGA_CTRL_CLK" at GreenScreen.v(127) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "oLEDG[8]" at GreenScreen.v(88) has no driver
Warning (10034): Output port "oLEDG[3..0]" at GreenScreen.v(88) has no driver
Warning (10034): Output port "oLEDR" at GreenScreen.v(89) has no driver
Warning (10034): Output port "oVGA_R" at GreenScreen.v(101) has no driver
Warning (10034): Output port "oVGA_G" at GreenScreen.v(102) has no driver
Warning (10034): Output port "oVGA_B" at GreenScreen.v(103) has no driver
Warning (10034): Output port "oHEX0_DP" at GreenScreen.v(72) has no driver
Warning (10034): Output port "oHEX1_DP" at GreenScreen.v(74) has no driver
Warning (10034): Output port "oHEX2_DP" at GreenScreen.v(76) has no driver
Warning (10034): Output port "oHEX3_DP" at GreenScreen.v(78) has no driver
Warning (10034): Output port "oHEX4_DP" at GreenScreen.v(80) has no driver
Warning (10034): Output port "oHEX5_DP" at GreenScreen.v(82) has no driver
Warning (10034): Output port "oHEX6_DP" at GreenScreen.v(84) has no driver
Warning (10034): Output port "oHEX7_DP" at GreenScreen.v(86) has no driver
Warning (10034): Output port "oI2C_SCLK" at GreenScreen.v(94) has no driver
Warning (10034): Output port "oVGA_HS" at GreenScreen.v(97) has no driver
Warning (10034): Output port "oVGA_VS" at GreenScreen.v(98) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at GreenScreen.v(99) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at GreenScreen.v(100) has no driver
Info: Elaborating entity "SEG7_DISPLAY" for hierarchy "SEG7_DISPLAY:segment_display"
Info: Elaborating entity "SEG7_DIGIT" for hierarchy "SEG7_DISPLAY:segment_display|SEG7_DIGIT:u0"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO_CLKOUT_N1" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[4]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[11]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "GPIO_CLKOUT_P1" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "GPIO_1[14]" is fed by GND
    Warning: The pin "GPIO_1[15]" is fed by VCC
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_1[15]~synth"
    Warning: Node "GPIO_CLKOUT_N1~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX0_DP" is stuck at GND
    Warning (13410): Pin "oHEX1_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX1_DP" is stuck at GND
    Warning (13410): Pin "oHEX2_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX2_DP" is stuck at GND
    Warning (13410): Pin "oHEX3_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX3_DP" is stuck at GND
    Warning (13410): Pin "oHEX4_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX4_DP" is stuck at GND
    Warning (13410): Pin "oHEX5_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX5_DP" is stuck at GND
    Warning (13410): Pin "oHEX6_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX6_DP" is stuck at GND
    Warning (13410): Pin "oHEX7_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX7_DP" is stuck at GND
    Warning (13410): Pin "oLEDG[0]" is stuck at GND
    Warning (13410): Pin "oLEDG[1]" is stuck at GND
    Warning (13410): Pin "oLEDG[2]" is stuck at GND
    Warning (13410): Pin "oLEDG[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[4]" is stuck at VCC
    Warning (13410): Pin "oLEDG[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[0]" is stuck at GND
    Warning (13410): Pin "oLEDR[1]" is stuck at GND
    Warning (13410): Pin "oLEDR[2]" is stuck at GND
    Warning (13410): Pin "oLEDR[3]" is stuck at GND
    Warning (13410): Pin "oLEDR[4]" is stuck at GND
    Warning (13410): Pin "oLEDR[5]" is stuck at GND
    Warning (13410): Pin "oLEDR[6]" is stuck at GND
    Warning (13410): Pin "oLEDR[7]" is stuck at GND
    Warning (13410): Pin "oLEDR[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[9]" is stuck at GND
    Warning (13410): Pin "oLEDR[10]" is stuck at GND
    Warning (13410): Pin "oLEDR[11]" is stuck at GND
    Warning (13410): Pin "oLEDR[12]" is stuck at GND
    Warning (13410): Pin "oLEDR[13]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oI2C_SCLK" is stuck at GND
    Warning (13410): Pin "oVGA_CLOCK" is stuck at VCC
    Warning (13410): Pin "oVGA_HS" is stuck at GND
    Warning (13410): Pin "oVGA_VS" is stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_R[7]" is stuck at GND
    Warning (13410): Pin "oVGA_R[8]" is stuck at GND
    Warning (13410): Pin "oVGA_R[9]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[7]" is stuck at GND
    Warning (13410): Pin "oVGA_G[8]" is stuck at GND
    Warning (13410): Pin "oVGA_G[9]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oVGA_B[8]" is stuck at GND
    Warning (13410): Pin "oVGA_B[9]" is stuck at GND
Warning: Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iKEY[0]"
    Warning (15610): No output dependent on input pin "iKEY[1]"
    Warning (15610): No output dependent on input pin "iKEY[2]"
    Warning (15610): No output dependent on input pin "iKEY[3]"
    Warning (15610): No output dependent on input pin "iSW[0]"
    Warning (15610): No output dependent on input pin "iSW[1]"
    Warning (15610): No output dependent on input pin "iSW[2]"
    Warning (15610): No output dependent on input pin "iSW[3]"
    Warning (15610): No output dependent on input pin "iSW[4]"
    Warning (15610): No output dependent on input pin "iSW[5]"
    Warning (15610): No output dependent on input pin "iSW[6]"
    Warning (15610): No output dependent on input pin "iSW[7]"
    Warning (15610): No output dependent on input pin "iSW[8]"
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[10]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "iSW[12]"
    Warning (15610): No output dependent on input pin "iSW[13]"
    Warning (15610): No output dependent on input pin "iSW[14]"
    Warning (15610): No output dependent on input pin "iSW[15]"
    Warning (15610): No output dependent on input pin "iSW[16]"
    Warning (15610): No output dependent on input pin "iSW[17]"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info: Implemented 195 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 127 output pins
    Info: Implemented 35 bidirectional pins
    Info: Implemented 2 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 229 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Wed Dec 09 18:50:02 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


