===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4398 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3452 ( 19.0%)    0.3452 ( 24.0%)  FIR Parser
    1.1502 ( 63.3%)    0.7719 ( 53.6%)  'firrtl.circuit' Pipeline
    0.1457 (  8.0%)    0.0751 (  5.2%)    'firrtl.module' Pipeline
    0.1266 (  7.0%)    0.0645 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0191 (  1.1%)    0.0106 (  0.7%)      LowerCHIRRTL
    0.0145 (  0.8%)    0.0145 (  1.0%)    InferWidths
    0.0628 (  3.5%)    0.0628 (  4.4%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.1%)    0.0024 (  0.2%)    PrefixModules
    0.0925 (  5.1%)    0.0925 (  6.4%)    LowerFIRRTLTypes
    0.6428 ( 35.4%)    0.3352 ( 23.3%)    'firrtl.module' Pipeline
    0.0906 (  5.0%)    0.0482 (  3.3%)      ExpandWhens
    0.5522 ( 30.4%)    0.2869 ( 19.9%)      Canonicalizer
    0.0236 (  1.3%)    0.0236 (  1.6%)    Inliner
    0.0310 (  1.7%)    0.0310 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1205 (  6.6%)    0.1205 (  8.4%)    'firrtl.module' Pipeline
    0.1205 (  6.6%)    0.1205 (  8.4%)      Canonicalizer
    0.0103 (  0.6%)    0.0103 (  0.7%)    CreateSiFiveMetadata
    0.0036 (  0.2%)    0.0036 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0990 (  5.4%)    0.0990 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1401 (  7.7%)    0.1401 (  9.7%)  'hw.module' Pipeline
    0.0167 (  0.9%)    0.0167 (  1.2%)    HWCleanup
    0.0317 (  1.7%)    0.0317 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0731 (  4.0%)    0.0731 (  5.1%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0174 (  1.0%)    0.0174 (  1.2%)    PrettifyVerilog
    0.0822 (  4.5%)    0.0822 (  5.7%)  ExportVerilog
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    1.8181 (100.0%)    1.4398 (100.0%)  Total

{
  totalTime: 1.45,
  maxMemory: 67936256
}
