

================================================================
== Vivado HLS Report for 'maxpool'
================================================================
* Date:           Sat Nov 26 05:13:00 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        maxpool_downsample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  579|  579|  580|  580| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                  |                        |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module         | min | max | min | max |   Type  |
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_maxpool_Loop_LOOP_proc_fu_34  |maxpool_Loop_LOOP_proc  |  579|  579|  579|  579|   none  |
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     455|    484|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     457|    484|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+------------------------+---------+-------+-----+-----+
    |maxpool_Loop_LOOP_proc_U0  |maxpool_Loop_LOOP_proc  |        0|      0|  455|  484|
    +---------------------------+------------------------+---------+-------+-----+-----+
    |Total                      |                        |        0|      0|  455|  484|
    +---------------------------+------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS                                      |  1|   0|    1|          0|
    |ap_reg_procdone_maxpool_Loop_LOOP_proc_U0  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  2|   0|    2|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|begin_r          |  in |    1|   ap_none  |    begin_r   |    pointer   |
|input_V_dout     |  in |    8|   ap_fifo  |    input_V   |    pointer   |
|input_V_empty_n  |  in |    1|   ap_fifo  |    input_V   |    pointer   |
|input_V_read     | out |    1|   ap_fifo  |    input_V   |    pointer   |
|output_V_din     | out |    8|   ap_fifo  |   output_V   |    pointer   |
|output_V_full_n  |  in |    1|   ap_fifo  |   output_V   |    pointer   |
|output_V_write   | out |    1|   ap_fifo  |   output_V   |    pointer   |
|ok               |  in |    1|   ap_none  |      ok      |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    maxpool   | return value |
+-----------------+-----+-----+------------+--------------+--------------+

