Loading plugins phase: Elapsed time ==> 0s.097ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -d CY8C5888LTI-LP097 -s C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.111ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.033ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab7.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -dcpsoc3 Lab7.v -verilog
======================================================================

======================================================================
Compiling:  Lab7.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -dcpsoc3 Lab7.v -verilog
======================================================================

======================================================================
Compiling:  Lab7.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -dcpsoc3 -verilog Lab7.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 29 17:28:49 2021


======================================================================
Compiling:  Lab7.v
Program  :   vpp
Options  :    -yv2 -q10 Lab7.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 29 17:28:49 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab7.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab7.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -dcpsoc3 -verilog Lab7.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 29 17:28:49 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\codegentemp\Lab7.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\codegentemp\Lab7.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Lab7.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -dcpsoc3 -verilog Lab7.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 29 17:28:49 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\codegentemp\Lab7.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\codegentemp\Lab7.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_DISPLAY:udb_clk\
	Net_3
	\I2C_DISPLAY:Net_973\
	Net_5
	\I2C_DISPLAY:Net_974\
	\I2C_DISPLAY:timeout_clk\
	Net_6
	\I2C_DISPLAY:Net_975\
	Net_9
	Net_11
	\PWM_O_LED:PWMUDB:km_run\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_O_LED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_O_LED:PWMUDB:capt_rising\
	\PWM_O_LED:PWMUDB:capt_falling\
	\PWM_O_LED:PWMUDB:trig_rise\
	\PWM_O_LED:PWMUDB:trig_fall\
	\PWM_O_LED:PWMUDB:sc_kill\
	\PWM_O_LED:PWMUDB:min_kill\
	\PWM_O_LED:PWMUDB:km_tc\
	\PWM_O_LED:PWMUDB:db_tc\
	\PWM_O_LED:PWMUDB:dith_sel\
	\PWM_O_LED:PWMUDB:compare2\
	\PWM_O_LED:Net_101\
	Net_528
	Net_529
	\PWM_O_LED:PWMUDB:MODULE_1:b_31\
	\PWM_O_LED:PWMUDB:MODULE_1:b_30\
	\PWM_O_LED:PWMUDB:MODULE_1:b_29\
	\PWM_O_LED:PWMUDB:MODULE_1:b_28\
	\PWM_O_LED:PWMUDB:MODULE_1:b_27\
	\PWM_O_LED:PWMUDB:MODULE_1:b_26\
	\PWM_O_LED:PWMUDB:MODULE_1:b_25\
	\PWM_O_LED:PWMUDB:MODULE_1:b_24\
	\PWM_O_LED:PWMUDB:MODULE_1:b_23\
	\PWM_O_LED:PWMUDB:MODULE_1:b_22\
	\PWM_O_LED:PWMUDB:MODULE_1:b_21\
	\PWM_O_LED:PWMUDB:MODULE_1:b_20\
	\PWM_O_LED:PWMUDB:MODULE_1:b_19\
	\PWM_O_LED:PWMUDB:MODULE_1:b_18\
	\PWM_O_LED:PWMUDB:MODULE_1:b_17\
	\PWM_O_LED:PWMUDB:MODULE_1:b_16\
	\PWM_O_LED:PWMUDB:MODULE_1:b_15\
	\PWM_O_LED:PWMUDB:MODULE_1:b_14\
	\PWM_O_LED:PWMUDB:MODULE_1:b_13\
	\PWM_O_LED:PWMUDB:MODULE_1:b_12\
	\PWM_O_LED:PWMUDB:MODULE_1:b_11\
	\PWM_O_LED:PWMUDB:MODULE_1:b_10\
	\PWM_O_LED:PWMUDB:MODULE_1:b_9\
	\PWM_O_LED:PWMUDB:MODULE_1:b_8\
	\PWM_O_LED:PWMUDB:MODULE_1:b_7\
	\PWM_O_LED:PWMUDB:MODULE_1:b_6\
	\PWM_O_LED:PWMUDB:MODULE_1:b_5\
	\PWM_O_LED:PWMUDB:MODULE_1:b_4\
	\PWM_O_LED:PWMUDB:MODULE_1:b_3\
	\PWM_O_LED:PWMUDB:MODULE_1:b_2\
	\PWM_O_LED:PWMUDB:MODULE_1:b_1\
	\PWM_O_LED:PWMUDB:MODULE_1:b_0\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_524
	Net_531
	\PWM_O_LED:Net_113\
	\PWM_O_LED:Net_107\
	\PWM_O_LED:Net_114\
	\PWM_BUZZER:PWMUDB:km_run\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BUZZER:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BUZZER:PWMUDB:capt_rising\
	\PWM_BUZZER:PWMUDB:capt_falling\
	\PWM_BUZZER:PWMUDB:trig_rise\
	\PWM_BUZZER:PWMUDB:trig_fall\
	\PWM_BUZZER:PWMUDB:sc_kill\
	\PWM_BUZZER:PWMUDB:min_kill\
	\PWM_BUZZER:PWMUDB:km_tc\
	\PWM_BUZZER:PWMUDB:db_tc\
	\PWM_BUZZER:PWMUDB:dith_sel\
	\PWM_BUZZER:PWMUDB:compare2\
	\PWM_BUZZER:Net_101\
	Net_1090
	Net_1091
	\PWM_BUZZER:PWMUDB:MODULE_2:b_31\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_30\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_29\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_28\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_27\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_26\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_25\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_24\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_23\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_22\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_21\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_20\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_19\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_18\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_17\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_16\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_15\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_14\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_13\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_12\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_11\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_10\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_9\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_8\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_7\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_6\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_5\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_4\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_3\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_2\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_1\
	\PWM_BUZZER:PWMUDB:MODULE_2:b_0\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1086
	Net_1093
	\PWM_BUZZER:Net_113\
	\PWM_BUZZER:Net_107\
	\PWM_BUZZER:Net_114\
	\PWM_ALARM:PWMUDB:km_run\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode2_2\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode2_1\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode2_0\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode1_2\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode1_1\
	\PWM_ALARM:PWMUDB:ctrl_cmpmode1_0\
	\PWM_ALARM:PWMUDB:capt_rising\
	\PWM_ALARM:PWMUDB:capt_falling\
	\PWM_ALARM:PWMUDB:trig_rise\
	\PWM_ALARM:PWMUDB:trig_fall\
	\PWM_ALARM:PWMUDB:sc_kill\
	\PWM_ALARM:PWMUDB:min_kill\
	\PWM_ALARM:PWMUDB:km_tc\
	\PWM_ALARM:PWMUDB:db_tc\
	\PWM_ALARM:PWMUDB:dith_sel\
	\PWM_ALARM:PWMUDB:compare2\
	\PWM_ALARM:Net_101\
	Net_1118
	Net_1119
	\PWM_ALARM:PWMUDB:MODULE_3:b_31\
	\PWM_ALARM:PWMUDB:MODULE_3:b_30\
	\PWM_ALARM:PWMUDB:MODULE_3:b_29\
	\PWM_ALARM:PWMUDB:MODULE_3:b_28\
	\PWM_ALARM:PWMUDB:MODULE_3:b_27\
	\PWM_ALARM:PWMUDB:MODULE_3:b_26\
	\PWM_ALARM:PWMUDB:MODULE_3:b_25\
	\PWM_ALARM:PWMUDB:MODULE_3:b_24\
	\PWM_ALARM:PWMUDB:MODULE_3:b_23\
	\PWM_ALARM:PWMUDB:MODULE_3:b_22\
	\PWM_ALARM:PWMUDB:MODULE_3:b_21\
	\PWM_ALARM:PWMUDB:MODULE_3:b_20\
	\PWM_ALARM:PWMUDB:MODULE_3:b_19\
	\PWM_ALARM:PWMUDB:MODULE_3:b_18\
	\PWM_ALARM:PWMUDB:MODULE_3:b_17\
	\PWM_ALARM:PWMUDB:MODULE_3:b_16\
	\PWM_ALARM:PWMUDB:MODULE_3:b_15\
	\PWM_ALARM:PWMUDB:MODULE_3:b_14\
	\PWM_ALARM:PWMUDB:MODULE_3:b_13\
	\PWM_ALARM:PWMUDB:MODULE_3:b_12\
	\PWM_ALARM:PWMUDB:MODULE_3:b_11\
	\PWM_ALARM:PWMUDB:MODULE_3:b_10\
	\PWM_ALARM:PWMUDB:MODULE_3:b_9\
	\PWM_ALARM:PWMUDB:MODULE_3:b_8\
	\PWM_ALARM:PWMUDB:MODULE_3:b_7\
	\PWM_ALARM:PWMUDB:MODULE_3:b_6\
	\PWM_ALARM:PWMUDB:MODULE_3:b_5\
	\PWM_ALARM:PWMUDB:MODULE_3:b_4\
	\PWM_ALARM:PWMUDB:MODULE_3:b_3\
	\PWM_ALARM:PWMUDB:MODULE_3:b_2\
	\PWM_ALARM:PWMUDB:MODULE_3:b_1\
	\PWM_ALARM:PWMUDB:MODULE_3:b_0\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1113
	Net_1121
	\PWM_ALARM:Net_113\
	\PWM_ALARM:Net_107\
	\PWM_ALARM:Net_114\

    Synthesized names
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 412 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_DISPLAY_net_0
Aliasing tmpOE__SCL_DISPLAY_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing \I2C_DISPLAY:Net_969\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \I2C_DISPLAY:Net_968\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \ADC_POT:vp_ctl_0\ to zero
Aliasing \ADC_POT:vp_ctl_2\ to zero
Aliasing \ADC_POT:vn_ctl_1\ to zero
Aliasing \ADC_POT:vn_ctl_3\ to zero
Aliasing \ADC_POT:vp_ctl_1\ to zero
Aliasing \ADC_POT:vp_ctl_3\ to zero
Aliasing \ADC_POT:vn_ctl_0\ to zero
Aliasing \ADC_POT:vn_ctl_2\ to zero
Aliasing \ADC_POT:soc\ to zero
Aliasing \ADC_POT:Net_383\ to zero
Aliasing tmpOE__PIN_POT_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing tmpOE__PIN_O_LED_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing tmpOE__PIN_IR_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:hwCapture\ to zero
Aliasing \PWM_O_LED:PWMUDB:trig_out\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:final_kill\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:reset\ to zero
Aliasing \PWM_O_LED:PWMUDB:status_6\ to zero
Aliasing \PWM_O_LED:PWMUDB:status_4\ to zero
Aliasing \PWM_O_LED:PWMUDB:cmp2\ to zero
Aliasing \PWM_O_LED:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_O_LED:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_O_LED:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_O_LED:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_O_LED:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_BUZZER:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BUZZER:PWMUDB:trig_out\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_BUZZER:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:final_kill\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_BUZZER:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:reset\ to zero
Aliasing \PWM_BUZZER:PWMUDB:status_6\ to zero
Aliasing \PWM_BUZZER:PWMUDB:status_4\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cmp2\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_BUZZER:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BUZZER:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_BUZZER:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_BUZZER:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_DISPLAY_net_0
Aliasing tmpOE__PIN_BUZZER_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_ALARM:PWMUDB:hwCapture\ to zero
Aliasing \PWM_ALARM:PWMUDB:trig_out\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_ALARM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:final_kill\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_ALARM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:reset\ to zero
Aliasing \PWM_ALARM:PWMUDB:status_6\ to zero
Aliasing \PWM_ALARM:PWMUDB:status_4\ to zero
Aliasing \PWM_ALARM:PWMUDB:cmp2\ to zero
Aliasing \PWM_ALARM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_ALARM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_ALARM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_ALARM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_ALARM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_DISPLAY_net_0
Aliasing tmpOE__PIN_ALARM_net_0 to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_O_LED:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_O_LED:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_O_LED:PWMUDB:prevCompare1\\D\ to \PWM_O_LED:PWMUDB:pwm_temp\
Aliasing \PWM_O_LED:PWMUDB:tc_i_reg\\D\ to \PWM_O_LED:PWMUDB:status_2\
Aliasing \PWM_BUZZER:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_BUZZER:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BUZZER:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BUZZER:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_BUZZER:PWMUDB:prevCompare1\\D\ to \PWM_BUZZER:PWMUDB:pwm_temp\
Aliasing \PWM_BUZZER:PWMUDB:tc_i_reg\\D\ to \PWM_BUZZER:PWMUDB:status_2\
Aliasing \PWM_ALARM:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_ALARM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_ALARM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_ALARM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_DISPLAY_net_0
Aliasing \PWM_ALARM:PWMUDB:prevCompare1\\D\ to \PWM_ALARM:PWMUDB:pwm_temp\
Aliasing \PWM_ALARM:PWMUDB:tc_i_reg\\D\ to \PWM_ALARM:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire tmpOE__SCL_DISPLAY_net_0[9] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Rhs of wire \I2C_DISPLAY:sda_x_wire\[14] = \I2C_DISPLAY:Net_643_1\[15]
Removing Rhs of wire \I2C_DISPLAY:Net_697\[17] = \I2C_DISPLAY:Net_643_2\[23]
Removing Rhs of wire \I2C_DISPLAY:Net_1109_0\[20] = \I2C_DISPLAY:scl_yfb\[33]
Removing Rhs of wire \I2C_DISPLAY:Net_1109_1\[21] = \I2C_DISPLAY:sda_yfb\[34]
Removing Lhs of wire \I2C_DISPLAY:scl_x_wire\[24] = \I2C_DISPLAY:Net_643_0\[22]
Removing Lhs of wire \I2C_DISPLAY:Net_969\[25] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \I2C_DISPLAY:Net_968\[26] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \I2C_DISPLAY:tmpOE__Bufoe_scl_net_0\[36] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \I2C_DISPLAY:tmpOE__Bufoe_sda_net_0\[38] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \ADC_POT:vp_ctl_0\[49] = zero[2]
Removing Lhs of wire \ADC_POT:vp_ctl_2\[50] = zero[2]
Removing Lhs of wire \ADC_POT:vn_ctl_1\[51] = zero[2]
Removing Lhs of wire \ADC_POT:vn_ctl_3\[52] = zero[2]
Removing Lhs of wire \ADC_POT:vp_ctl_1\[53] = zero[2]
Removing Lhs of wire \ADC_POT:vp_ctl_3\[54] = zero[2]
Removing Lhs of wire \ADC_POT:vn_ctl_0\[55] = zero[2]
Removing Lhs of wire \ADC_POT:vn_ctl_2\[56] = zero[2]
Removing Rhs of wire \ADC_POT:Net_188\[60] = \ADC_POT:Net_221\[61]
Removing Lhs of wire \ADC_POT:soc\[67] = zero[2]
Removing Lhs of wire \ADC_POT:Net_383\[93] = zero[2]
Removing Lhs of wire tmpOE__PIN_POT_net_0[95] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire tmpOE__PIN_O_LED_net_0[101] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Rhs of wire Net_503[102] = \PWM_O_LED:Net_96\[286]
Removing Rhs of wire Net_503[102] = \PWM_O_LED:PWMUDB:pwm_i_reg\[278]
Removing Lhs of wire tmpOE__PIN_IR_net_0[108] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:ctrl_enable\[127] = \PWM_O_LED:PWMUDB:control_7\[119]
Removing Lhs of wire \PWM_O_LED:PWMUDB:hwCapture\[137] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:hwEnable\[138] = \PWM_O_LED:PWMUDB:control_7\[119]
Removing Lhs of wire \PWM_O_LED:PWMUDB:trig_out\[142] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:runmode_enable\\R\[144] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:runmode_enable\\S\[145] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_enable\[146] = \PWM_O_LED:PWMUDB:runmode_enable\[143]
Removing Lhs of wire \PWM_O_LED:PWMUDB:ltch_kill_reg\\R\[150] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:ltch_kill_reg\\S\[151] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:min_kill_reg\\R\[152] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:min_kill_reg\\S\[153] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_kill\[156] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_1\[160] = \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_1\[448]
Removing Lhs of wire \PWM_O_LED:PWMUDB:add_vi_vv_MODGEN_1_0\[162] = \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_0\[449]
Removing Lhs of wire \PWM_O_LED:PWMUDB:dith_count_1\\R\[163] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:dith_count_1\\S\[164] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:dith_count_0\\R\[165] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:dith_count_0\\S\[166] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:reset\[169] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:status_6\[170] = zero[2]
Removing Rhs of wire \PWM_O_LED:PWMUDB:status_5\[171] = \PWM_O_LED:PWMUDB:final_kill_reg\[185]
Removing Lhs of wire \PWM_O_LED:PWMUDB:status_4\[172] = zero[2]
Removing Rhs of wire \PWM_O_LED:PWMUDB:status_3\[173] = \PWM_O_LED:PWMUDB:fifo_full\[192]
Removing Rhs of wire \PWM_O_LED:PWMUDB:status_1\[175] = \PWM_O_LED:PWMUDB:cmp2_status_reg\[184]
Removing Rhs of wire \PWM_O_LED:PWMUDB:status_0\[176] = \PWM_O_LED:PWMUDB:cmp1_status_reg\[183]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp2_status\[181] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp2\[182] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp1_status_reg\\R\[186] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp1_status_reg\\S\[187] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp2_status_reg\\R\[188] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp2_status_reg\\S\[189] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_kill_reg\\R\[190] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_kill_reg\\S\[191] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cs_addr_2\[193] = \PWM_O_LED:PWMUDB:tc_i\[148]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cs_addr_1\[194] = \PWM_O_LED:PWMUDB:runmode_enable\[143]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cs_addr_0\[195] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:compare1\[276] = \PWM_O_LED:PWMUDB:cmp1_less\[247]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm1_i\[281] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm2_i\[283] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm_temp\[289] = \PWM_O_LED:PWMUDB:cmp1\[179]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_23\[330] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_22\[331] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_21\[332] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_20\[333] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_19\[334] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_18\[335] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_17\[336] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_16\[337] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_15\[338] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_14\[339] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_13\[340] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_12\[341] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_11\[342] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_10\[343] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_9\[344] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_8\[345] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_7\[346] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_6\[347] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_5\[348] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_4\[349] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_3\[350] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_2\[351] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_1\[352] = \PWM_O_LED:PWMUDB:MODIN1_1\[353]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODIN1_1\[353] = \PWM_O_LED:PWMUDB:dith_count_1\[159]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:a_0\[354] = \PWM_O_LED:PWMUDB:MODIN1_0\[355]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODIN1_0\[355] = \PWM_O_LED:PWMUDB:dith_count_0\[161]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[487] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[488] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:ctrl_enable\[510] = \PWM_BUZZER:PWMUDB:control_7\[502]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:hwCapture\[520] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:hwEnable\[521] = \PWM_BUZZER:PWMUDB:control_7\[502]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:trig_out\[525] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:runmode_enable\\R\[527] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:runmode_enable\\S\[528] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_enable\[529] = \PWM_BUZZER:PWMUDB:runmode_enable\[526]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:ltch_kill_reg\\R\[533] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:ltch_kill_reg\\S\[534] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:min_kill_reg\\R\[535] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:min_kill_reg\\S\[536] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_kill\[539] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_1\[543] = \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_1\[831]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:add_vi_vv_MODGEN_2_0\[545] = \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_0\[832]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:dith_count_1\\R\[546] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:dith_count_1\\S\[547] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:dith_count_0\\R\[548] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:dith_count_0\\S\[549] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:reset\[552] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:status_6\[553] = zero[2]
Removing Rhs of wire \PWM_BUZZER:PWMUDB:status_5\[554] = \PWM_BUZZER:PWMUDB:final_kill_reg\[568]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:status_4\[555] = zero[2]
Removing Rhs of wire \PWM_BUZZER:PWMUDB:status_3\[556] = \PWM_BUZZER:PWMUDB:fifo_full\[575]
Removing Rhs of wire \PWM_BUZZER:PWMUDB:status_1\[558] = \PWM_BUZZER:PWMUDB:cmp2_status_reg\[567]
Removing Rhs of wire \PWM_BUZZER:PWMUDB:status_0\[559] = \PWM_BUZZER:PWMUDB:cmp1_status_reg\[566]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp2_status\[564] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp2\[565] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp1_status_reg\\R\[569] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp1_status_reg\\S\[570] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp2_status_reg\\R\[571] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp2_status_reg\\S\[572] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_kill_reg\\R\[573] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_kill_reg\\S\[574] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cs_addr_2\[576] = \PWM_BUZZER:PWMUDB:tc_i\[531]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cs_addr_1\[577] = \PWM_BUZZER:PWMUDB:runmode_enable\[526]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cs_addr_0\[578] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:compare1\[659] = \PWM_BUZZER:PWMUDB:cmp1_less\[630]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm1_i\[664] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm2_i\[666] = zero[2]
Removing Rhs of wire \PWM_BUZZER:Net_96\[669] = \PWM_BUZZER:PWMUDB:pwm_i_reg\[661]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm_temp\[672] = \PWM_BUZZER:PWMUDB:cmp1\[562]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_23\[713] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_22\[714] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_21\[715] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_20\[716] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_19\[717] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_18\[718] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_17\[719] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_16\[720] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_15\[721] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_14\[722] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_13\[723] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_12\[724] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_11\[725] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_10\[726] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_9\[727] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_8\[728] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_7\[729] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_6\[730] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_5\[731] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_4\[732] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_3\[733] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_2\[734] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_1\[735] = \PWM_BUZZER:PWMUDB:MODIN2_1\[736]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODIN2_1\[736] = \PWM_BUZZER:PWMUDB:dith_count_1\[542]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:a_0\[737] = \PWM_BUZZER:PWMUDB:MODIN2_0\[738]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODIN2_0\[738] = \PWM_BUZZER:PWMUDB:dith_count_0\[544]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[870] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[871] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Rhs of wire Net_897[872] = \PWM_BUZZER:Net_96\[669]
Removing Lhs of wire tmpOE__PIN_BUZZER_net_0[879] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:ctrl_enable\[901] = \PWM_ALARM:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_ALARM:PWMUDB:hwCapture\[911] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:hwEnable\[912] = \PWM_ALARM:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_ALARM:PWMUDB:trig_out\[916] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:runmode_enable\\R\[918] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:runmode_enable\\S\[919] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_enable\[920] = \PWM_ALARM:PWMUDB:runmode_enable\[917]
Removing Lhs of wire \PWM_ALARM:PWMUDB:ltch_kill_reg\\R\[924] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:ltch_kill_reg\\S\[925] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:min_kill_reg\\R\[926] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:min_kill_reg\\S\[927] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_kill\[930] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_1\[934] = \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_1\[1222]
Removing Lhs of wire \PWM_ALARM:PWMUDB:add_vi_vv_MODGEN_3_0\[936] = \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_0\[1223]
Removing Lhs of wire \PWM_ALARM:PWMUDB:dith_count_1\\R\[937] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:dith_count_1\\S\[938] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:dith_count_0\\R\[939] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:dith_count_0\\S\[940] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:reset\[943] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:status_6\[944] = zero[2]
Removing Rhs of wire \PWM_ALARM:PWMUDB:status_5\[945] = \PWM_ALARM:PWMUDB:final_kill_reg\[959]
Removing Lhs of wire \PWM_ALARM:PWMUDB:status_4\[946] = zero[2]
Removing Rhs of wire \PWM_ALARM:PWMUDB:status_3\[947] = \PWM_ALARM:PWMUDB:fifo_full\[966]
Removing Rhs of wire \PWM_ALARM:PWMUDB:status_1\[949] = \PWM_ALARM:PWMUDB:cmp2_status_reg\[958]
Removing Rhs of wire \PWM_ALARM:PWMUDB:status_0\[950] = \PWM_ALARM:PWMUDB:cmp1_status_reg\[957]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp2_status\[955] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp2\[956] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp1_status_reg\\R\[960] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp1_status_reg\\S\[961] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp2_status_reg\\R\[962] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp2_status_reg\\S\[963] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_kill_reg\\R\[964] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_kill_reg\\S\[965] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cs_addr_2\[967] = \PWM_ALARM:PWMUDB:tc_i\[922]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cs_addr_1\[968] = \PWM_ALARM:PWMUDB:runmode_enable\[917]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cs_addr_0\[969] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:compare1\[1050] = \PWM_ALARM:PWMUDB:cmp1_less\[1021]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm1_i\[1055] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm2_i\[1057] = zero[2]
Removing Rhs of wire \PWM_ALARM:Net_96\[1060] = \PWM_ALARM:PWMUDB:pwm_i_reg\[1052]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm_temp\[1063] = \PWM_ALARM:PWMUDB:cmp1\[953]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_23\[1104] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_22\[1105] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_21\[1106] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_20\[1107] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_19\[1108] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_18\[1109] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_17\[1110] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_16\[1111] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_15\[1112] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_14\[1113] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_13\[1114] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_12\[1115] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_11\[1116] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_10\[1117] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_9\[1118] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_8\[1119] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_7\[1120] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_6\[1121] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_5\[1122] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_4\[1123] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_3\[1124] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_2\[1125] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_1\[1126] = \PWM_ALARM:PWMUDB:MODIN3_1\[1127]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODIN3_1\[1127] = \PWM_ALARM:PWMUDB:dith_count_1\[933]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:a_0\[1128] = \PWM_ALARM:PWMUDB:MODIN3_0\[1129]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODIN3_0\[1129] = \PWM_ALARM:PWMUDB:dith_count_0\[935]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1261] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1262] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Rhs of wire Net_1117[1263] = \PWM_ALARM:Net_96\[1060]
Removing Lhs of wire tmpOE__PIN_ALARM_net_0[1270] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:min_kill_reg\\D\[1275] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:prevCapture\\D\[1276] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:trig_last\\D\[1277] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:ltch_kill_reg\\D\[1280] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_O_LED:PWMUDB:prevCompare1\\D\[1283] = \PWM_O_LED:PWMUDB:cmp1\[179]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp1_status_reg\\D\[1284] = \PWM_O_LED:PWMUDB:cmp1_status\[180]
Removing Lhs of wire \PWM_O_LED:PWMUDB:cmp2_status_reg\\D\[1285] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm_i_reg\\D\[1287] = \PWM_O_LED:PWMUDB:pwm_i\[279]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm1_i_reg\\D\[1288] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:pwm2_i_reg\\D\[1289] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:tc_i_reg\\D\[1290] = \PWM_O_LED:PWMUDB:status_2\[174]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:min_kill_reg\\D\[1291] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:prevCapture\\D\[1292] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:trig_last\\D\[1293] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:ltch_kill_reg\\D\[1296] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:prevCompare1\\D\[1299] = \PWM_BUZZER:PWMUDB:cmp1\[562]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp1_status_reg\\D\[1300] = \PWM_BUZZER:PWMUDB:cmp1_status\[563]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:cmp2_status_reg\\D\[1301] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm_i_reg\\D\[1303] = \PWM_BUZZER:PWMUDB:pwm_i\[662]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm1_i_reg\\D\[1304] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:pwm2_i_reg\\D\[1305] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:tc_i_reg\\D\[1306] = \PWM_BUZZER:PWMUDB:status_2\[557]
Removing Lhs of wire \PWM_ALARM:PWMUDB:min_kill_reg\\D\[1307] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:prevCapture\\D\[1308] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:trig_last\\D\[1309] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:ltch_kill_reg\\D\[1312] = tmpOE__SDA_DISPLAY_net_0[1]
Removing Lhs of wire \PWM_ALARM:PWMUDB:prevCompare1\\D\[1315] = \PWM_ALARM:PWMUDB:cmp1\[953]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp1_status_reg\\D\[1316] = \PWM_ALARM:PWMUDB:cmp1_status\[954]
Removing Lhs of wire \PWM_ALARM:PWMUDB:cmp2_status_reg\\D\[1317] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm_i_reg\\D\[1319] = \PWM_ALARM:PWMUDB:pwm_i\[1053]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm1_i_reg\\D\[1320] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:pwm2_i_reg\\D\[1321] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:tc_i_reg\\D\[1322] = \PWM_ALARM:PWMUDB:status_2\[948]

------------------------------------------------------
Aliased 0 equations, 270 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_DISPLAY_net_0' (cost = 0):
tmpOE__SDA_DISPLAY_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:cmp1\' (cost = 0):
\PWM_O_LED:PWMUDB:cmp1\ <= (\PWM_O_LED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_O_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_O_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_O_LED:PWMUDB:dith_count_1\ and \PWM_O_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:cmp1\' (cost = 0):
\PWM_BUZZER:PWMUDB:cmp1\ <= (\PWM_BUZZER:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BUZZER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_BUZZER:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BUZZER:PWMUDB:dith_count_1\ and \PWM_BUZZER:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:cmp1\' (cost = 0):
\PWM_ALARM:PWMUDB:cmp1\ <= (\PWM_ALARM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_ALARM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_ALARM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_ALARM:PWMUDB:dith_count_1\ and \PWM_ALARM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_O_LED:PWMUDB:dith_count_0\ and \PWM_O_LED:PWMUDB:dith_count_1\)
	OR (not \PWM_O_LED:PWMUDB:dith_count_1\ and \PWM_O_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_BUZZER:PWMUDB:dith_count_0\ and \PWM_BUZZER:PWMUDB:dith_count_1\)
	OR (not \PWM_BUZZER:PWMUDB:dith_count_1\ and \PWM_BUZZER:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_ALARM:PWMUDB:dith_count_0\ and \PWM_ALARM:PWMUDB:dith_count_1\)
	OR (not \PWM_ALARM:PWMUDB:dith_count_1\ and \PWM_ALARM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_O_LED:PWMUDB:final_capture\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_BUZZER:PWMUDB:final_capture\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_ALARM:PWMUDB:final_capture\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_O_LED:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_BUZZER:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_ALARM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC_POT:Net_188\[60] = \ADC_POT:Net_385\[58]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_capture\[197] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[458] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[468] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[478] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_capture\[580] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[841] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[851] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[861] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_capture\[971] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1232] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1242] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1252] = zero[2]
Removing Lhs of wire \PWM_O_LED:PWMUDB:runmode_enable\\D\[1278] = \PWM_O_LED:PWMUDB:control_7\[119]
Removing Lhs of wire \PWM_O_LED:PWMUDB:final_kill_reg\\D\[1286] = zero[2]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:runmode_enable\\D\[1294] = \PWM_BUZZER:PWMUDB:control_7\[502]
Removing Lhs of wire \PWM_BUZZER:PWMUDB:final_kill_reg\\D\[1302] = zero[2]
Removing Lhs of wire \PWM_ALARM:PWMUDB:runmode_enable\\D\[1310] = \PWM_ALARM:PWMUDB:control_7\[893]
Removing Lhs of wire \PWM_ALARM:PWMUDB:final_kill_reg\\D\[1318] = zero[2]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj" -dcpsoc3 Lab7.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.219ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 29 October 2021 17:28:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\brian\Documents\PSoC Creator\Lab7\Lab7.cydsn\Lab7.cyprj -d CY8C5888LTI-LP097 Lab7.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_O_LED:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BUZZER:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_ALARM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_O_LED:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUZZER:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_ALARM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_DISPLAY_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLK_ALARM'. Fanout=1, Signal=Net_1110
    Digital Clock 1: Automatic-assigning  clock 'CLOCK_O_LED'. Fanout=1, Signal=Net_494
    Analog  Clock 0: Automatic-assigning  clock 'ADC_POT_theACLK'. Fanout=2, Signal=\ADC_POT:Net_385\
    Digital Clock 2: Automatic-assigning  clock 'CLK_BUZZER'. Fanout=2, Signal=Net_898
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_O_LED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_O_LED was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_O_LED, EnableOut: Constant 1
    UDB Clk/Enable \PWM_BUZZER:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_BUZZER was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_BUZZER, EnableOut: Constant 1
    UDB Clk/Enable \PWM_ALARM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_ALARM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_ALARM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_DISPLAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_DISPLAY(0)__PA ,
            fb => \I2C_DISPLAY:Net_1109_1\ ,
            pin_input => \I2C_DISPLAY:sda_x_wire\ ,
            pad => SDA_DISPLAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_DISPLAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_DISPLAY(0)__PA ,
            fb => \I2C_DISPLAY:Net_1109_0\ ,
            pin_input => \I2C_DISPLAY:Net_643_0\ ,
            pad => SCL_DISPLAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_POT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_POT(0)__PA ,
            analog_term => Net_12 ,
            pad => PIN_POT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_O_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_O_LED(0)__PA ,
            pin_input => Net_503 ,
            pad => PIN_O_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_IR(0)__PA ,
            pad => PIN_IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_BUZZER(0)__PA ,
            pin_input => Net_899 ,
            pad => PIN_BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_ALARM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_ALARM(0)__PA ,
            pin_input => Net_1117 ,
            pad => PIN_ALARM(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_O_LED:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:runmode_enable\ * \PWM_O_LED:PWMUDB:tc_i\
        );
        Output = \PWM_O_LED:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_BUZZER:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:runmode_enable\ * \PWM_BUZZER:PWMUDB:tc_i\
        );
        Output = \PWM_BUZZER:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_ALARM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:runmode_enable\ * \PWM_ALARM:PWMUDB:tc_i\
        );
        Output = \PWM_ALARM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_899, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_897 * Net_898_local
        );
        Output = Net_899 (fanout=1)

    MacroCell: Name=\PWM_O_LED:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:control_7\
        );
        Output = \PWM_O_LED:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_O_LED:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_O_LED:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_O_LED:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_O_LED:PWMUDB:prevCompare1\ * \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_O_LED:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_503, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:runmode_enable\ * 
              \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = Net_503 (fanout=1)

    MacroCell: Name=\PWM_BUZZER:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:control_7\
        );
        Output = \PWM_BUZZER:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_BUZZER:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = \PWM_BUZZER:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BUZZER:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUZZER:PWMUDB:prevCompare1\ * 
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = \PWM_BUZZER:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_897, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:runmode_enable\ * 
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = Net_897 (fanout=1)

    MacroCell: Name=\PWM_ALARM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:control_7\
        );
        Output = \PWM_ALARM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_ALARM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = \PWM_ALARM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_ALARM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ALARM:PWMUDB:prevCompare1\ * \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = \PWM_ALARM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1117, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:runmode_enable\ * 
              \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = Net_1117 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_494 ,
            cs_addr_2 => \PWM_O_LED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_O_LED:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_O_LED:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_494 ,
            cs_addr_2 => \PWM_O_LED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_O_LED:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_O_LED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_O_LED:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_O_LED:PWMUDB:status_3\ ,
            chain_in => \PWM_O_LED:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_898 ,
            cs_addr_2 => \PWM_BUZZER:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUZZER:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BUZZER:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_898 ,
            cs_addr_2 => \PWM_BUZZER:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUZZER:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BUZZER:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BUZZER:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_BUZZER:PWMUDB:status_3\ ,
            chain_in => \PWM_BUZZER:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1110 ,
            cs_addr_2 => \PWM_ALARM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ALARM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_ALARM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1110 ,
            cs_addr_2 => \PWM_ALARM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_ALARM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_ALARM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_ALARM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_ALARM:PWMUDB:status_3\ ,
            chain_in => \PWM_ALARM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_O_LED:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_494 ,
            status_3 => \PWM_O_LED:PWMUDB:status_3\ ,
            status_2 => \PWM_O_LED:PWMUDB:status_2\ ,
            status_0 => \PWM_O_LED:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_BUZZER:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_898 ,
            status_3 => \PWM_BUZZER:PWMUDB:status_3\ ,
            status_2 => \PWM_BUZZER:PWMUDB:status_2\ ,
            status_0 => \PWM_BUZZER:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_ALARM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1110 ,
            status_3 => \PWM_ALARM:PWMUDB:status_3\ ,
            status_2 => \PWM_ALARM:PWMUDB:status_2\ ,
            status_0 => \PWM_ALARM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_O_LED:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_494 ,
            control_7 => \PWM_O_LED:PWMUDB:control_7\ ,
            control_6 => \PWM_O_LED:PWMUDB:control_6\ ,
            control_5 => \PWM_O_LED:PWMUDB:control_5\ ,
            control_4 => \PWM_O_LED:PWMUDB:control_4\ ,
            control_3 => \PWM_O_LED:PWMUDB:control_3\ ,
            control_2 => \PWM_O_LED:PWMUDB:control_2\ ,
            control_1 => \PWM_O_LED:PWMUDB:control_1\ ,
            control_0 => \PWM_O_LED:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_BUZZER:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_898 ,
            control_7 => \PWM_BUZZER:PWMUDB:control_7\ ,
            control_6 => \PWM_BUZZER:PWMUDB:control_6\ ,
            control_5 => \PWM_BUZZER:PWMUDB:control_5\ ,
            control_4 => \PWM_BUZZER:PWMUDB:control_4\ ,
            control_3 => \PWM_BUZZER:PWMUDB:control_3\ ,
            control_2 => \PWM_BUZZER:PWMUDB:control_2\ ,
            control_1 => \PWM_BUZZER:PWMUDB:control_1\ ,
            control_0 => \PWM_BUZZER:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_ALARM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1110 ,
            control_7 => \PWM_ALARM:PWMUDB:control_7\ ,
            control_6 => \PWM_ALARM:PWMUDB:control_6\ ,
            control_5 => \PWM_ALARM:PWMUDB:control_5\ ,
            control_4 => \PWM_ALARM:PWMUDB:control_4\ ,
            control_3 => \PWM_ALARM:PWMUDB:control_3\ ,
            control_2 => \PWM_ALARM:PWMUDB:control_2\ ,
            control_1 => \PWM_ALARM:PWMUDB:control_1\ ,
            control_0 => \PWM_ALARM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_DISPLAY:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_POT:IRQ\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_IR
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :  176 :  192 :  8.33 %
  Unique P-terms              :   16 :  368 :  384 :  4.17 %
  Total P-terms               :   16 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.060ms
Tech Mapping phase: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : PIN_ALARM(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : PIN_BUZZER(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PIN_IR(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PIN_O_LED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PIN_POT(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_DISPLAY(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_DISPLAY(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_POT:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_POT:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : PIN_ALARM(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : PIN_BUZZER(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PIN_IR(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PIN_O_LED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PIN_POT(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_DISPLAY(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_DISPLAY(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_POT:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_POT:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.287ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_12 {
    sar_0_vplus
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_4
    p2_4
  }
  Net: \ADC_POT:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_POT:Net_209\ {
  }
  Net: \ADC_POT:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_12
  agl0_x_sar_0_vplus                               -> Net_12
  agl0                                             -> Net_12
  agl0_x_p2_4                                      -> Net_12
  p2_4                                             -> Net_12
  sar_0_vrefhi                                     -> \ADC_POT:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_POT:Net_126\
  sar_0_vminus                                     -> \ADC_POT:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_POT:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_POT:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_POT:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_POT:Net_235\
  sar_0_vref                                       -> \ADC_POT:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.33
                   Pterms :            2.67
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       2.83 :       2.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_494 ,
        cs_addr_2 => \PWM_O_LED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_O_LED:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_O_LED:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUZZER:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:control_7\
        );
        Output = \PWM_BUZZER:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUZZER:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:runmode_enable\ * \PWM_BUZZER:PWMUDB:tc_i\
        );
        Output = \PWM_BUZZER:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_897, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:runmode_enable\ * 
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = Net_897 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_899, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_897 * Net_898_local
        );
        Output = Net_899 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUZZER:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = \PWM_BUZZER:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BUZZER:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_898) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUZZER:PWMUDB:prevCompare1\ * 
              \PWM_BUZZER:PWMUDB:cmp1_less\
        );
        Output = \PWM_BUZZER:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_898 ,
        cs_addr_2 => \PWM_BUZZER:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUZZER:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BUZZER:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BUZZER:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_BUZZER:PWMUDB:status_3\ ,
        chain_in => \PWM_BUZZER:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_BUZZER:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_898 ,
        status_3 => \PWM_BUZZER:PWMUDB:status_3\ ,
        status_2 => \PWM_BUZZER:PWMUDB:status_2\ ,
        status_0 => \PWM_BUZZER:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BUZZER:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_898 ,
        control_7 => \PWM_BUZZER:PWMUDB:control_7\ ,
        control_6 => \PWM_BUZZER:PWMUDB:control_6\ ,
        control_5 => \PWM_BUZZER:PWMUDB:control_5\ ,
        control_4 => \PWM_BUZZER:PWMUDB:control_4\ ,
        control_3 => \PWM_BUZZER:PWMUDB:control_3\ ,
        control_2 => \PWM_BUZZER:PWMUDB:control_2\ ,
        control_1 => \PWM_BUZZER:PWMUDB:control_1\ ,
        control_0 => \PWM_BUZZER:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1110 ,
        cs_addr_2 => \PWM_ALARM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ALARM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_ALARM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_O_LED:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:control_7\
        );
        Output = \PWM_O_LED:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_O_LED:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:runmode_enable\ * \PWM_O_LED:PWMUDB:tc_i\
        );
        Output = \PWM_O_LED:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_503, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:runmode_enable\ * 
              \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = Net_503 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_O_LED:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_O_LED:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_O_LED:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_494) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_O_LED:PWMUDB:prevCompare1\ * \PWM_O_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_O_LED:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_494 ,
        cs_addr_2 => \PWM_O_LED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_O_LED:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_O_LED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_O_LED:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_O_LED:PWMUDB:status_3\ ,
        chain_in => \PWM_O_LED:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_O_LED:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_494 ,
        status_3 => \PWM_O_LED:PWMUDB:status_3\ ,
        status_2 => \PWM_O_LED:PWMUDB:status_2\ ,
        status_0 => \PWM_O_LED:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_O_LED:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_494 ,
        control_7 => \PWM_O_LED:PWMUDB:control_7\ ,
        control_6 => \PWM_O_LED:PWMUDB:control_6\ ,
        control_5 => \PWM_O_LED:PWMUDB:control_5\ ,
        control_4 => \PWM_O_LED:PWMUDB:control_4\ ,
        control_3 => \PWM_O_LED:PWMUDB:control_3\ ,
        control_2 => \PWM_O_LED:PWMUDB:control_2\ ,
        control_1 => \PWM_O_LED:PWMUDB:control_1\ ,
        control_0 => \PWM_O_LED:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_898 ,
        cs_addr_2 => \PWM_BUZZER:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUZZER:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BUZZER:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ALARM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:control_7\
        );
        Output = \PWM_ALARM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_ALARM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:runmode_enable\ * \PWM_ALARM:PWMUDB:tc_i\
        );
        Output = \PWM_ALARM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1117, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:runmode_enable\ * 
              \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = Net_1117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_ALARM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = \PWM_ALARM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_ALARM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1110) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_ALARM:PWMUDB:prevCompare1\ * \PWM_ALARM:PWMUDB:cmp1_less\
        );
        Output = \PWM_ALARM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1110 ,
        cs_addr_2 => \PWM_ALARM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_ALARM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_ALARM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_ALARM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_ALARM:PWMUDB:status_3\ ,
        chain_in => \PWM_ALARM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_ALARM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1110 ,
        status_3 => \PWM_ALARM:PWMUDB:status_3\ ,
        status_2 => \PWM_ALARM:PWMUDB:status_2\ ,
        status_0 => \PWM_ALARM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_ALARM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1110 ,
        control_7 => \PWM_ALARM:PWMUDB:control_7\ ,
        control_6 => \PWM_ALARM:PWMUDB:control_6\ ,
        control_5 => \PWM_ALARM:PWMUDB:control_5\ ,
        control_4 => \PWM_ALARM:PWMUDB:control_4\ ,
        control_3 => \PWM_ALARM:PWMUDB:control_3\ ,
        control_2 => \PWM_ALARM:PWMUDB:control_2\ ,
        control_1 => \PWM_ALARM:PWMUDB:control_1\ ,
        control_0 => \PWM_ALARM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_POT:IRQ\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =ISR_IR
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_DISPLAY:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =PIN_IR
        PORT MAP (
            in_clock_en => tmpOE__SDA_DISPLAY_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SDA_DISPLAY_net_0 ,
            out_reset => zero ,
            interrupt => Net_23 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "5b0c1937-09fc-4ce5-a0c4-c87157d93516"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PIN_IR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_IR(0)__PA ,
        pad => PIN_IR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PIN_O_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_O_LED(0)__PA ,
        pin_input => Net_503 ,
        pad => PIN_O_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PIN_BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_BUZZER(0)__PA ,
        pin_input => Net_899 ,
        pad => PIN_BUZZER(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PIN_POT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_POT(0)__PA ,
        analog_term => Net_12 ,
        pad => PIN_POT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PIN_ALARM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_ALARM(0)__PA ,
        pin_input => Net_1117 ,
        pad => PIN_ALARM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_DISPLAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_DISPLAY(0)__PA ,
        fb => \I2C_DISPLAY:Net_1109_0\ ,
        pin_input => \I2C_DISPLAY:Net_643_0\ ,
        pad => SCL_DISPLAY(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_DISPLAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_DISPLAY(0)__PA ,
        fb => \I2C_DISPLAY:Net_1109_1\ ,
        pin_input => \I2C_DISPLAY:sda_x_wire\ ,
        pad => SDA_DISPLAY(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1110 ,
            dclk_0 => Net_1110_local ,
            dclk_glb_1 => Net_494 ,
            dclk_1 => Net_494_local ,
            aclk_glb_0 => \ADC_POT:Net_385\ ,
            aclk_0 => \ADC_POT:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_POT:Net_381\ ,
            clk_a_dig_0 => \ADC_POT:Net_381_local\ ,
            dclk_glb_2 => Net_898 ,
            dclk_2 => Net_898_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_DISPLAY:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_DISPLAY:Net_1109_0\ ,
            sda_in => \I2C_DISPLAY:Net_1109_1\ ,
            scl_out => \I2C_DISPLAY:Net_643_0\ ,
            sda_out => \I2C_DISPLAY:sda_x_wire\ ,
            interrupt => \I2C_DISPLAY:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_POT:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_POT:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_POT:ADC_SAR\
        PORT MAP (
            vplus => Net_12 ,
            vminus => \ADC_POT:Net_126\ ,
            ext_pin => \ADC_POT:Net_209\ ,
            vrefhi_out => \ADC_POT:Net_126\ ,
            vref => \ADC_POT:Net_235\ ,
            clock => \ADC_POT:Net_385\ ,
            pump_clock => \ADC_POT:Net_385\ ,
            irq => \ADC_POT:Net_252\ ,
            next => Net_18 ,
            data_out_udb_11 => \ADC_POT:Net_207_11\ ,
            data_out_udb_10 => \ADC_POT:Net_207_10\ ,
            data_out_udb_9 => \ADC_POT:Net_207_9\ ,
            data_out_udb_8 => \ADC_POT:Net_207_8\ ,
            data_out_udb_7 => \ADC_POT:Net_207_7\ ,
            data_out_udb_6 => \ADC_POT:Net_207_6\ ,
            data_out_udb_5 => \ADC_POT:Net_207_5\ ,
            data_out_udb_4 => \ADC_POT:Net_207_4\ ,
            data_out_udb_3 => \ADC_POT:Net_207_3\ ,
            data_out_udb_2 => \ADC_POT:Net_207_2\ ,
            data_out_udb_1 => \ADC_POT:Net_207_1\ ,
            data_out_udb_0 => \ADC_POT:Net_207_0\ ,
            eof_udb => Net_15 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------------------
   2 |   0 |     * |    RISING |     HI_Z_DIGITAL |      PIN_IR(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |   PIN_O_LED(0) | In(Net_503)
     |   3 |     * |      NONE |         CMOS_OUT |  PIN_BUZZER(0) | In(Net_899)
     |   4 |     * |      NONE |      HI_Z_ANALOG |     PIN_POT(0) | Analog(Net_12)
     |   5 |     * |      NONE |         CMOS_OUT |   PIN_ALARM(0) | In(Net_1117)
-----+-----+-------+-----------+------------------+----------------+-----------------------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO | SCL_DISPLAY(0) | FB(\I2C_DISPLAY:Net_1109_0\), In(\I2C_DISPLAY:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | SDA_DISPLAY(0) | FB(\I2C_DISPLAY:Net_1109_1\), In(\I2C_DISPLAY:sda_x_wire\)
-------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.023ms
Digital Placement phase: Elapsed time ==> 0s.684ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Lab7_r.vh2" --pcf-path "Lab7.pco" --des-name "Lab7" --dsf-path "Lab7.dsf" --sdc-path "Lab7.sdc" --lib-path "Lab7_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.862ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab7_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.661ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.662ms
API generation phase: Elapsed time ==> 0s.743ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
