# Creating-and-using-custom-IP-blocks-both-in-Verilog-and-using-High-Level-Synthesis
![Screenshot](n7.PNG)
![Screenshot](n6.PNG)
![Screenshot](n5.PNG)
![Screenshot](n4.PNG)
![Screenshot](n3.PNG)
![Screenshot](n2.PNG)
![Screenshot](n1.PNG)
