\hypertarget{struct_a_d_c___memory_map_type}{}\doxysection{ADC\+\_\+\+Memory\+Map\+Type Struct Reference}
\label{struct_a_d_c___memory_map_type}\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}}


ADC declaration structure for its registers.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+ADC/\+ADC\+\_\+private.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_aa0ed76d319137a2ba0cff447f494a52a}{SR}}
\begin{DoxyCompactList}\small\item\em clock control register \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a1b84b4cd1a6d420c4172ebe1a9f29ba9}{CR1}}
\begin{DoxyCompactList}\small\item\em PLL configuration register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a5ca394c394fd2c5fe2b8e5dd6aadb36e}{CR2}}
\begin{DoxyCompactList}\small\item\em clock configuration register \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_ad0190e58b7458dde05014ef48d71e5da}{SMPR1}}
\begin{DoxyCompactList}\small\item\em clock interrupt register \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a8c9973cb992288446638c816fbd0e56e}{SMPR2}}
\begin{DoxyCompactList}\small\item\em AHB1 peripheral reset register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a3ee28d29c9f9b2bfeef5f6f5ab2faa38}{JOFR1}}
\begin{DoxyCompactList}\small\item\em AHB2 peripheral reset register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a5f8f9f5199e4ad3484bed35179a29b65}{JOFR2}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_ad49c8d8557d432ca608a6d6a2bd35b46}{JOFR3}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_af378188c941daf9993f90047a2f95bb5}{JOFR4}}
\begin{DoxyCompactList}\small\item\em APB1 peripheral reset register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a4f9e70fa210c4db1754a766d6d8c622c}{HTR}}
\begin{DoxyCompactList}\small\item\em APB2 peripheral reset register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a10cf88431f2d62372355b6a0cdb55a0c}{LTR}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_af5af84f43ce810fb710149d7f6e420d7}{SQR1}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a9335f953f8007d30d89ca4510a8b32c5}{SQR2}}
\begin{DoxyCompactList}\small\item\em AHB1 peripheral clock enable register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_aff62457d156d32fc995f0623d2ba713e}{SQR3}}
\begin{DoxyCompactList}\small\item\em AHB2 peripheral clock enable register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a78752ddeafb81062503ef49c1421be1f}{JSQR}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a0223e3aa60db3e24c1319db867ec5d7b}{JDR1}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a76516bde404049dace0245548cc66fa7}{JDR2}}
\begin{DoxyCompactList}\small\item\em APB1 peripheral clock enable register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_aa23070953ff5d87edda4870d4bb0ca41}{JDR3}}
\begin{DoxyCompactList}\small\item\em APB2 peripheral clock enable register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_a5e001acb77afed55b3d3239387baa575}{JDR4}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_abcbd82166451364e69be1e7e1f514bd9}{DR}}
\begin{DoxyCompactList}\small\item\em Reserved register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}{CCR}}
\begin{DoxyCompactList}\small\item\em AHB1 peripheral clock enable in low power mode register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC declaration structure for its registers. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00020}{20}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___memory_map_type_aa0ed76d319137a2ba0cff447f494a52a}\label{struct_a_d_c___memory_map_type_aa0ed76d319137a2ba0cff447f494a52a}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SR@{SR}}
\index{SR@{SR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SR}



clock control register 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00026}{26}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a1b84b4cd1a6d420c4172ebe1a9f29ba9}\label{struct_a_d_c___memory_map_type_a1b84b4cd1a6d420c4172ebe1a9f29ba9}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!CR1@{CR1}}
\index{CR1@{CR1}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR1}



PLL configuration register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00031}{31}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a5ca394c394fd2c5fe2b8e5dd6aadb36e}\label{struct_a_d_c___memory_map_type_a5ca394c394fd2c5fe2b8e5dd6aadb36e}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!CR2@{CR2}}
\index{CR2@{CR2}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR2}



clock configuration register 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00036}{36}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_ad0190e58b7458dde05014ef48d71e5da}\label{struct_a_d_c___memory_map_type_ad0190e58b7458dde05014ef48d71e5da}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SMPR1}



clock interrupt register 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00041}{41}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a8c9973cb992288446638c816fbd0e56e}\label{struct_a_d_c___memory_map_type_a8c9973cb992288446638c816fbd0e56e}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SMPR2}



AHB1 peripheral reset register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00046}{46}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a3ee28d29c9f9b2bfeef5f6f5ab2faa38}\label{struct_a_d_c___memory_map_type_a3ee28d29c9f9b2bfeef5f6f5ab2faa38}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JOFR1@{JOFR1}}
\index{JOFR1@{JOFR1}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JOFR1}{JOFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JOFR1}



AHB2 peripheral reset register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00051}{51}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a5f8f9f5199e4ad3484bed35179a29b65}\label{struct_a_d_c___memory_map_type_a5f8f9f5199e4ad3484bed35179a29b65}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JOFR2@{JOFR2}}
\index{JOFR2@{JOFR2}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JOFR2}{JOFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JOFR2}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00056}{56}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_ad49c8d8557d432ca608a6d6a2bd35b46}\label{struct_a_d_c___memory_map_type_ad49c8d8557d432ca608a6d6a2bd35b46}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JOFR3@{JOFR3}}
\index{JOFR3@{JOFR3}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JOFR3}{JOFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JOFR3}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00061}{61}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_af378188c941daf9993f90047a2f95bb5}\label{struct_a_d_c___memory_map_type_af378188c941daf9993f90047a2f95bb5}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JOFR4@{JOFR4}}
\index{JOFR4@{JOFR4}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JOFR4}{JOFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JOFR4}



APB1 peripheral reset register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00066}{66}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a4f9e70fa210c4db1754a766d6d8c622c}\label{struct_a_d_c___memory_map_type_a4f9e70fa210c4db1754a766d6d8c622c}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!HTR@{HTR}}
\index{HTR@{HTR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{HTR}{HTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} HTR}



APB2 peripheral reset register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00071}{71}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a10cf88431f2d62372355b6a0cdb55a0c}\label{struct_a_d_c___memory_map_type_a10cf88431f2d62372355b6a0cdb55a0c}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!LTR@{LTR}}
\index{LTR@{LTR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{LTR}{LTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} LTR}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00076}{76}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_af5af84f43ce810fb710149d7f6e420d7}\label{struct_a_d_c___memory_map_type_af5af84f43ce810fb710149d7f6e420d7}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SQR1}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00081}{81}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a9335f953f8007d30d89ca4510a8b32c5}\label{struct_a_d_c___memory_map_type_a9335f953f8007d30d89ca4510a8b32c5}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SQR2}



AHB1 peripheral clock enable register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00086}{86}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_aff62457d156d32fc995f0623d2ba713e}\label{struct_a_d_c___memory_map_type_aff62457d156d32fc995f0623d2ba713e}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SQR3}



AHB2 peripheral clock enable register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00091}{91}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a78752ddeafb81062503ef49c1421be1f}\label{struct_a_d_c___memory_map_type_a78752ddeafb81062503ef49c1421be1f}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JSQR}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00096}{96}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a0223e3aa60db3e24c1319db867ec5d7b}\label{struct_a_d_c___memory_map_type_a0223e3aa60db3e24c1319db867ec5d7b}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JDR1}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00101}{101}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a76516bde404049dace0245548cc66fa7}\label{struct_a_d_c___memory_map_type_a76516bde404049dace0245548cc66fa7}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JDR2}



APB1 peripheral clock enable register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00106}{106}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_aa23070953ff5d87edda4870d4bb0ca41}\label{struct_a_d_c___memory_map_type_aa23070953ff5d87edda4870d4bb0ca41}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JDR3}



APB2 peripheral clock enable register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00111}{111}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_a5e001acb77afed55b3d3239387baa575}\label{struct_a_d_c___memory_map_type_a5e001acb77afed55b3d3239387baa575}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} JDR4}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00116}{116}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_abcbd82166451364e69be1e7e1f514bd9}\label{struct_a_d_c___memory_map_type_abcbd82166451364e69be1e7e1f514bd9}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!DR@{DR}}
\index{DR@{DR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} DR}



Reserved register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00121}{121}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}\label{struct_a_d_c___memory_map_type_aa190f03a375e5642a2a75c5fe4122268}} 
\index{ADC\_MemoryMapType@{ADC\_MemoryMapType}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_MemoryMapType@{ADC\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CCR}



AHB1 peripheral clock enable in low power mode register. 



Definition at line \mbox{\hyperlink{_a_d_c__private_8h_source_l00126}{126}} of file \mbox{\hyperlink{_a_d_c__private_8h_source}{ADC\+\_\+private.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+ADC/ADC\+\_\+private.\+h\end{DoxyCompactItemize}
