Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 12:10:44 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       297         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         32          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (528)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (368)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 235 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (528)
--------------------------------------------------
 There are 528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.272        0.000                      0                  335        0.133        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.272        0.000                      0                  334        0.133        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_out2_design_1_clk_wiz_0_0       16.708        0.000                      0                    1        0.996        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.698%)  route 3.375ns (80.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     3.153    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.698%)  route 3.375ns (80.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     3.153    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.698%)  route 3.375ns (80.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     3.153    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.698%)  route 3.375ns (80.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     3.153    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.381%)  route 3.235ns (79.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841     3.012    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.381%)  route 3.235ns (79.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841     3.012    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.381%)  route 3.235ns (79.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841     3.012    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[18]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.381%)  route 3.235ns (79.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.666    -1.050    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.594 f  design_1_i/clk_divider_0/U0/count_reg[2]/Q
                         net (fo=2, routed)           0.807     0.213    design_1_i/clk_divider_0/U0/count_reg[2]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.124     0.337 f  design_1_i/clk_divider_0/U0/clk_out_i_4/O
                         net (fo=1, routed)           1.141     1.477    design_1_i/clk_divider_0/U0/clk_out_i_4_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.601 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.446     2.047    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.124     2.171 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841     3.012    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493     8.325    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/C
                         clock pessimism              0.601     8.926    
                         clock uncertainty           -0.072     8.854    
    SLICE_X49Y46         FDRE (Setup_fdre_C_R)       -0.429     8.425    design_1_i/clk_divider_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.916ns (22.862%)  route 3.091ns (77.138%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.848    -0.868    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/Q
                         net (fo=6, routed)           0.842     0.492    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
    SLICE_X112Y76        LUT6 (Prop_lut6_I2_O)        0.124     0.616 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.082    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y76        LUT5 (Prop_lut5_I4_O)        0.124     1.206 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.854     2.060    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y76        LUT3 (Prop_lut3_I0_O)        0.150     2.210 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.929     3.138    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.409     8.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.916ns (22.862%)  route 3.091ns (77.138%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.848    -0.868    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.518    -0.350 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/Q
                         net (fo=6, routed)           0.842     0.492    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
    SLICE_X112Y76        LUT6 (Prop_lut6_I2_O)        0.124     0.616 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.082    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y76        LUT5 (Prop_lut5_I4_O)        0.124     1.206 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.854     2.060    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y76        LUT3 (Prop_lut3_I0_O)        0.150     2.210 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.929     3.138    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.409     8.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  5.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.092%)  route 0.281ns (54.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  design_1_i/clk_divider_0/U0/count_reg[30]/Q
                         net (fo=2, routed)           0.123    -0.405    design_1_i/clk_divider_0/U0/count_reg[30]
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.158    -0.202    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.826    -0.914    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.504    -0.410    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120    -0.290    design_1_i/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.134    -0.326    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X108Y63        LUT4 (Prop_lut4_I2_O)        0.048    -0.278 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[3]
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.131    -0.456    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.378%)  route 0.128ns (47.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/Q
                         net (fo=4, routed)           0.128    -0.331    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]
    SLICE_X106Y64        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X106Y64        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.070    -0.515    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.112    -0.324    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X106Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X106Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.076    -0.509    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y64        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.148    -0.452 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.393    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X108Y64        LUT2 (Prop_lut2_I1_O)        0.098    -0.295 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.295    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X108Y64        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y64        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y64        FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.134    -0.326    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X108Y63        LUT3 (Prop_lut3_I1_O)        0.045    -0.281 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[2]
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.120    -0.467    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.626    -0.605    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.148    -0.457 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/Q
                         net (fo=5, routed)           0.087    -0.371    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
    SLICE_X112Y77        LUT6 (Prop_lut6_I4_O)        0.098    -0.273 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[5]
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.895    -0.845    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.121    -0.484    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.117    -0.319    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
    SLICE_X109Y63        LUT5 (Prop_lut5_I0_O)        0.049    -0.270 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[4]
    SLICE_X109Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.900    -0.840    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X109Y63        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X109Y63        FDRE (Hold_fdre_C_D)         0.104    -0.483    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.624    -0.607    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.318    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.045    -0.273 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.893    -0.847    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.121    -0.486    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.170%)  route 0.173ns (47.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.624    -0.607    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y76        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.293    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y77        LUT4 (Prop_lut4_I2_O)        0.048    -0.245 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[3]
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.895    -0.845    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y77        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.131    -0.461    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.743ns (22.592%)  route 2.546ns (77.408%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.731     0.189    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.290 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=236, routed)         1.815     2.104    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.228 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     2.228    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.235ns (21.049%)  route 0.881ns (78.951%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.267    -0.242    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.216 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=236, routed)         0.614     0.398    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.462ns  (logic 21.851ns (39.398%)  route 33.611ns (60.602%))
  Logic Levels:           57  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.605    54.406    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y87        LUT6 (Prop_lut6_I4_O)        0.124    54.530 r  design_1_i/positie_balletje_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.808    55.338    design_1_i/positie_balletje_0/U0/y_dir_i_2_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I0_O)        0.124    55.462 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    55.462    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X103Y88        FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.543ns  (logic 21.727ns (39.835%)  route 32.816ns (60.165%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.098    53.899    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y88        LUT6 (Prop_lut6_I4_O)        0.124    54.023 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.520    54.543    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X102Y87        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.543ns  (logic 21.727ns (39.835%)  route 32.816ns (60.165%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.098    53.899    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y88        LUT6 (Prop_lut6_I4_O)        0.124    54.023 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.520    54.543    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X102Y87        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.543ns  (logic 21.727ns (39.835%)  route 32.816ns (60.165%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.098    53.899    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y88        LUT6 (Prop_lut6_I4_O)        0.124    54.023 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.520    54.543    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X102Y87        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.543ns  (logic 21.727ns (39.835%)  route 32.816ns (60.165%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.098    53.899    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y88        LUT6 (Prop_lut6_I4_O)        0.124    54.023 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.520    54.543    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X102Y87        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.130ns  (logic 21.753ns (40.187%)  route 32.377ns (59.813%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.179    53.980    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y87        LUT5 (Prop_lut5_I2_O)        0.150    54.130 r  design_1_i/positie_balletje_0/U0/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    54.130    design_1_i/positie_balletje_0/U0/angle[3]_i_2_n_0
    SLICE_X102Y87        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.104ns  (logic 21.727ns (40.158%)  route 32.377ns (59.842%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.179    53.980    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y87        LUT5 (Prop_lut5_I3_O)        0.124    54.104 r  design_1_i/positie_balletje_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    54.104    design_1_i/positie_balletje_0/U0/angle[1]_i_1_n_0
    SLICE_X102Y87        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.900ns  (logic 21.727ns (40.310%)  route 32.173ns (59.690%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=4 LUT3=7 LUT4=7 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           0.975    53.776    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y87        LUT2 (Prop_lut2_I0_O)        0.124    53.900 r  design_1_i/positie_balletje_0/U0/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    53.900    design_1_i/positie_balletje_0/U0/angle[0]_i_1_n_0
    SLICE_X102Y87        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.900ns  (logic 21.727ns (40.310%)  route 32.173ns (59.690%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=7 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    44.437 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/O[2]
                         net (fo=20, routed)          2.992    47.429    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[2]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    48.111 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.111    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_10_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.426 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3__26_carry_i_9/O[3]
                         net (fo=4, routed)           0.991    49.417    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links3[7]
    SLICE_X96Y104        LUT4 (Prop_lut4_I3_O)        0.307    49.724 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5/O
                         net (fo=1, routed)           0.000    49.724    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_i_5_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.100 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry/CO[3]
                         net (fo=1, routed)           0.000    50.100    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.354 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links2_carry__0/CO[0]
                         net (fo=1, routed)           1.242    51.596    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_links224_in
    SLICE_X98Y93         LUT3 (Prop_lut3_I2_O)        0.393    51.989 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.484    52.473    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_2_n_0
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.328    52.801 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           0.975    53.776    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X102Y87        LUT5 (Prop_lut5_I3_O)        0.124    53.900 r  design_1_i/positie_balletje_0/U0/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    53.900    design_1_i/positie_balletje_0/U0/angle[2]_i_1_n_0
    SLICE_X102Y87        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.606ns  (logic 22.215ns (41.441%)  route 31.391ns (58.559%))
  Logic Levels:           58  (CARRY4=29 DSP48E1=1 LDCE=1 LUT1=1 LUT2=5 LUT3=7 LUT4=6 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.971     1.771    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[2]
    SLICE_X109Y66        LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.559 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.559    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.007 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.790     3.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.020     7.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.556    10.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X93Y76         LUT3 (Prop_lut3_I1_O)        0.152    10.525 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.635    11.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_75_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    11.888 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.888    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.005 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.005    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.122 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.122    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37/O[2]
                         net (fo=3, routed)           1.028    13.389    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_37_n_5
    SLICE_X92Y79         LUT3 (Prop_lut3_I2_O)        0.301    13.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.978    14.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X93Y78         LUT5 (Prop_lut5_I0_O)        0.152    14.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           1.097    15.918    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.250 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.763 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[3]
                         net (fo=9, routed)           0.969    18.047    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_4
    SLICE_X95Y82         LUT3 (Prop_lut3_I0_O)        0.337    18.384 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110/O
                         net (fo=1, routed)           0.811    19.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_110_n_0
    SLICE_X97Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    19.796 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.109 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.133    21.242    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X97Y81         LUT4 (Prop_lut4_I2_O)        0.306    21.548 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.548    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X97Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.402    23.500    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.152    23.652 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.388    25.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X102Y79        LUT5 (Prop_lut5_I4_O)        0.326    25.366 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.775    26.141    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X105Y78        LUT6 (Prop_lut6_I4_O)        0.124    26.265 f  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=11, routed)          1.109    27.375    design_1_i/TEMP_positie_peddels/U0/value_1[5]
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.124    27.499 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11/O
                         net (fo=1, routed)           1.129    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_11_n_0
    SLICE_X106Y78        LUT4 (Prop_lut4_I3_O)        0.124    28.752 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7/O
                         net (fo=1, routed)           0.000    28.752    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_i_7_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    29.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0/O[3]
                         net (fo=2, routed)           1.317    30.709    design_1_i/TEMP_positie_peddels/U0/position_y_11__33_carry__0_n_4
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.336    31.045 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1/O
                         net (fo=2, routed)           0.690    31.734    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_1_n_0
    SLICE_X107Y82        LUT4 (Prop_lut4_I0_O)        0.327    32.061 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5/O
                         net (fo=1, routed)           0.000    32.061    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_i_5_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.462 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.462    design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__0_n_0
    SLICE_X107Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.701 r  design_1_i/TEMP_positie_peddels/U0/position_y_11__98_carry__1/O[2]
                         net (fo=6, routed)           0.812    33.514    design_1_i/TEMP_positie_peddels/U0/position_y_11[14]
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.302    33.816 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    33.816    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_i_2_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.214 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.214    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.328 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.328    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__1_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2/O[2]
                         net (fo=12, routed)          1.900    36.467    design_1_i/TEMP_positie_peddels/U0/position_y_10_carry__2_n_5
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.302    36.769 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.769    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_i_4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    37.375 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0/O[3]
                         net (fo=2, routed)           0.820    38.194    design_1_i/TEMP_positie_peddels/U0/position_y_10__62_carry__0_n_4
    SLICE_X104Y83        LUT3 (Prop_lut3_I1_O)        0.335    38.529 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1/O
                         net (fo=2, routed)           0.822    39.352    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_1_n_0
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.331    39.683 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5/O
                         net (fo=1, routed)           0.000    39.683    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_i_5_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.059 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.059    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.382 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1/O[1]
                         net (fo=3, routed)           1.043    41.425    design_1_i/TEMP_positie_peddels/U0/position_y_10__118_carry__1_n_6
    SLICE_X108Y83        LUT4 (Prop_lut4_I2_O)        0.306    41.731 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.731    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_i_7_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.264 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.264    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__2_n_0
    SLICE_X108Y84        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.421 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3/CO[1]
                         net (fo=6, routed)           0.640    43.060    design_1_i/TEMP_positie_peddels/U0/position_y_10__159_carry__3_n_2
    SLICE_X104Y88        LUT3 (Prop_lut3_I0_O)        0.332    43.392 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3/O
                         net (fo=4, routed)           0.673    44.065    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_i_3_n_0
    SLICE_X105Y87        LUT4 (Prop_lut4_I3_O)        0.124    44.189 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2/O
                         net (fo=1, routed)           0.000    44.189    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_i_2_n_0
    SLICE_X105Y87        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.587 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry/CO[3]
                         net (fo=1, routed)           0.000    44.587    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry_n_0
    SLICE_X105Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.809 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/O[0]
                         net (fo=20, routed)          1.466    46.275    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[4]
    SLICE_X94Y85         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.817    47.092 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[3]
                         net (fo=1, routed)           0.864    47.955    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_4
    SLICE_X95Y85         LUT2 (Prop_lut2_I1_O)        0.307    48.262 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1/O
                         net (fo=1, routed)           0.000    48.262    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_1_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.663 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.663    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.934 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           0.729    49.664    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X102Y93        LUT3 (Prop_lut3_I2_O)        0.373    50.037 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.378    50.415    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X102Y93        LUT6 (Prop_lut6_I4_O)        0.124    50.539 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=33, routed)          1.270    51.810    design_1_i/score_counter_0/U0/side_touch
    SLICE_X109Y93        LUT2 (Prop_lut2_I0_O)        0.152    51.962 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_9/O
                         net (fo=1, routed)           0.298    52.259    design_1_i/score_counter_0/U0/score_left_u[3]_i_9_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I0_O)        0.326    52.585 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_7/O
                         net (fo=1, routed)           0.263    52.848    design_1_i/score_counter_0/U0/score_left_u[3]_i_7_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I4_O)        0.124    52.972 r  design_1_i/score_counter_0/U0/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.634    53.606    design_1_i/score_counter_0/U0/score_right_u
    SLICE_X109Y94        FDRE                                         r  design_1_i/score_counter_0/U0/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[4]/C
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[4]/Q
                         net (fo=3, routed)           0.120     0.261    design_1_i/lijn_tekenen_0/U0/hpxl_i[4]
    SLICE_X103Y97        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/C
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[1]/Q
                         net (fo=4, routed)           0.122     0.263    design_1_i/lijn_tekenen_0/U0/hpxl_i[1]
    SLICE_X103Y97        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/C
    SLICE_X97Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/Q
                         net (fo=3, routed)           0.124     0.265    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[8]
    SLICE_X97Y90         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/positie_balletje_0/U0/angle_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/positie_balletje_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDCE                         0.000     0.000 r  design_1_i/positie_balletje_0/U0/angle_counter_reg[7]/C
    SLICE_X105Y86        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/positie_balletje_0/U0/angle_counter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.220    design_1_i/positie_balletje_0/U0/angle_counter[7]
    SLICE_X104Y86        LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  design_1_i/positie_balletje_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.265    design_1_i/positie_balletje_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X104Y86        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.904%)  route 0.126ns (47.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/C
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[2]/Q
                         net (fo=5, routed)           0.126     0.267    design_1_i/lijn_tekenen_0/U0/hpxl_i[2]
    SLICE_X104Y97        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/C
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[1]/Q
                         net (fo=5, routed)           0.126     0.267    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[1]
    SLICE_X102Y93        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/C
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[3]/Q
                         net (fo=5, routed)           0.129     0.270    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[3]
    SLICE_X102Y93        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TEMP_tekenen_peddel_L/U0/pixel_value_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/PixelSig_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE                         0.000     0.000 r  design_1_i/TEMP_tekenen_peddel_L/U0/pixel_value_o_reg/C
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/TEMP_tekenen_peddel_L/U0/pixel_value_o_reg/Q
                         net (fo=1, routed)           0.087     0.228    design_1_i/Coor_PixelR_0/U0/PixelSig_in
    SLICE_X102Y93        LUT5 (Prop_lut5_I4_O)        0.045     0.273 r  design_1_i/Coor_PixelR_0/U0/PixelSig_out_i_1/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/Coor_PixelR_0/U0/PixelSig_out_i_1_n_0
    SLICE_X102Y93        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/PixelSig_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.112     0.276    design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_i
    SLICE_X112Y97        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/C
    SLICE_X95Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[4]/Q
                         net (fo=5, routed)           0.140     0.281    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[4]
    SLICE_X95Y89         FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.333ns  (logic 14.926ns (46.163%)  route 17.407ns (53.837%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.604    30.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y70        LUT6 (Prop_lut6_I4_O)        0.367    31.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    31.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X108Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.271ns  (logic 14.926ns (46.252%)  route 17.345ns (53.748%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.590    30.636    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.367    31.003 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.331    31.333    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X108Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.110ns  (logic 14.926ns (46.483%)  route 17.184ns (53.517%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.429    30.475    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y71        LUT6 (Prop_lut6_I4_O)        0.367    30.842 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.331    31.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X108Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.982ns  (logic 14.926ns (46.670%)  route 17.056ns (53.330%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.301    30.347    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y70        LUT6 (Prop_lut6_I3_O)        0.367    30.714 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    31.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X108Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.979ns  (logic 14.926ns (46.675%)  route 17.053ns (53.325%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.298    30.344    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y70        LUT6 (Prop_lut6_I4_O)        0.367    30.711 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.331    31.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X108Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.899ns  (logic 14.926ns (46.791%)  route 16.973ns (53.209%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.212    30.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y69        LUT6 (Prop_lut6_I3_O)        0.367    30.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.338    30.962    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X106Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.898ns  (logic 14.926ns (46.793%)  route 16.972ns (53.207%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.217    30.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y71        LUT6 (Prop_lut6_I4_O)        0.367    30.630 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.331    30.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X108Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.760ns  (logic 14.926ns (46.996%)  route 16.834ns (53.004%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.939    29.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y71        LUT6 (Prop_lut6_I4_O)        0.367    30.352 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.471    30.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X108Y71        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.748ns  (logic 14.926ns (47.014%)  route 16.822ns (52.986%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.929    29.975    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y71        LUT6 (Prop_lut6_I4_O)        0.367    30.342 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.469    30.811    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X108Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.424ns  (logic 14.926ns (47.498%)  route 16.498ns (52.502%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.779    -0.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y62         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.685     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[11]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.054 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     5.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[8]
                         net (fo=30, routed)          2.968     8.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_97
    SLICE_X101Y53        LUT2 (Prop_lut2_I1_O)        0.124     8.667 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_359_n_0
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276/CO[3]
                         net (fo=1, routed)           0.000     9.331    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_276_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225/CO[3]
                         net (fo=1, routed)           0.000     9.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_225_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.779 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174/O[1]
                         net (fo=2, routed)           1.400    11.178    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_174_n_6
    SLICE_X100Y69        LUT3 (Prop_lut3_I1_O)        0.327    11.505 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    12.362    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I3_O)        0.328    12.690 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    12.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.223 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.223    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.340 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.457 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.457    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.574 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.007    14.896    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.331    15.227 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           0.857    16.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X98Y69         LUT4 (Prop_lut4_I3_O)        0.328    16.412 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    16.412    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X98Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.945 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X98Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.268 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[1]
                         net (fo=20, routed)          1.816    19.084    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_6
    SLICE_X97Y72         LUT3 (Prop_lut3_I1_O)        0.332    19.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.286    20.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X97Y64         LUT4 (Prop_lut4_I0_O)        0.332    21.034 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    21.034    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    21.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X97Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.902 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[0]
                         net (fo=3, routed)           1.391    23.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_7
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.299    23.593 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149/O
                         net (fo=2, routed)           1.072    24.665    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_149_n_0
    SLICE_X106Y72        LUT5 (Prop_lut5_I4_O)        0.152    24.817 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54/O
                         net (fo=2, routed)           1.077    25.894    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_54_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.326    26.220 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58/O
                         net (fo=1, routed)           0.000    26.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_58_n_0
    SLICE_X105Y73        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.752    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.005    27.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X104Y72        LUT4 (Prop_lut4_I1_O)        0.299    28.278 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.791 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.791    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.074    30.120    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X108Y73        LUT6 (Prop_lut6_I3_O)        0.367    30.487 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    30.487    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X108Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.722ns  (logic 0.367ns (50.816%)  route 0.355ns (49.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.367    -1.210 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.355    -0.855    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y77         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.050ns  (logic 0.337ns (32.084%)  route 0.713ns (67.916%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.337    -1.240 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.713    -0.527    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X93Y75         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.287ns  (logic 0.462ns (35.901%)  route 0.825ns (64.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.592    -1.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.367    -1.210 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.363    -0.847    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X93Y75         LUT1 (Prop_lut1_I0_O)        0.095    -0.752 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.462    -0.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X92Y74         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.186ns (18.126%)  route 0.840ns (81.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.840     0.346    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.391 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.391    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X108Y72        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.186ns (17.736%)  route 0.863ns (82.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.752     0.258    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.413    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X108Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.756     0.262    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.417    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X108Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.186ns (16.877%)  route 0.916ns (83.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.798     0.304    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y69        LUT6 (Prop_lut6_I5_O)        0.045     0.349 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.118     0.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X106Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.186ns (16.876%)  route 0.916ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.916     0.422    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045     0.467 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X108Y72        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.186ns (16.782%)  route 0.922ns (83.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.922     0.428    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y73        LUT6 (Prop_lut6_I5_O)        0.045     0.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X108Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 0.186ns (16.447%)  route 0.945ns (83.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.596    -0.635    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.494 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.835     0.340    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.110     0.495    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X108Y70        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.807ns (21.824%)  route 6.471ns (78.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.670     8.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y86         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.807ns (21.824%)  route 6.471ns (78.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.670     8.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y86         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y86         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.632ns (19.899%)  route 6.568ns (80.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=133, routed)         5.586     7.093    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     8.199    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.632ns (19.899%)  route 6.568ns (80.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=133, routed)         5.586     7.093    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     8.199    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.632ns (19.899%)  route 6.568ns (80.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=133, routed)         5.586     7.093    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     8.199    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.632ns (19.899%)  route 6.568ns (80.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=133, routed)         5.586     7.093    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.217 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982     8.199    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.807ns (22.205%)  route 6.330ns (77.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.528     8.136    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.807ns (22.205%)  route 6.330ns (77.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.528     8.136    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.807ns (22.205%)  route 6.330ns (77.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.528     8.136    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.807ns (22.205%)  route 6.330ns (77.795%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.244     4.777    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X106Y76        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.557     6.458    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X92Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.608 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.528     8.136    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X90Y85         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.600    -1.569    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y85         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.200ns (48.029%)  route 0.216ns (51.971%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X93Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.216     0.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X93Y77         LUT5 (Prop_lut5_I0_O)        0.042     0.416 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.416    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.203ns (48.401%)  route 0.216ns (51.599%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X93Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.216     0.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X93Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.419 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X93Y77         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.280ns (42.606%)  route 0.377ns (57.394%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.377     0.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.657 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.657    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.282ns (42.780%)  route 0.377ns (57.220%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.377     0.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y83         LUT4 (Prop_lut4_I2_O)        0.047     0.659 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.659    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.280ns (42.375%)  route 0.381ns (57.626%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.381     0.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.661    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.280ns (42.310%)  route 0.382ns (57.690%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.382     0.617    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.662 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/p_1_in[0]
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.281ns (42.398%)  route 0.382ns (57.602%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.382     0.617    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y82         LUT4 (Prop_lut4_I2_O)        0.046     0.663 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.663    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.282ns (42.548%)  route 0.381ns (57.452%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.381     0.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y82         LUT4 (Prop_lut4_I2_O)        0.047     0.663 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.663    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y82         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.279ns (41.048%)  route 0.401ns (58.952%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.401     0.636    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y83         LUT4 (Prop_lut4_I2_O)        0.044     0.680 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.680    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.280ns (41.134%)  route 0.401ns (58.866%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X92Y77         LDCE (EnToQ_ldce_G_Q)        0.235     0.235 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.401     0.636    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.681 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.681    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y83         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C





