{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712081026260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712081026261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 11:03:46 2024 " "Processing started: Tue Apr  2 11:03:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712081026261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081026261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081026261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712081026767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712081026767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/butterfly.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081045547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081045547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_tb " "Found entity 1: butterfly_tb" {  } { { "butterfly_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/butterfly_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081045559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081045559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft.sv(4) " "Verilog HDL Declaration information at fft.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081045570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft.sv(8) " "Verilog HDL Declaration information at fft.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081045571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081045572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081045572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft_tb " "Found entity 1: ft_tb" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081045583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081045583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft16.sv(4) " "Verilog HDL Declaration information at fft16.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081045593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft16.sv(8) " "Verilog HDL Declaration information at fft16.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712081045593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft16.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft16 " "Found entity 1: fft16" {  } { { "fft16.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712081045594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081045594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ft_tb " "Elaborating entity \"ft_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712081045635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frequencies_32 ft_tb.sv(8) " "Verilog HDL or VHDL warning at ft_tb.sv(8): object \"frequencies_32\" assigned a value but never read" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712081045638 "|ft_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frequencies_16 ft_tb.sv(10) " "Verilog HDL or VHDL warning at ft_tb.sv(10): object \"frequencies_16\" assigned a value but never read" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712081045638 "|ft_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ft_tb.sv(66) " "Verilog HDL warning at ft_tb.sv(66): ignoring unsupported system task" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 66 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1712081045643 "|ft_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ft_tb.sv(70) " "Verilog HDL warning at ft_tb.sv(70): assignments to clk create a combinational loop" {  } { { "ft_tb.sv" "" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 70 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1712081045643 "|ft_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:UUT32 " "Elaborating entity \"fft\" for hierarchy \"fft:UUT32\"" {  } { { "ft_tb.sv" "UUT32" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081045686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly fft:UUT32\|butterfly:butter1 " "Elaborating entity \"butterfly\" for hierarchy \"fft:UUT32\|butterfly:butter1\"" {  } { { "fft.sv" "butter1" { Text "//Mac/Home/Documents/DAV/lab3/fft.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081045708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft16 fft16:UUT16 " "Elaborating entity \"fft16\" for hierarchy \"fft16:UUT16\"" {  } { { "ft_tb.sv" "UUT16" { Text "//Mac/Home/Documents/DAV/lab3/ft_tb.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081045736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly fft16:UUT16\|butterfly:butter1 " "Elaborating entity \"butterfly\" for hierarchy \"fft16:UUT16\|butterfly:butter1\"" {  } { { "fft16.sv" "butter1" { Text "//Mac/Home/Documents/DAV/lab3/fft16.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081045782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712081046484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712081046938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/DAV/lab3/output_files/lab3_top.map.smsg " "Generated suppressed messages file /Documents/DAV/lab3/output_files/lab3_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081046988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712081047155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712081047155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712081047225 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712081047225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712081047225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712081047225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13215 " "Peak virtual memory: 13215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712081047254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  2 11:04:07 2024 " "Processing ended: Tue Apr  2 11:04:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712081047254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712081047254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712081047254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712081047254 ""}
