
TrabajoSed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009390  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08009530  08009530  0000a530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099a8  080099a8  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080099a8  080099a8  0000a9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099b0  080099b0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099b0  080099b0  0000a9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099b4  080099b4  0000a9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080099b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  200001d4  08009b8c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  08009b8c  0000b5bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012094  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026ae  00000000  00000000  0001d298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  0001f948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e14  00000000  00000000  00020af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003b46  00000000  00000000  0002190c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e78  00000000  00000000  00025452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ea61  00000000  00000000  0003a2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8d2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d00  00000000  00000000  000d8d70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000dea70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009518 	.word	0x08009518

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009518 	.word	0x08009518

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;

#define SLAVE_ADDRESS_LCD 0x4E

void lcd_send_cmd (char cmd)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af02      	add	r7, sp, #8
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	f023 030f 	bic.w	r3, r3, #15
 8000f58:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	f043 030c 	orr.w	r3, r3, #12
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f74:	7bbb      	ldrb	r3, [r7, #14]
 8000f76:	f043 030c 	orr.w	r3, r3, #12
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f7e:	7bbb      	ldrb	r3, [r7, #14]
 8000f80:	f043 0308 	orr.w	r3, r3, #8
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f88:	f107 0208 	add.w	r2, r7, #8
 8000f8c:	2364      	movs	r3, #100	@ 0x64
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2304      	movs	r3, #4
 8000f92:	214e      	movs	r1, #78	@ 0x4e
 8000f94:	4803      	ldr	r0, [pc, #12]	@ (8000fa4 <lcd_send_cmd+0x5c>)
 8000f96:	f002 fff5 	bl	8003f84 <HAL_I2C_Master_Transmit>
}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	200002ac 	.word	0x200002ac

08000fa8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af02      	add	r7, sp, #8
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	f023 030f 	bic.w	r3, r3, #15
 8000fb8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	011b      	lsls	r3, r3, #4
 8000fbe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	f043 030d 	orr.w	r3, r3, #13
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	f043 0309 	orr.w	r3, r3, #9
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	f043 030d 	orr.w	r3, r3, #13
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	f043 0309 	orr.w	r3, r3, #9
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000fe8:	f107 0208 	add.w	r2, r7, #8
 8000fec:	2364      	movs	r3, #100	@ 0x64
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	214e      	movs	r1, #78	@ 0x4e
 8000ff4:	4803      	ldr	r0, [pc, #12]	@ (8001004 <lcd_send_data+0x5c>)
 8000ff6:	f002 ffc5 	bl	8003f84 <HAL_I2C_Master_Transmit>
}
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200002ac 	.word	0x200002ac

08001008 <lcd_clear_row>:

void lcd_clear_row(int row)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	lcd_put_cur(row , 0);
 8001010:	2100      	movs	r1, #0
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f000 f81b 	bl	800104e <lcd_put_cur>
	for (int i=0; i<35; i++)
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	e005      	b.n	800102a <lcd_clear_row+0x22>
	{
		lcd_send_data (' ');
 800101e:	2020      	movs	r0, #32
 8001020:	f7ff ffc2 	bl	8000fa8 <lcd_send_data>
	for (int i=0; i<35; i++)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	3301      	adds	r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2b22      	cmp	r3, #34	@ 0x22
 800102e:	ddf6      	ble.n	800101e <lcd_clear_row+0x16>
	}
}
 8001030:	bf00      	nop
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <lcd_clear>:

void lcd_clear (void)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	af00      	add	r7, sp, #0
	lcd_clear_row(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f7ff ffe2 	bl	8001008 <lcd_clear_row>
	lcd_clear_row(2);
 8001044:	2002      	movs	r0, #2
 8001046:	f7ff ffdf 	bl	8001008 <lcd_clear_row>
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}

0800104e <lcd_put_cur>:

void lcd_put_cur(int row, int col) //row [0,1], col[0,15]
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
 8001056:	6039      	str	r1, [r7, #0]
    switch (row)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <lcd_put_cur+0x18>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d005      	beq.n	8001070 <lcd_put_cur+0x22>
 8001064:	e009      	b.n	800107a <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800106c:	603b      	str	r3, [r7, #0]
            break;
 800106e:	e004      	b.n	800107a <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001076:	603b      	str	r3, [r7, #0]
            break;
 8001078:	bf00      	nop
    }

    lcd_send_cmd (col);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff ff62 	bl	8000f48 <lcd_send_cmd>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <lcd_init>:


void lcd_init (void) //La sucesión de inicialización se encuentra en el datasheet y en la memoria. Se usa el modo de 4 bits
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001090:	2032      	movs	r0, #50	@ 0x32
 8001092:	f001 fc39 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001096:	2030      	movs	r0, #48	@ 0x30
 8001098:	f7ff ff56 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800109c:	2005      	movs	r0, #5
 800109e:	f001 fc33 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010a2:	2030      	movs	r0, #48	@ 0x30
 80010a4:	f7ff ff50 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80010a8:	2001      	movs	r0, #1
 80010aa:	f001 fc2d 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x30);
 80010ae:	2030      	movs	r0, #48	@ 0x30
 80010b0:	f7ff ff4a 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(10);
 80010b4:	200a      	movs	r0, #10
 80010b6:	f001 fc27 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80010ba:	2020      	movs	r0, #32
 80010bc:	f7ff ff44 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(10);
 80010c0:	200a      	movs	r0, #10
 80010c2:	f001 fc21 	bl	8002908 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80010c6:	2028      	movs	r0, #40	@ 0x28
 80010c8:	f7ff ff3e 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(1);
 80010cc:	2001      	movs	r0, #1
 80010ce:	f001 fc1b 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80010d2:	2008      	movs	r0, #8
 80010d4:	f7ff ff38 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(1);
 80010d8:	2001      	movs	r0, #1
 80010da:	f001 fc15 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80010de:	2001      	movs	r0, #1
 80010e0:	f7ff ff32 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(1);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f001 fc0f 	bl	8002908 <HAL_Delay>
	HAL_Delay(1);
 80010ea:	2001      	movs	r0, #1
 80010ec:	f001 fc0c 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80010f0:	2006      	movs	r0, #6
 80010f2:	f7ff ff29 	bl	8000f48 <lcd_send_cmd>
	HAL_Delay(1);
 80010f6:	2001      	movs	r0, #1
 80010f8:	f001 fc06 	bl	8002908 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80010fc:	200c      	movs	r0, #12
 80010fe:	f7ff ff23 	bl	8000f48 <lcd_send_cmd>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}

08001106 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800110e:	e006      	b.n	800111e <lcd_send_string+0x18>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	1c5a      	adds	r2, r3, #1
 8001114:	607a      	str	r2, [r7, #4]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff45 	bl	8000fa8 <lcd_send_data>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1f4      	bne.n	8001110 <lcd_send_string+0xa>
}
 8001126:	bf00      	nop
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <Display_Temp>:
	sprintf(str,"RH:%.2f",Rh/10);
	lcd_send_string(str);
	lcd_send_data('%');
}

void Display_Temp(float Temp, int row){  // Antes de mostrar el dato se limpia la fila
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	ed87 0a01 	vstr	s0, [r7, #4]
 800113a:	6038      	str	r0, [r7, #0]

	char str[20] = {0};
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	f107 0310 	add.w	r3, r7, #16
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
	lcd_clear_row(row);
 800114e:	6838      	ldr	r0, [r7, #0]
 8001150:	f7ff ff5a 	bl	8001008 <lcd_clear_row>
	lcd_put_cur(row,0);
 8001154:	2100      	movs	r1, #0
 8001156:	6838      	ldr	r0, [r7, #0]
 8001158:	f7ff ff79 	bl	800104e <lcd_put_cur>

	sprintf(str,"TEMP:%.2f",Temp/10);
 800115c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001160:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001164:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001168:	ee16 0a90 	vmov	r0, s13
 800116c:	f7ff f9f4 	bl	8000558 <__aeabi_f2d>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	f107 000c 	add.w	r0, r7, #12
 8001178:	4907      	ldr	r1, [pc, #28]	@ (8001198 <Display_Temp+0x68>)
 800117a:	f006 f8a1 	bl	80072c0 <siprintf>
	lcd_send_string(str);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ffbf 	bl	8001106 <lcd_send_string>
	lcd_send_data('C');
 8001188:	2043      	movs	r0, #67	@ 0x43
 800118a:	f7ff ff0d 	bl	8000fa8 <lcd_send_data>
}
 800118e:	bf00      	nop
 8001190:	3720      	adds	r7, #32
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	08009538 	.word	0x08009538

0800119c <delayMicroseconds>:
static void MX_USART1_UART_Init(void);
static void MX_ADC1_Init(void);
/* USER CODE BEGIN PFP */
void delayMicroseconds(uint16_t microseconds);

void delayMicroseconds(uint16_t microseconds) {
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim4, 0); // Reinicia el contador
 80011a6:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <delayMicroseconds+0x30>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2200      	movs	r2, #0
 80011ac:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim4) < microseconds); // Espera
 80011ae:	bf00      	nop
 80011b0:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <delayMicroseconds+0x30>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d3f9      	bcc.n	80011b0 <delayMicroseconds+0x14>
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000390 	.word	0x20000390

080011d0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END 0 */

// Interrupción GPIO
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == EMERGENCY_BUTTON_PIN) {
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	2b08      	cmp	r3, #8
 80011de:	d103      	bne.n	80011e8 <HAL_GPIO_EXTI_Callback+0x18>
        emergencyFlag = 1; // Activar la bandera de emergencia
 80011e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <HAL_GPIO_EXTI_Callback+0x40>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	701a      	strb	r2, [r3, #0]
    	}
    	else if (GPIO_Pin == MODE2_BUTTON_PIN){
    		modo =2;
    	}
    }
}
 80011e6:	e00c      	b.n	8001202 <HAL_GPIO_EXTI_Callback+0x32>
    	if (GPIO_Pin == MODE_BUTTON_PIN){
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d103      	bne.n	80011f6 <HAL_GPIO_EXTI_Callback+0x26>
    		modo =1;
 80011ee:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <HAL_GPIO_EXTI_Callback+0x44>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	e005      	b.n	8001202 <HAL_GPIO_EXTI_Callback+0x32>
    	else if (GPIO_Pin == MODE2_BUTTON_PIN){
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	2b80      	cmp	r3, #128	@ 0x80
 80011fa:	d102      	bne.n	8001202 <HAL_GPIO_EXTI_Callback+0x32>
    		modo =2;
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <HAL_GPIO_EXTI_Callback+0x44>)
 80011fe:	2202      	movs	r2, #2
 8001200:	601a      	str	r2, [r3, #0]
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	200001f1 	.word	0x200001f1
 8001214:	20000200 	.word	0x20000200

08001218 <convertirTemperatura>:
float convertirTemperatura(uint32_t lecturaADC, float Tmin, float Tmax) {
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	ed87 0a02 	vstr	s0, [r7, #8]
 8001224:	edc7 0a01 	vstr	s1, [r7, #4]
    return Tmin + ((float)lecturaADC / 4095.0f) * (Tmax - Tmin);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001232:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001260 <convertirTemperatura+0x48>
 8001236:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800123a:	edd7 6a01 	vldr	s13, [r7, #4]
 800123e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001242:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001246:	ee27 7a27 	vmul.f32	s14, s14, s15
 800124a:	edd7 7a02 	vldr	s15, [r7, #8]
 800124e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001252:	eeb0 0a67 	vmov.f32	s0, s15
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	457ff000 	.word	0x457ff000

08001264 <readTemperature>:
float readTemperature(void) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
    uint32_t adcValue = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	607b      	str	r3, [r7, #4]

    // Leer el ADC (potenciómetro)
    HAL_ADC_Start(&hadc1);
 800126e:	4810      	ldr	r0, [pc, #64]	@ (80012b0 <readTemperature+0x4c>)
 8001270:	f001 fbb2 	bl	80029d8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 8001274:	f04f 31ff 	mov.w	r1, #4294967295
 8001278:	480d      	ldr	r0, [pc, #52]	@ (80012b0 <readTemperature+0x4c>)
 800127a:	f001 fc94 	bl	8002ba6 <HAL_ADC_PollForConversion>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d103      	bne.n	800128c <readTemperature+0x28>
        adcValue = HAL_ADC_GetValue(&hadc1);
 8001284:	480a      	ldr	r0, [pc, #40]	@ (80012b0 <readTemperature+0x4c>)
 8001286:	f001 fd19 	bl	8002cbc <HAL_ADC_GetValue>
 800128a:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 800128c:	4808      	ldr	r0, [pc, #32]	@ (80012b0 <readTemperature+0x4c>)
 800128e:	f001 fc57 	bl	8002b40 <HAL_ADC_Stop>

    // Convertir a temperatura (30°C a 60°C)
    return convertirTemperatura(adcValue, 30.0f, 60.0f);
 8001292:	eddf 0a08 	vldr	s1, [pc, #32]	@ 80012b4 <readTemperature+0x50>
 8001296:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffbc 	bl	8001218 <convertirTemperatura>
 80012a0:	eef0 7a40 	vmov.f32	s15, s0
}
 80012a4:	eeb0 0a67 	vmov.f32	s0, s15
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000204 	.word	0x20000204
 80012b4:	42700000 	.word	0x42700000

080012b8 <readUltrasonicDistance1>:


float readUltrasonicDistance1(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
    // Emitir pulso TRIG
	    uint32_t startTime = 0, endTime = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
	    HAL_TIM_Base_Start(&htim4);
 80012c6:	482a      	ldr	r0, [pc, #168]	@ (8001370 <readUltrasonicDistance1+0xb8>)
 80012c8:	f003 fe9e 	bl	8005008 <HAL_TIM_Base_Start>
	    // Genera el pulso TRIG (10µs)
	    HAL_GPIO_WritePin(ULTRASONIC_PORT, TRIG_PIN, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012d2:	4828      	ldr	r0, [pc, #160]	@ (8001374 <readUltrasonicDistance1+0xbc>)
 80012d4:	f002 fcc6 	bl	8003c64 <HAL_GPIO_WritePin>
	    delayMicroseconds(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f7ff ff5f 	bl	800119c <delayMicroseconds>
	    HAL_GPIO_WritePin(ULTRASONIC_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012e4:	4823      	ldr	r0, [pc, #140]	@ (8001374 <readUltrasonicDistance1+0xbc>)
 80012e6:	f002 fcbd 	bl	8003c64 <HAL_GPIO_WritePin>

	    // Espera el inicio del pulso ECHO
	    while (HAL_GPIO_ReadPin(ULTRASONIC_PORT, ECHO_PIN) == GPIO_PIN_RESET);
 80012ea:	bf00      	nop
 80012ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f0:	4820      	ldr	r0, [pc, #128]	@ (8001374 <readUltrasonicDistance1+0xbc>)
 80012f2:	f002 fc9f 	bl	8003c34 <HAL_GPIO_ReadPin>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f7      	beq.n	80012ec <readUltrasonicDistance1+0x34>

	    startTime = __HAL_TIM_GET_COUNTER(&htim4); // Marca el tiempo inicial
 80012fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001370 <readUltrasonicDistance1+0xb8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001302:	60fb      	str	r3, [r7, #12]

	    // Espera el final del pulso ECHO
	    while (HAL_GPIO_ReadPin(ULTRASONIC_PORT, ECHO_PIN) == GPIO_PIN_SET);
 8001304:	bf00      	nop
 8001306:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800130a:	481a      	ldr	r0, [pc, #104]	@ (8001374 <readUltrasonicDistance1+0xbc>)
 800130c:	f002 fc92 	bl	8003c34 <HAL_GPIO_ReadPin>
 8001310:	4603      	mov	r3, r0
 8001312:	2b01      	cmp	r3, #1
 8001314:	d0f7      	beq.n	8001306 <readUltrasonicDistance1+0x4e>

	    endTime = __HAL_TIM_GET_COUNTER(&htim4); // Marca el tiempo final
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <readUltrasonicDistance1+0xb8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800131c:	60bb      	str	r3, [r7, #8]

	    // Calcula la duración del pulso (en microsegundos)
	    uint32_t duration = endTime - startTime;
 800131e:	68ba      	ldr	r2, [r7, #8]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	607b      	str	r3, [r7, #4]

	    // Calcula la distancia en cm (velocidad del sonido: 34300 cm/s)
	    return (duration * 0.0343) / 2;
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff f8f4 	bl	8000514 <__aeabi_ui2d>
 800132c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001368 <readUltrasonicDistance1+0xb0>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f969 	bl	8000608 <__aeabi_dmul>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001346:	f7ff fa89 	bl	800085c <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fc31 	bl	8000bb8 <__aeabi_d2f>
 8001356:	4603      	mov	r3, r0
 8001358:	ee07 3a90 	vmov	s15, r3
}
 800135c:	eeb0 0a67 	vmov.f32	s0, s15
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	04816f00 	.word	0x04816f00
 800136c:	3fa18fc5 	.word	0x3fa18fc5
 8001370:	20000390 	.word	0x20000390
 8001374:	40020c00 	.word	0x40020c00

08001378 <readUltrasonicDistance2>:
float readUltrasonicDistance2(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
    // Emitir pulso TRIG
	    uint32_t startTime = 0, endTime = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
	    HAL_TIM_Base_Start(&htim5);
 8001386:	4828      	ldr	r0, [pc, #160]	@ (8001428 <readUltrasonicDistance2+0xb0>)
 8001388:	f003 fe3e 	bl	8005008 <HAL_TIM_Base_Start>
	    // Genera el pulso TRIG (10µs)
	    HAL_GPIO_WritePin(ULTRASONIC_PORT2, TRIG2_PIN, GPIO_PIN_SET);
 800138c:	2201      	movs	r2, #1
 800138e:	2104      	movs	r1, #4
 8001390:	4826      	ldr	r0, [pc, #152]	@ (800142c <readUltrasonicDistance2+0xb4>)
 8001392:	f002 fc67 	bl	8003c64 <HAL_GPIO_WritePin>
	    delayMicroseconds(10);
 8001396:	200a      	movs	r0, #10
 8001398:	f7ff ff00 	bl	800119c <delayMicroseconds>
	    HAL_GPIO_WritePin(ULTRASONIC_PORT2, TRIG2_PIN, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	2104      	movs	r1, #4
 80013a0:	4822      	ldr	r0, [pc, #136]	@ (800142c <readUltrasonicDistance2+0xb4>)
 80013a2:	f002 fc5f 	bl	8003c64 <HAL_GPIO_WritePin>

	    // Espera el inicio del pulso ECHO
	    while (HAL_GPIO_ReadPin(ULTRASONIC_PORT2, ECHO2_PIN) == GPIO_PIN_RESET);
 80013a6:	bf00      	nop
 80013a8:	2102      	movs	r1, #2
 80013aa:	4820      	ldr	r0, [pc, #128]	@ (800142c <readUltrasonicDistance2+0xb4>)
 80013ac:	f002 fc42 	bl	8003c34 <HAL_GPIO_ReadPin>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f8      	beq.n	80013a8 <readUltrasonicDistance2+0x30>

	    startTime = __HAL_TIM_GET_COUNTER(&htim5); // Marca el tiempo inicial
 80013b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <readUltrasonicDistance2+0xb0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013bc:	60fb      	str	r3, [r7, #12]

	    // Espera el final del pulso ECHO
	    while (HAL_GPIO_ReadPin(ULTRASONIC_PORT2, ECHO2_PIN) == GPIO_PIN_SET);
 80013be:	bf00      	nop
 80013c0:	2102      	movs	r1, #2
 80013c2:	481a      	ldr	r0, [pc, #104]	@ (800142c <readUltrasonicDistance2+0xb4>)
 80013c4:	f002 fc36 	bl	8003c34 <HAL_GPIO_ReadPin>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d0f8      	beq.n	80013c0 <readUltrasonicDistance2+0x48>

	    endTime = __HAL_TIM_GET_COUNTER(&htim5); // Marca el tiempo final
 80013ce:	4b16      	ldr	r3, [pc, #88]	@ (8001428 <readUltrasonicDistance2+0xb0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d4:	60bb      	str	r3, [r7, #8]

	    // Calcula la duración del pulso (en microsegundos)
	    uint32_t duration = endTime - startTime;
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	607b      	str	r3, [r7, #4]

	    // Calcula la distancia en cm (velocidad del sonido: 34300 cm/s)
	    return (duration * 0.0343) / 2;
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff f898 	bl	8000514 <__aeabi_ui2d>
 80013e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001420 <readUltrasonicDistance2+0xa8>)
 80013e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ea:	f7ff f90d 	bl	8000608 <__aeabi_dmul>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013fe:	f7ff fa2d 	bl	800085c <__aeabi_ddiv>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fbd5 	bl	8000bb8 <__aeabi_d2f>
 800140e:	4603      	mov	r3, r0
 8001410:	ee07 3a90 	vmov	s15, r3
}
 8001414:	eeb0 0a67 	vmov.f32	s0, s15
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	04816f00 	.word	0x04816f00
 8001424:	3fa18fc5 	.word	0x3fa18fc5
 8001428:	200003d8 	.word	0x200003d8
 800142c:	40020000 	.word	0x40020000

08001430 <moveMotor1>:

void moveMotor1(void) {
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 500);
 8001434:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <moveMotor1+0x24>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800143c:	639a      	str	r2, [r3, #56]	@ 0x38
	     HAL_Delay(5000);  // Tiempo para subir la barrera
 800143e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001442:	f001 fa61 	bl	8002908 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 2000);
 8001446:	4b03      	ldr	r3, [pc, #12]	@ (8001454 <moveMotor1+0x24>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800144e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000300 	.word	0x20000300

08001458 <moveMotor2>:

void moveMotor2(void) {
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 500);
 800145c:	4b07      	ldr	r3, [pc, #28]	@ (800147c <moveMotor2+0x24>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001464:	639a      	str	r2, [r3, #56]	@ 0x38
	     HAL_Delay(5000);  // Tiempo para subir la barrera
 8001466:	f241 3088 	movw	r0, #5000	@ 0x1388
 800146a:	f001 fa4d 	bl	8002908 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 2000);
 800146e:	4b03      	ldr	r3, [pc, #12]	@ (800147c <moveMotor2+0x24>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001476:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000348 	.word	0x20000348

08001480 <toggleLEDs>:

void toggleLEDs(int presenceDetected) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    if (presenceDetected) {
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d00c      	beq.n	80014a8 <toggleLEDs+0x28>
        HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, GPIO_PIN_SET); // Apagar LED rojo
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001494:	480c      	ldr	r0, [pc, #48]	@ (80014c8 <toggleLEDs+0x48>)
 8001496:	f002 fbe5 	bl	8003c64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, GPIO_PIN_RESET); // Encender LED verde
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014a0:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <toggleLEDs+0x48>)
 80014a2:	f002 fbdf 	bl	8003c64 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, GPIO_PIN_RESET);   // Encender LED rojo
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, GPIO_PIN_SET); // Apagar LED verde
    }
}
 80014a6:	e00b      	b.n	80014c0 <toggleLEDs+0x40>
        HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, GPIO_PIN_RESET);   // Encender LED rojo
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ae:	4806      	ldr	r0, [pc, #24]	@ (80014c8 <toggleLEDs+0x48>)
 80014b0:	f002 fbd8 	bl	8003c64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, GPIO_PIN_SET); // Apagar LED verde
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ba:	4803      	ldr	r0, [pc, #12]	@ (80014c8 <toggleLEDs+0x48>)
 80014bc:	f002 fbd2 	bl	8003c64 <HAL_GPIO_WritePin>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40020800 	.word	0x40020800

080014cc <handleEmergency>:
void handleEmergency(void) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    // Parpadeo de ambos LEDs (rojo y verde) en el estado de emergencia
	 lcd_clear();
 80014d0:	f7ff fdb3 	bl	800103a <lcd_clear>
	 lcd_put_cur(0,0);
 80014d4:	2100      	movs	r1, #0
 80014d6:	2000      	movs	r0, #0
 80014d8:	f7ff fdb9 	bl	800104e <lcd_put_cur>
     lcd_send_string("PAUSA DE");
 80014dc:	4811      	ldr	r0, [pc, #68]	@ (8001524 <handleEmergency+0x58>)
 80014de:	f7ff fe12 	bl	8001106 <lcd_send_string>
     lcd_send_string("EMERGENCIA ");
 80014e2:	4811      	ldr	r0, [pc, #68]	@ (8001528 <handleEmergency+0x5c>)
 80014e4:	f7ff fe0f 	bl	8001106 <lcd_send_string>
	 while (1) {
	        // Parpadeo de los LED
	        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14); // LED verde
 80014e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ec:	480f      	ldr	r0, [pc, #60]	@ (800152c <handleEmergency+0x60>)
 80014ee:	f002 fbd2 	bl	8003c96 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // LED rojo
 80014f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014f6:	480d      	ldr	r0, [pc, #52]	@ (800152c <handleEmergency+0x60>)
 80014f8:	f002 fbcd 	bl	8003c96 <HAL_GPIO_TogglePin>
	        HAL_Delay(500);
 80014fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001500:	f001 fa02 	bl	8002908 <HAL_Delay>

	        // Verificar si el botón de rearme (PA0) fue presionado
	       if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8001504:	2101      	movs	r1, #1
 8001506:	480a      	ldr	r0, [pc, #40]	@ (8001530 <handleEmergency+0x64>)
 8001508:	f002 fb94 	bl	8003c34 <HAL_GPIO_ReadPin>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1ea      	bne.n	80014e8 <handleEmergency+0x1c>
	            currentState = WAITING_BUTTON;
 8001512:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <handleEmergency+0x68>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
	            emergencyFlag = 0; // Restablecer la bandera de emergencia
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <handleEmergency+0x6c>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
	           break; // Salir de la función de emergencia
 800151e:	bf00      	nop
	        }
	    }
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	08009544 	.word	0x08009544
 8001528:	08009550 	.word	0x08009550
 800152c:	40020800 	.word	0x40020800
 8001530:	40020000 	.word	0x40020000
 8001534:	200001f0 	.word	0x200001f0
 8001538:	200001f1 	.word	0x200001f1

0800153c <process>:

void process() {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
    toggleLEDs(1);
 8001542:	2001      	movs	r0, #1
 8001544:	f7ff ff9c 	bl	8001480 <toggleLEDs>

    float distance = 0.0;  // Para el ultrasonido 1
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
    float distance2 = 0.0; // Para el ultrasonido 2
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	607b      	str	r3, [r7, #4]

    // Manejo de estados
    switch (currentState) {
 8001554:	4b66      	ldr	r3, [pc, #408]	@ (80016f0 <process+0x1b4>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	f000 808f 	beq.w	800167e <process+0x142>
 8001560:	2b02      	cmp	r3, #2
 8001562:	f300 80b5 	bgt.w	80016d0 <process+0x194>
 8001566:	2b00      	cmp	r3, #0
 8001568:	d002      	beq.n	8001570 <process+0x34>
 800156a:	2b01      	cmp	r3, #1
 800156c:	d039      	beq.n	80015e2 <process+0xa6>
 800156e:	e0af      	b.n	80016d0 <process+0x194>
        case WAITING_BUTTON:
        	lcd_clear();
 8001570:	f7ff fd63 	bl	800103a <lcd_clear>
        	lcd_put_cur(0,0);
 8001574:	2100      	movs	r1, #0
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fd69 	bl	800104e <lcd_put_cur>
        	lcd_send_string("PULSE PARA INICIO");
 800157c:	485d      	ldr	r0, [pc, #372]	@ (80016f4 <process+0x1b8>)
 800157e:	f7ff fdc2 	bl	8001106 <lcd_send_string>
            // Verificar la bandera de emergencia
            if (emergencyFlag) return;
 8001582:	4b5d      	ldr	r3, [pc, #372]	@ (80016f8 <process+0x1bc>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	f040 80a5 	bne.w	80016d8 <process+0x19c>

            distance = readUltrasonicDistance1();
 800158e:	f7ff fe93 	bl	80012b8 <readUltrasonicDistance1>
 8001592:	ed87 0a02 	vstr	s0, [r7, #8]

            if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET) {
 8001596:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800159a:	4858      	ldr	r0, [pc, #352]	@ (80016fc <process+0x1c0>)
 800159c:	f002 fb4a 	bl	8003c34 <HAL_GPIO_ReadPin>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f040 809a 	bne.w	80016dc <process+0x1a0>
                if (distance > 10.0) {
 80015a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ac:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	dc00      	bgt.n	80015bc <process+0x80>
                    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Iniciar motor 2
                    moveMotor1();
                    currentState = lavando; // Cambiar al estado de lavado
                }
            }
            break;
 80015ba:	e08f      	b.n	80016dc <process+0x1a0>
                	lcd_clear();
 80015bc:	f7ff fd3d 	bl	800103a <lcd_clear>
                	lcd_put_cur(0,0);
 80015c0:	2100      	movs	r1, #0
 80015c2:	2000      	movs	r0, #0
 80015c4:	f7ff fd43 	bl	800104e <lcd_put_cur>
                    lcd_send_string("SUBIENDO BARRERA");
 80015c8:	484d      	ldr	r0, [pc, #308]	@ (8001700 <process+0x1c4>)
 80015ca:	f7ff fd9c 	bl	8001106 <lcd_send_string>
                    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Iniciar motor 2
 80015ce:	2104      	movs	r1, #4
 80015d0:	484c      	ldr	r0, [pc, #304]	@ (8001704 <process+0x1c8>)
 80015d2:	f003 fdcd 	bl	8005170 <HAL_TIM_PWM_Start>
                    moveMotor1();
 80015d6:	f7ff ff2b 	bl	8001430 <moveMotor1>
                    currentState = lavando; // Cambiar al estado de lavado
 80015da:	4b45      	ldr	r3, [pc, #276]	@ (80016f0 <process+0x1b4>)
 80015dc:	2201      	movs	r2, #1
 80015de:	701a      	strb	r2, [r3, #0]
            break;
 80015e0:	e07c      	b.n	80016dc <process+0x1a0>

        case lavando:
        	if (emergencyFlag) return;
 80015e2:	4b45      	ldr	r3, [pc, #276]	@ (80016f8 <process+0x1bc>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d179      	bne.n	80016e0 <process+0x1a4>
        	lcd_clear();
 80015ec:	f7ff fd25 	bl	800103a <lcd_clear>
        	lcd_put_cur(0,0);
 80015f0:	2100      	movs	r1, #0
 80015f2:	2000      	movs	r0, #0
 80015f4:	f7ff fd2b 	bl	800104e <lcd_put_cur>
        	lcd_send_string("Esperando Coche");
 80015f8:	4843      	ldr	r0, [pc, #268]	@ (8001708 <process+0x1cc>)
 80015fa:	f7ff fd84 	bl	8001106 <lcd_send_string>
            distance = readUltrasonicDistance1();
 80015fe:	f7ff fe5b 	bl	80012b8 <readUltrasonicDistance1>
 8001602:	ed87 0a02 	vstr	s0, [r7, #8]
            // Verificar la bandera de emergencia

            if (distance < 10.0) {
 8001606:	edd7 7a02 	vldr	s15, [r7, #8]
 800160a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800160e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001616:	d400      	bmi.n	800161a <process+0xde>
                    if (emergencyFlag) return;
                }
                lcd_send_string("<FIN DEL LAVADO >");
                currentState = MOVING_MOTOR_2; // Cambiar al estado de mover motor 2
            }
            break;
 8001618:	e067      	b.n	80016ea <process+0x1ae>
            	 lcd_clear();
 800161a:	f7ff fd0e 	bl	800103a <lcd_clear>
            	 lcd_put_cur(0,0);
 800161e:	2100      	movs	r1, #0
 8001620:	2000      	movs	r0, #0
 8001622:	f7ff fd14 	bl	800104e <lcd_put_cur>
            	 lcd_send_string("<LAVANDO>");
 8001626:	4839      	ldr	r0, [pc, #228]	@ (800170c <process+0x1d0>)
 8001628:	f7ff fd6d 	bl	8001106 <lcd_send_string>
                for (int i = 0; i < 5; i++) {
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	e01b      	b.n	800166a <process+0x12e>
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001638:	4830      	ldr	r0, [pc, #192]	@ (80016fc <process+0x1c0>)
 800163a:	f002 fb13 	bl	8003c64 <HAL_GPIO_WritePin>
                    HAL_Delay(1000); // Simula tiempo de lavado
 800163e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001642:	f001 f961 	bl	8002908 <HAL_Delay>
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001646:	2200      	movs	r2, #0
 8001648:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800164c:	482b      	ldr	r0, [pc, #172]	@ (80016fc <process+0x1c0>)
 800164e:	f002 fb09 	bl	8003c64 <HAL_GPIO_WritePin>
                    HAL_Delay(1000);
 8001652:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001656:	f001 f957 	bl	8002908 <HAL_Delay>
                    if (emergencyFlag) return;
 800165a:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <process+0x1bc>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d13f      	bne.n	80016e4 <process+0x1a8>
                for (int i = 0; i < 5; i++) {
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	3301      	adds	r3, #1
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2b04      	cmp	r3, #4
 800166e:	dde0      	ble.n	8001632 <process+0xf6>
                lcd_send_string("<FIN DEL LAVADO >");
 8001670:	4827      	ldr	r0, [pc, #156]	@ (8001710 <process+0x1d4>)
 8001672:	f7ff fd48 	bl	8001106 <lcd_send_string>
                currentState = MOVING_MOTOR_2; // Cambiar al estado de mover motor 2
 8001676:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <process+0x1b4>)
 8001678:	2202      	movs	r2, #2
 800167a:	701a      	strb	r2, [r3, #0]
            break;
 800167c:	e035      	b.n	80016ea <process+0x1ae>

        case MOVING_MOTOR_2:
            // Verificar la bandera de emergencia
            if (emergencyFlag) return;
 800167e:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <process+0x1bc>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b00      	cmp	r3, #0
 8001686:	d12f      	bne.n	80016e8 <process+0x1ac>

            distance2 = readUltrasonicDistance2();
 8001688:	f7ff fe76 	bl	8001378 <readUltrasonicDistance2>
 800168c:	ed87 0a01 	vstr	s0, [r7, #4]
            if (distance2 < 7.0) {
 8001690:	edd7 7a01 	vldr	s15, [r7, #4]
 8001694:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8001698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	d400      	bmi.n	80016a4 <process+0x168>
                HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Iniciar motor 2
                moveMotor2();                             // Mover motor 2
                toggleLEDs(1);                            // Encender LED rojo
                currentState = WAITING_BUTTON;            // Volver al estado inicial
            }
            break;
 80016a2:	e022      	b.n	80016ea <process+0x1ae>
            	lcd_clear();
 80016a4:	f7ff fcc9 	bl	800103a <lcd_clear>
            	lcd_put_cur(0,0);
 80016a8:	2100      	movs	r1, #0
 80016aa:	2000      	movs	r0, #0
 80016ac:	f7ff fccf 	bl	800104e <lcd_put_cur>
                lcd_send_string("<BAJANDO BARRERA ⬇️>");
 80016b0:	4818      	ldr	r0, [pc, #96]	@ (8001714 <process+0x1d8>)
 80016b2:	f7ff fd28 	bl	8001106 <lcd_send_string>
                HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Iniciar motor 2
 80016b6:	2104      	movs	r1, #4
 80016b8:	4817      	ldr	r0, [pc, #92]	@ (8001718 <process+0x1dc>)
 80016ba:	f003 fd59 	bl	8005170 <HAL_TIM_PWM_Start>
                moveMotor2();                             // Mover motor 2
 80016be:	f7ff fecb 	bl	8001458 <moveMotor2>
                toggleLEDs(1);                            // Encender LED rojo
 80016c2:	2001      	movs	r0, #1
 80016c4:	f7ff fedc 	bl	8001480 <toggleLEDs>
                currentState = WAITING_BUTTON;            // Volver al estado inicial
 80016c8:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <process+0x1b4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
            break;
 80016ce:	e00c      	b.n	80016ea <process+0x1ae>

        default:
            currentState = WAITING_BUTTON; // Reiniciar estado por seguridad
 80016d0:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <process+0x1b4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
            break;
 80016d6:	e008      	b.n	80016ea <process+0x1ae>
            if (emergencyFlag) return;
 80016d8:	bf00      	nop
 80016da:	e006      	b.n	80016ea <process+0x1ae>
            break;
 80016dc:	bf00      	nop
 80016de:	e004      	b.n	80016ea <process+0x1ae>
        	if (emergencyFlag) return;
 80016e0:	bf00      	nop
 80016e2:	e002      	b.n	80016ea <process+0x1ae>
                    if (emergencyFlag) return;
 80016e4:	bf00      	nop
 80016e6:	e000      	b.n	80016ea <process+0x1ae>
            if (emergencyFlag) return;
 80016e8:	bf00      	nop
    }
}
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200001f0 	.word	0x200001f0
 80016f4:	0800955c 	.word	0x0800955c
 80016f8:	200001f1 	.word	0x200001f1
 80016fc:	40020800 	.word	0x40020800
 8001700:	08009570 	.word	0x08009570
 8001704:	20000300 	.word	0x20000300
 8001708:	08009584 	.word	0x08009584
 800170c:	08009594 	.word	0x08009594
 8001710:	080095a0 	.word	0x080095a0
 8001714:	080095b4 	.word	0x080095b4
 8001718:	20000348 	.word	0x20000348

0800171c <seleccionaTemp>:
        default:
            currentState = WAITING_BUTTON; // Reiniciar estado por seguridad
            break;
    }
}
int seleccionaTemp(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
    lcd_clear();
 8001720:	f7ff fc8b 	bl	800103a <lcd_clear>
    lcd_put_cur(0, 0);
 8001724:	2100      	movs	r1, #0
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff fc91 	bl	800104e <lcd_put_cur>
    lcd_send_string("SELEC. TEMP:");
 800172c:	4832      	ldr	r0, [pc, #200]	@ (80017f8 <seleccionaTemp+0xdc>)
 800172e:	f7ff fcea 	bl	8001106 <lcd_send_string>
    HAL_Delay(2000);
 8001732:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001736:	f001 f8e7 	bl	8002908 <HAL_Delay>
while(1){
        // Leer el valor del potenciómetro y convertirlo a temperatura
        currentTemperature = readTemperature();
 800173a:	f7ff fd93 	bl	8001264 <readTemperature>
 800173e:	eef0 7a40 	vmov.f32	s15, s0
 8001742:	4b2e      	ldr	r3, [pc, #184]	@ (80017fc <seleccionaTemp+0xe0>)
 8001744:	edc3 7a00 	vstr	s15, [r3]

        // Mostrar la temperatura en la pantalla LCD
        lcd_clear();
 8001748:	f7ff fc77 	bl	800103a <lcd_clear>
        lcd_put_cur(1,0);
 800174c:	2100      	movs	r1, #0
 800174e:	2001      	movs	r0, #1
 8001750:	f7ff fc7d 	bl	800104e <lcd_put_cur>
        lcd_send_string("TEMP. SELEC:");
 8001754:	482a      	ldr	r0, [pc, #168]	@ (8001800 <seleccionaTemp+0xe4>)
 8001756:	f7ff fcd6 	bl	8001106 <lcd_send_string>
        lcd_put_cur(0, 0);
 800175a:	2100      	movs	r1, #0
 800175c:	2000      	movs	r0, #0
 800175e:	f7ff fc76 	bl	800104e <lcd_put_cur>
        Display_Temp(currentTemperature*10 , 0);
 8001762:	4b26      	ldr	r3, [pc, #152]	@ (80017fc <seleccionaTemp+0xe0>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800176c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001770:	2000      	movs	r0, #0
 8001772:	eeb0 0a67 	vmov.f32	s0, s15
 8001776:	f7ff fcdb 	bl	8001130 <Display_Temp>



        // Verificar si se presionó el botón de inicio para confirmar la selección
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET) {
 800177a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800177e:	4821      	ldr	r0, [pc, #132]	@ (8001804 <seleccionaTemp+0xe8>)
 8001780:	f002 fa58 	bl	8003c34 <HAL_GPIO_ReadPin>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d12e      	bne.n	80017e8 <seleccionaTemp+0xcc>
            selectedTemperature = currentTemperature; // Guardar la temperatura seleccionada
 800178a:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <seleccionaTemp+0xe0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a1e      	ldr	r2, [pc, #120]	@ (8001808 <seleccionaTemp+0xec>)
 8001790:	6013      	str	r3, [r2, #0]
            isTemperatureSet = 1; // Marcar que la temperatura ha sido fijada
 8001792:	4b1e      	ldr	r3, [pc, #120]	@ (800180c <seleccionaTemp+0xf0>)
 8001794:	2201      	movs	r2, #1
 8001796:	601a      	str	r2, [r3, #0]
            HAL_Delay(500); // Pequeño debounce
 8001798:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800179c:	f001 f8b4 	bl	8002908 <HAL_Delay>

            // Mensaje de confirmación
            lcd_clear();
 80017a0:	f7ff fc4b 	bl	800103a <lcd_clear>
            lcd_put_cur(0, 0);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2000      	movs	r0, #0
 80017a8:	f7ff fc51 	bl	800104e <lcd_put_cur>
            lcd_send_string("TEMP. FIJADA:");
 80017ac:	4818      	ldr	r0, [pc, #96]	@ (8001810 <seleccionaTemp+0xf4>)
 80017ae:	f7ff fcaa 	bl	8001106 <lcd_send_string>
            lcd_put_cur(1, 0);
 80017b2:	2100      	movs	r1, #0
 80017b4:	2001      	movs	r0, #1
 80017b6:	f7ff fc4a 	bl	800104e <lcd_put_cur>
            HAL_Delay(2000);
 80017ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017be:	f001 f8a3 	bl	8002908 <HAL_Delay>
            Display_Temp(currentTemperature*10 , 0);
 80017c2:	4b0e      	ldr	r3, [pc, #56]	@ (80017fc <seleccionaTemp+0xe0>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d0:	2000      	movs	r0, #0
 80017d2:	eeb0 0a67 	vmov.f32	s0, s15
 80017d6:	f7ff fcab 	bl	8001130 <Display_Temp>
            HAL_Delay(2000);
 80017da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017de:	f001 f893 	bl	8002908 <HAL_Delay>
            return isTemperatureSet;
 80017e2:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <seleccionaTemp+0xf0>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	e004      	b.n	80017f2 <seleccionaTemp+0xd6>
            break;

            // Pasar al proceso principal
        }

        HAL_Delay(500); // Actualización cada 500ms
 80017e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ec:	f001 f88c 	bl	8002908 <HAL_Delay>
        currentTemperature = readTemperature();
 80017f0:	e7a3      	b.n	800173a <seleccionaTemp+0x1e>

}
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	080095d0 	.word	0x080095d0
 80017fc:	200001f4 	.word	0x200001f4
 8001800:	080095e0 	.word	0x080095e0
 8001804:	40020800 	.word	0x40020800
 8001808:	200001f8 	.word	0x200001f8
 800180c:	200001fc 	.word	0x200001fc
 8001810:	080095f0 	.word	0x080095f0

08001814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001818:	f001 f804 	bl	8002824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181c:	f000 f848 	bl	80018b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001820:	f000 fb44 	bl	8001eac <MX_GPIO_Init>
  MX_DMA_Init();
 8001824:	f000 fb22 	bl	8001e6c <MX_DMA_Init>
  MX_TIM2_Init();
 8001828:	f000 f92a 	bl	8001a80 <MX_TIM2_Init>
  MX_TIM3_Init();
 800182c:	f000 f99e 	bl	8001b6c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001830:	f000 fa12 	bl	8001c58 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001834:	f000 fa80 	bl	8001d38 <MX_TIM5_Init>
  MX_I2C1_Init();
 8001838:	f000 f8f4 	bl	8001a24 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800183c:	f000 faec 	bl	8001e18 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001840:	f000 f89e 	bl	8001980 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001844:	f7ff fc22 	bl	800108c <lcd_init>
  lcd_clear();
 8001848:	f7ff fbf7 	bl	800103a <lcd_clear>
  lcd_put_cur(0,0);
 800184c:	2100      	movs	r1, #0
 800184e:	2000      	movs	r0, #0
 8001850:	f7ff fbfd 	bl	800104e <lcd_put_cur>
  lcd_send_string("<<<<INICIANDO>>>>");
 8001854:	4812      	ldr	r0, [pc, #72]	@ (80018a0 <main+0x8c>)
 8001856:	f7ff fc56 	bl	8001106 <lcd_send_string>
  HAL_Delay(2000);
 800185a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800185e:	f001 f853 	bl	8002908 <HAL_Delay>
  lcd_clear();
 8001862:	f7ff fbea 	bl	800103a <lcd_clear>
  /* USER CODE END 2 */
  seleccionaTemp();
 8001866:	f7ff ff59 	bl	800171c <seleccionaTemp>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {

	  if (emergencyFlag) {
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <main+0x90>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <main+0x66>
	              handleEmergency(); // Llamar a la función de emergencia
 8001874:	f7ff fe2a 	bl	80014cc <handleEmergency>
 8001878:	e7f7      	b.n	800186a <main+0x56>
	          } else {

	         	if (modo==1){
 800187a:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <main+0x94>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d102      	bne.n	8001888 <main+0x74>
	         		process(); //Ejecutar el proceso principal /// INTERFAZ
 8001882:	f7ff fe5b 	bl	800153c <process>
 8001886:	e7f0      	b.n	800186a <main+0x56>
	         	}
	         	else if(modo==2){
 8001888:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <main+0x94>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d1ec      	bne.n	800186a <main+0x56>

	         	if (isTemperatureSet==1){
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <main+0x98>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d1e8      	bne.n	800186a <main+0x56>
	         		process();
 8001898:	f7ff fe50 	bl	800153c <process>
	  if (emergencyFlag) {
 800189c:	e7e5      	b.n	800186a <main+0x56>
 800189e:	bf00      	nop
 80018a0:	08009600 	.word	0x08009600
 80018a4:	200001f1 	.word	0x200001f1
 80018a8:	20000200 	.word	0x20000200
 80018ac:	200001fc 	.word	0x200001fc

080018b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b094      	sub	sp, #80	@ 0x50
 80018b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018b6:	f107 0320 	add.w	r3, r7, #32
 80018ba:	2230      	movs	r2, #48	@ 0x30
 80018bc:	2100      	movs	r1, #0
 80018be:	4618      	mov	r0, r3
 80018c0:	f005 fd61 	bl	8007386 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018c4:	f107 030c 	add.w	r3, r7, #12
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	4b27      	ldr	r3, [pc, #156]	@ (8001978 <SystemClock_Config+0xc8>)
 80018da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018dc:	4a26      	ldr	r2, [pc, #152]	@ (8001978 <SystemClock_Config+0xc8>)
 80018de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e4:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <SystemClock_Config+0xc8>)
 80018e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018f0:	2300      	movs	r3, #0
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	4b21      	ldr	r3, [pc, #132]	@ (800197c <SystemClock_Config+0xcc>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a20      	ldr	r2, [pc, #128]	@ (800197c <SystemClock_Config+0xcc>)
 80018fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	4b1e      	ldr	r3, [pc, #120]	@ (800197c <SystemClock_Config+0xcc>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800190c:	2301      	movs	r3, #1
 800190e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001910:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001916:	2302      	movs	r3, #2
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800191a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800191e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001920:	2304      	movs	r3, #4
 8001922:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001924:	2364      	movs	r3, #100	@ 0x64
 8001926:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001928:	2302      	movs	r3, #2
 800192a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800192c:	2308      	movs	r3, #8
 800192e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001930:	f107 0320 	add.w	r3, r7, #32
 8001934:	4618      	mov	r0, r3
 8001936:	f002 fe7f 	bl	8004638 <HAL_RCC_OscConfig>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001940:	f000 fbbe 	bl	80020c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001944:	230f      	movs	r3, #15
 8001946:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001948:	2302      	movs	r3, #2
 800194a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	2103      	movs	r1, #3
 8001960:	4618      	mov	r0, r3
 8001962:	f003 f8e1 	bl	8004b28 <HAL_RCC_ClockConfig>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800196c:	f000 fba8 	bl	80020c0 <Error_Handler>
  }
}
 8001970:	bf00      	nop
 8001972:	3750      	adds	r7, #80	@ 0x50
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40023800 	.word	0x40023800
 800197c:	40007000 	.word	0x40007000

08001980 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001986:	463b      	mov	r3, r7
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001992:	4b21      	ldr	r3, [pc, #132]	@ (8001a18 <MX_ADC1_Init+0x98>)
 8001994:	4a21      	ldr	r2, [pc, #132]	@ (8001a1c <MX_ADC1_Init+0x9c>)
 8001996:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001998:	4b1f      	ldr	r3, [pc, #124]	@ (8001a18 <MX_ADC1_Init+0x98>)
 800199a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800199e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019b2:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019bc:	2200      	movs	r2, #0
 80019be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019c0:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019c2:	4a17      	ldr	r2, [pc, #92]	@ (8001a20 <MX_ADC1_Init+0xa0>)
 80019c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019c6:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019cc:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80019d2:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019da:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019dc:	2201      	movs	r2, #1
 80019de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019e0:	480d      	ldr	r0, [pc, #52]	@ (8001a18 <MX_ADC1_Init+0x98>)
 80019e2:	f000 ffb5 	bl	8002950 <HAL_ADC_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80019ec:	f000 fb68 	bl	80020c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80019f0:	2303      	movs	r3, #3
 80019f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019f4:	2301      	movs	r3, #1
 80019f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019f8:	2300      	movs	r3, #0
 80019fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019fc:	463b      	mov	r3, r7
 80019fe:	4619      	mov	r1, r3
 8001a00:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <MX_ADC1_Init+0x98>)
 8001a02:	f001 f969 	bl	8002cd8 <HAL_ADC_ConfigChannel>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a0c:	f000 fb58 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a10:	bf00      	nop
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000204 	.word	0x20000204
 8001a1c:	40012000 	.word	0x40012000
 8001a20:	0f000001 	.word	0x0f000001

08001a24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a2a:	4a13      	ldr	r2, [pc, #76]	@ (8001a78 <MX_I2C1_Init+0x54>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a30:	4a12      	ldr	r2, [pc, #72]	@ (8001a7c <MX_I2C1_Init+0x58>)
 8001a32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a34:	4b0f      	ldr	r3, [pc, #60]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a40:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a48:	4b0a      	ldr	r3, [pc, #40]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a54:	4b07      	ldr	r3, [pc, #28]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a60:	4804      	ldr	r0, [pc, #16]	@ (8001a74 <MX_I2C1_Init+0x50>)
 8001a62:	f002 f94b 	bl	8003cfc <HAL_I2C_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a6c:	f000 fb28 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200002ac 	.word	0x200002ac
 8001a78:	40005400 	.word	0x40005400
 8001a7c:	000186a0 	.word	0x000186a0

08001a80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08e      	sub	sp, #56	@ 0x38
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a86:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	f107 0320 	add.w	r3, r7, #32
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
 8001aac:	615a      	str	r2, [r3, #20]
 8001aae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ab2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ab6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8001ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001aba:	2263      	movs	r2, #99	@ 0x63
 8001abc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b2a      	ldr	r3, [pc, #168]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001ac4:	4b28      	ldr	r3, [pc, #160]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ac6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001aca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001acc:	4b26      	ldr	r3, [pc, #152]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ad8:	4823      	ldr	r0, [pc, #140]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001ada:	f003 fa45 	bl	8004f68 <HAL_TIM_Base_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ae4:	f000 faec 	bl	80020c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001af2:	4619      	mov	r1, r3
 8001af4:	481c      	ldr	r0, [pc, #112]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001af6:	f003 fe93 	bl	8005820 <HAL_TIM_ConfigClockSource>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b00:	f000 fade 	bl	80020c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b04:	4818      	ldr	r0, [pc, #96]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001b06:	f003 fad9 	bl	80050bc <HAL_TIM_PWM_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b10:	f000 fad6 	bl	80020c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b1c:	f107 0320 	add.w	r3, r7, #32
 8001b20:	4619      	mov	r1, r3
 8001b22:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001b24:	f004 fb6c 	bl	8006200 <HAL_TIMEx_MasterConfigSynchronization>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b2e:	f000 fac7 	bl	80020c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b32:	2360      	movs	r3, #96	@ 0x60
 8001b34:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	2204      	movs	r2, #4
 8001b46:	4619      	mov	r1, r3
 8001b48:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001b4a:	f003 fda7 	bl	800569c <HAL_TIM_PWM_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b54:	f000 fab4 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b58:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <MX_TIM2_Init+0xe8>)
 8001b5a:	f000 fc57 	bl	800240c <HAL_TIM_MspPostInit>

}
 8001b5e:	bf00      	nop
 8001b60:	3738      	adds	r7, #56	@ 0x38
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000300 	.word	0x20000300

08001b6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08e      	sub	sp, #56	@ 0x38
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b80:	f107 0320 	add.w	r3, r7, #32
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
 8001b98:	615a      	str	r2, [r3, #20]
 8001b9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001b9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c54 <MX_TIM3_Init+0xe8>)
 8001ba0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001ba4:	2263      	movs	r2, #99	@ 0x63
 8001ba6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba8:	4b29      	ldr	r3, [pc, #164]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8001bae:	4b28      	ldr	r3, [pc, #160]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001bb0:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001bb4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb6:	4b26      	ldr	r3, [pc, #152]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bbc:	4b24      	ldr	r3, [pc, #144]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bc2:	4823      	ldr	r0, [pc, #140]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001bc4:	f003 f9d0 	bl	8004f68 <HAL_TIM_Base_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001bce:	f000 fa77 	bl	80020c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bd8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bdc:	4619      	mov	r1, r3
 8001bde:	481c      	ldr	r0, [pc, #112]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001be0:	f003 fe1e 	bl	8005820 <HAL_TIM_ConfigClockSource>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001bea:	f000 fa69 	bl	80020c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bee:	4818      	ldr	r0, [pc, #96]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001bf0:	f003 fa64 	bl	80050bc <HAL_TIM_PWM_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001bfa:	f000 fa61 	bl	80020c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c06:	f107 0320 	add.w	r3, r7, #32
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4810      	ldr	r0, [pc, #64]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001c0e:	f004 faf7 	bl	8006200 <HAL_TIMEx_MasterConfigSynchronization>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001c18:	f000 fa52 	bl	80020c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c1c:	2360      	movs	r3, #96	@ 0x60
 8001c1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	2204      	movs	r2, #4
 8001c30:	4619      	mov	r1, r3
 8001c32:	4807      	ldr	r0, [pc, #28]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001c34:	f003 fd32 	bl	800569c <HAL_TIM_PWM_ConfigChannel>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001c3e:	f000 fa3f 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c42:	4803      	ldr	r0, [pc, #12]	@ (8001c50 <MX_TIM3_Init+0xe4>)
 8001c44:	f000 fbe2 	bl	800240c <HAL_TIM_MspPostInit>

}
 8001c48:	bf00      	nop
 8001c4a:	3738      	adds	r7, #56	@ 0x38
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000348 	.word	0x20000348
 8001c54:	40000400 	.word	0x40000400

08001c58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	@ 0x28
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5e:	f107 0318 	add.w	r3, r7, #24
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c76:	463b      	mov	r3, r7
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c82:	4b2b      	ldr	r3, [pc, #172]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001c84:	4a2b      	ldr	r2, [pc, #172]	@ (8001d34 <MX_TIM4_Init+0xdc>)
 8001c86:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8001c88:	4b29      	ldr	r3, [pc, #164]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001c8a:	2263      	movs	r2, #99	@ 0x63
 8001c8c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8e:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c94:	4b26      	ldr	r3, [pc, #152]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001c96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c9a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9c:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca2:	4b23      	ldr	r3, [pc, #140]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ca8:	4821      	ldr	r0, [pc, #132]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001caa:	f003 f95d 	bl	8004f68 <HAL_TIM_Base_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001cb4:	f000 fa04 	bl	80020c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cbc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cbe:	f107 0318 	add.w	r3, r7, #24
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	481a      	ldr	r0, [pc, #104]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001cc6:	f003 fdab 	bl	8005820 <HAL_TIM_ConfigClockSource>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001cd0:	f000 f9f6 	bl	80020c0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001cd4:	4816      	ldr	r0, [pc, #88]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001cd6:	f003 fafb 	bl	80052d0 <HAL_TIM_IC_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001ce0:	f000 f9ee 	bl	80020c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cec:	f107 0310 	add.w	r3, r7, #16
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	480f      	ldr	r0, [pc, #60]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001cf4:	f004 fa84 	bl	8006200 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001cfe:	f000 f9df 	bl	80020c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d02:	2300      	movs	r3, #0
 8001d04:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d06:	2301      	movs	r3, #1
 8001d08:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 8001d0e:	2304      	movs	r3, #4
 8001d10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d12:	463b      	mov	r3, r7
 8001d14:	2204      	movs	r2, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <MX_TIM4_Init+0xd8>)
 8001d1a:	f003 fc22 	bl	8005562 <HAL_TIM_IC_ConfigChannel>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001d24:	f000 f9cc 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	@ 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000390 	.word	0x20000390
 8001d34:	40000800 	.word	0x40000800

08001d38 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08a      	sub	sp, #40	@ 0x28
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3e:	f107 0318 	add.w	r3, r7, #24
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d4c:	f107 0310 	add.w	r3, r7, #16
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d56:	463b      	mov	r3, r7
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d62:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d64:	4a2b      	ldr	r2, [pc, #172]	@ (8001e14 <MX_TIM5_Init+0xdc>)
 8001d66:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100-1;
 8001d68:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d6a:	2263      	movs	r2, #99	@ 0x63
 8001d6c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6e:	4b28      	ldr	r3, [pc, #160]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001d74:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d7a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7c:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d82:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d88:	4821      	ldr	r0, [pc, #132]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001d8a:	f003 f8ed 	bl	8004f68 <HAL_TIM_Base_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8001d94:	f000 f994 	bl	80020c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d9e:	f107 0318 	add.w	r3, r7, #24
 8001da2:	4619      	mov	r1, r3
 8001da4:	481a      	ldr	r0, [pc, #104]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001da6:	f003 fd3b 	bl	8005820 <HAL_TIM_ConfigClockSource>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001db0:	f000 f986 	bl	80020c0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001db4:	4816      	ldr	r0, [pc, #88]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001db6:	f003 fa8b 	bl	80052d0 <HAL_TIM_IC_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001dc0:	f000 f97e 	bl	80020c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480f      	ldr	r0, [pc, #60]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001dd4:	f004 fa14 	bl	8006200 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8001dde:	f000 f96f 	bl	80020c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001de6:	2301      	movs	r3, #1
 8001de8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 8001dee:	2304      	movs	r3, #4
 8001df0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001df2:	463b      	mov	r3, r7
 8001df4:	2204      	movs	r2, #4
 8001df6:	4619      	mov	r1, r3
 8001df8:	4805      	ldr	r0, [pc, #20]	@ (8001e10 <MX_TIM5_Init+0xd8>)
 8001dfa:	f003 fbb2 	bl	8005562 <HAL_TIM_IC_ConfigChannel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8001e04:	f000 f95c 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e08:	bf00      	nop
 8001e0a:	3728      	adds	r7, #40	@ 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	200003d8 	.word	0x200003d8
 8001e14:	40000c00 	.word	0x40000c00

08001e18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	@ (8001e68 <MX_USART1_UART_Init+0x50>)
 8001e20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e36:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e3e:	220c      	movs	r2, #12
 8001e40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e42:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e48:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e4e:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e50:	f004 fa58 	bl	8006304 <HAL_UART_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e5a:	f000 f931 	bl	80020c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000420 	.word	0x20000420
 8001e68:	40011000 	.word	0x40011000

08001e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	607b      	str	r3, [r7, #4]
 8001e76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <MX_DMA_Init+0x3c>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea8 <MX_DMA_Init+0x3c>)
 8001e7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e82:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <MX_DMA_Init+0x3c>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e8a:	607b      	str	r3, [r7, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	2038      	movs	r0, #56	@ 0x38
 8001e94:	f001 fa29 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e98:	2038      	movs	r0, #56	@ 0x38
 8001e9a:	f001 fa42 	bl	8003322 <HAL_NVIC_EnableIRQ>

}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800

08001eac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08c      	sub	sp, #48	@ 0x30
 8001eb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb2:	f107 031c 	add.w	r3, r7, #28
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
 8001ec0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	4b78      	ldr	r3, [pc, #480]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	4a77      	ldr	r2, [pc, #476]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ecc:	f043 0310 	orr.w	r3, r3, #16
 8001ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed2:	4b75      	ldr	r3, [pc, #468]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	f003 0310 	and.w	r3, r3, #16
 8001eda:	61bb      	str	r3, [r7, #24]
 8001edc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	4b71      	ldr	r3, [pc, #452]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a70      	ldr	r2, [pc, #448]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b6e      	ldr	r3, [pc, #440]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	613b      	str	r3, [r7, #16]
 8001efe:	4b6a      	ldr	r3, [pc, #424]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	4a69      	ldr	r2, [pc, #420]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0a:	4b67      	ldr	r3, [pc, #412]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	4b63      	ldr	r3, [pc, #396]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	4a62      	ldr	r2, [pc, #392]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f26:	4b60      	ldr	r3, [pc, #384]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	4b5c      	ldr	r3, [pc, #368]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a5b      	ldr	r2, [pc, #364]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b59      	ldr	r3, [pc, #356]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	4b55      	ldr	r3, [pc, #340]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a54      	ldr	r2, [pc, #336]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b52      	ldr	r3, [pc, #328]	@ (80020a8 <MX_GPIO_Init+0x1fc>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_ROJO_Pin|GPIO_PIN_14, GPIO_PIN_RESET);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001f70:	484e      	ldr	r0, [pc, #312]	@ (80020ac <MX_GPIO_Init+0x200>)
 8001f72:	f001 fe77 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_2_GPIO_Port, TRIG_2_Pin, GPIO_PIN_RESET);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2104      	movs	r1, #4
 8001f7a:	484d      	ldr	r0, [pc, #308]	@ (80020b0 <MX_GPIO_Init+0x204>)
 8001f7c:	f001 fe72 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2101      	movs	r1, #1
 8001f84:	484b      	ldr	r0, [pc, #300]	@ (80020b4 <MX_GPIO_Init+0x208>)
 8001f86:	f001 fe6d 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_1_GPIO_Port, TRIG_1_Pin, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f90:	4849      	ldr	r0, [pc, #292]	@ (80020b8 <MX_GPIO_Init+0x20c>)
 8001f92:	f001 fe67 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 MODO_2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|MODO_2_Pin;
 8001f96:	2388      	movs	r3, #136	@ 0x88
 8001f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fa4:	f107 031c 	add.w	r3, r7, #28
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4844      	ldr	r0, [pc, #272]	@ (80020bc <MX_GPIO_Init+0x210>)
 8001fac:	f001 fcbe 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROJO_Pin PC14 */
  GPIO_InitStruct.Pin = LED_ROJO_Pin|GPIO_PIN_14;
 8001fb0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4838      	ldr	r0, [pc, #224]	@ (80020ac <MX_GPIO_Init+0x200>)
 8001fca:	f001 fcaf 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : INICIO_Pin */
  GPIO_InitStruct.Pin = INICIO_Pin;
 8001fce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(INICIO_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 031c 	add.w	r3, r7, #28
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4832      	ldr	r0, [pc, #200]	@ (80020ac <MX_GPIO_Init+0x200>)
 8001fe4:	f001 fca2 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 031c 	add.w	r3, r7, #28
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	482d      	ldr	r0, [pc, #180]	@ (80020b0 <MX_GPIO_Init+0x204>)
 8001ffc:	f001 fc96 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_2_Pin */
  GPIO_InitStruct.Pin = TRIG_2_Pin;
 8002000:	2304      	movs	r3, #4
 8002002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002004:	2301      	movs	r3, #1
 8002006:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TRIG_2_GPIO_Port, &GPIO_InitStruct);
 8002010:	f107 031c 	add.w	r3, r7, #28
 8002014:	4619      	mov	r1, r3
 8002016:	4826      	ldr	r0, [pc, #152]	@ (80020b0 <MX_GPIO_Init+0x204>)
 8002018:	f001 fc88 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800201c:	2301      	movs	r3, #1
 800201e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002020:	2301      	movs	r3, #1
 8002022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	4820      	ldr	r0, [pc, #128]	@ (80020b4 <MX_GPIO_Init+0x208>)
 8002034:	f001 fc7a 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : MODO_1_Pin */
  GPIO_InitStruct.Pin = MODO_1_Pin;
 8002038:	2304      	movs	r3, #4
 800203a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800203c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002040:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002042:	2301      	movs	r3, #1
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MODO_1_GPIO_Port, &GPIO_InitStruct);
 8002046:	f107 031c 	add.w	r3, r7, #28
 800204a:	4619      	mov	r1, r3
 800204c:	4819      	ldr	r0, [pc, #100]	@ (80020b4 <MX_GPIO_Init+0x208>)
 800204e:	f001 fc6d 	bl	800392c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_1_Pin */
  GPIO_InitStruct.Pin = TRIG_1_Pin;
 8002052:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	2301      	movs	r3, #1
 800205a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TRIG_1_GPIO_Port, &GPIO_InitStruct);
 8002064:	f107 031c 	add.w	r3, r7, #28
 8002068:	4619      	mov	r1, r3
 800206a:	4813      	ldr	r0, [pc, #76]	@ (80020b8 <MX_GPIO_Init+0x20c>)
 800206c:	f001 fc5e 	bl	800392c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002070:	2200      	movs	r2, #0
 8002072:	2100      	movs	r1, #0
 8002074:	2008      	movs	r0, #8
 8002076:	f001 f938 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800207a:	2008      	movs	r0, #8
 800207c:	f001 f951 	bl	8003322 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	2009      	movs	r0, #9
 8002086:	f001 f930 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800208a:	2009      	movs	r0, #9
 800208c:	f001 f949 	bl	8003322 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002090:	2200      	movs	r2, #0
 8002092:	2100      	movs	r1, #0
 8002094:	2017      	movs	r0, #23
 8002096:	f001 f928 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800209a:	2017      	movs	r0, #23
 800209c:	f001 f941 	bl	8003322 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020a0:	bf00      	nop
 80020a2:	3730      	adds	r7, #48	@ 0x30
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020800 	.word	0x40020800
 80020b0:	40020000 	.word	0x40020000
 80020b4:	40020400 	.word	0x40020400
 80020b8:	40020c00 	.word	0x40020c00
 80020bc:	40021000 	.word	0x40021000

080020c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c4:	b672      	cpsid	i
}
 80020c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <Error_Handler+0x8>

080020cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	607b      	str	r3, [r7, #4]
 80020d6:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <HAL_MspInit+0x4c>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	4a0f      	ldr	r2, [pc, #60]	@ (8002118 <HAL_MspInit+0x4c>)
 80020dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002118 <HAL_MspInit+0x4c>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ea:	607b      	str	r3, [r7, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	603b      	str	r3, [r7, #0]
 80020f2:	4b09      	ldr	r3, [pc, #36]	@ (8002118 <HAL_MspInit+0x4c>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	4a08      	ldr	r2, [pc, #32]	@ (8002118 <HAL_MspInit+0x4c>)
 80020f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fe:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_MspInit+0x4c>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002106:	603b      	str	r3, [r7, #0]
 8002108:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800210a:	2007      	movs	r0, #7
 800210c:	f001 f8e2 	bl	80032d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40023800 	.word	0x40023800

0800211c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08a      	sub	sp, #40	@ 0x28
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a2f      	ldr	r2, [pc, #188]	@ (80021f8 <HAL_ADC_MspInit+0xdc>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d157      	bne.n	80021ee <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
 8002142:	4b2e      	ldr	r3, [pc, #184]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	4a2d      	ldr	r2, [pc, #180]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 8002148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800214c:	6453      	str	r3, [r2, #68]	@ 0x44
 800214e:	4b2b      	ldr	r3, [pc, #172]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	4b27      	ldr	r3, [pc, #156]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	4a26      	ldr	r2, [pc, #152]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6313      	str	r3, [r2, #48]	@ 0x30
 800216a:	4b24      	ldr	r3, [pc, #144]	@ (80021fc <HAL_ADC_MspInit+0xe0>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002176:	2308      	movs	r3, #8
 8002178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800217a:	2303      	movs	r3, #3
 800217c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4619      	mov	r1, r3
 8002188:	481d      	ldr	r0, [pc, #116]	@ (8002200 <HAL_ADC_MspInit+0xe4>)
 800218a:	f001 fbcf 	bl	800392c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800218e:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 8002190:	4a1d      	ldr	r2, [pc, #116]	@ (8002208 <HAL_ADC_MspInit+0xec>)
 8002192:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002194:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 8002196:	2200      	movs	r2, #0
 8002198:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800219a:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a0:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021a6:	4b17      	ldr	r3, [pc, #92]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80021b6:	4b13      	ldr	r3, [pc, #76]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021be:	4b11      	ldr	r3, [pc, #68]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021d2:	480c      	ldr	r0, [pc, #48]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021d4:	f001 f8c0 	bl	8003358 <HAL_DMA_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80021de:	f7ff ff6f 	bl	80020c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a07      	ldr	r2, [pc, #28]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80021e8:	4a06      	ldr	r2, [pc, #24]	@ (8002204 <HAL_ADC_MspInit+0xe8>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021ee:	bf00      	nop
 80021f0:	3728      	adds	r7, #40	@ 0x28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40012000 	.word	0x40012000
 80021fc:	40023800 	.word	0x40023800
 8002200:	40020000 	.word	0x40020000
 8002204:	2000024c 	.word	0x2000024c
 8002208:	40026410 	.word	0x40026410

0800220c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	@ 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a19      	ldr	r2, [pc, #100]	@ (8002290 <HAL_I2C_MspInit+0x84>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d12b      	bne.n	8002286 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b18      	ldr	r3, [pc, #96]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	6313      	str	r3, [r2, #48]	@ 0x30
 800223e:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800224a:	23c0      	movs	r3, #192	@ 0xc0
 800224c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224e:	2312      	movs	r3, #18
 8002250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800225a:	2304      	movs	r3, #4
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225e:	f107 0314 	add.w	r3, r7, #20
 8002262:	4619      	mov	r1, r3
 8002264:	480c      	ldr	r0, [pc, #48]	@ (8002298 <HAL_I2C_MspInit+0x8c>)
 8002266:	f001 fb61 	bl	800392c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	4a08      	ldr	r2, [pc, #32]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002274:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002278:	6413      	str	r3, [r2, #64]	@ 0x40
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002286:	bf00      	nop
 8002288:	3728      	adds	r7, #40	@ 0x28
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40005400 	.word	0x40005400
 8002294:	40023800 	.word	0x40023800
 8002298:	40020400 	.word	0x40020400

0800229c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08e      	sub	sp, #56	@ 0x38
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022bc:	d10e      	bne.n	80022dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	4b4c      	ldr	r3, [pc, #304]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	4a4b      	ldr	r2, [pc, #300]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ce:	4b49      	ldr	r3, [pc, #292]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	623b      	str	r3, [r7, #32]
 80022d8:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80022da:	e087      	b.n	80023ec <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM3)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a45      	ldr	r2, [pc, #276]	@ (80023f8 <HAL_TIM_Base_MspInit+0x15c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d10e      	bne.n	8002304 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
 80022ea:	4b42      	ldr	r3, [pc, #264]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	4a41      	ldr	r2, [pc, #260]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022f0:	f043 0302 	orr.w	r3, r3, #2
 80022f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f6:	4b3f      	ldr	r3, [pc, #252]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	61fb      	str	r3, [r7, #28]
 8002300:	69fb      	ldr	r3, [r7, #28]
}
 8002302:	e073      	b.n	80023ec <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM4)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a3c      	ldr	r2, [pc, #240]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d135      	bne.n	800237a <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	61bb      	str	r3, [r7, #24]
 8002312:	4b38      	ldr	r3, [pc, #224]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002316:	4a37      	ldr	r2, [pc, #220]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002318:	f043 0304 	orr.w	r3, r3, #4
 800231c:	6413      	str	r3, [r2, #64]	@ 0x40
 800231e:	4b35      	ldr	r3, [pc, #212]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	4b31      	ldr	r3, [pc, #196]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	4a30      	ldr	r2, [pc, #192]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002334:	f043 0308 	orr.w	r3, r3, #8
 8002338:	6313      	str	r3, [r2, #48]	@ 0x30
 800233a:	4b2e      	ldr	r3, [pc, #184]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ECHO1_Pin;
 8002346:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002358:	2302      	movs	r3, #2
 800235a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO1_GPIO_Port, &GPIO_InitStruct);
 800235c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002360:	4619      	mov	r1, r3
 8002362:	4827      	ldr	r0, [pc, #156]	@ (8002400 <HAL_TIM_Base_MspInit+0x164>)
 8002364:	f001 fae2 	bl	800392c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002368:	2200      	movs	r2, #0
 800236a:	2100      	movs	r1, #0
 800236c:	201e      	movs	r0, #30
 800236e:	f000 ffbc 	bl	80032ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002372:	201e      	movs	r0, #30
 8002374:	f000 ffd5 	bl	8003322 <HAL_NVIC_EnableIRQ>
}
 8002378:	e038      	b.n	80023ec <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM5)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a21      	ldr	r2, [pc, #132]	@ (8002404 <HAL_TIM_Base_MspInit+0x168>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d133      	bne.n	80023ec <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	4a19      	ldr	r2, [pc, #100]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 800238e:	f043 0308 	orr.w	r3, r3, #8
 8002392:	6413      	str	r3, [r2, #64]	@ 0x40
 8002394:	4b17      	ldr	r3, [pc, #92]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 8002396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002398:	f003 0308 	and.w	r3, r3, #8
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	4b13      	ldr	r3, [pc, #76]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a8:	4a12      	ldr	r2, [pc, #72]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b0:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <HAL_TIM_Base_MspInit+0x158>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ECHO2_Pin;
 80023bc:	2302      	movs	r3, #2
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c8:	2300      	movs	r3, #0
 80023ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80023cc:	2302      	movs	r3, #2
 80023ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO2_GPIO_Port, &GPIO_InitStruct);
 80023d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d4:	4619      	mov	r1, r3
 80023d6:	480c      	ldr	r0, [pc, #48]	@ (8002408 <HAL_TIM_Base_MspInit+0x16c>)
 80023d8:	f001 faa8 	bl	800392c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80023dc:	2200      	movs	r2, #0
 80023de:	2100      	movs	r1, #0
 80023e0:	2032      	movs	r0, #50	@ 0x32
 80023e2:	f000 ff82 	bl	80032ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80023e6:	2032      	movs	r0, #50	@ 0x32
 80023e8:	f000 ff9b 	bl	8003322 <HAL_NVIC_EnableIRQ>
}
 80023ec:	bf00      	nop
 80023ee:	3738      	adds	r7, #56	@ 0x38
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40000400 	.word	0x40000400
 80023fc:	40000800 	.word	0x40000800
 8002400:	40020c00 	.word	0x40020c00
 8002404:	40000c00 	.word	0x40000c00
 8002408:	40020000 	.word	0x40020000

0800240c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	@ 0x28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800242c:	d11e      	bne.n	800246c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	4b22      	ldr	r3, [pc, #136]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a21      	ldr	r2, [pc, #132]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b1f      	ldr	r3, [pc, #124]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800244a:	2308      	movs	r3, #8
 800244c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800245a:	2301      	movs	r3, #1
 800245c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	4816      	ldr	r0, [pc, #88]	@ (80024c0 <HAL_TIM_MspPostInit+0xb4>)
 8002466:	f001 fa61 	bl	800392c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800246a:	e022      	b.n	80024b2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a14      	ldr	r2, [pc, #80]	@ (80024c4 <HAL_TIM_MspPostInit+0xb8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d11d      	bne.n	80024b2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a0f      	ldr	r2, [pc, #60]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b0d      	ldr	r3, [pc, #52]	@ (80024bc <HAL_TIM_MspPostInit+0xb0>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR2_Pin;
 8002492:	2380      	movs	r3, #128	@ 0x80
 8002494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002496:	2302      	movs	r3, #2
 8002498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249e:	2300      	movs	r3, #0
 80024a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024a2:	2302      	movs	r3, #2
 80024a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR2_GPIO_Port, &GPIO_InitStruct);
 80024a6:	f107 0314 	add.w	r3, r7, #20
 80024aa:	4619      	mov	r1, r3
 80024ac:	4806      	ldr	r0, [pc, #24]	@ (80024c8 <HAL_TIM_MspPostInit+0xbc>)
 80024ae:	f001 fa3d 	bl	800392c <HAL_GPIO_Init>
}
 80024b2:	bf00      	nop
 80024b4:	3728      	adds	r7, #40	@ 0x28
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40020400 	.word	0x40020400
 80024c4:	40000400 	.word	0x40000400
 80024c8:	40020000 	.word	0x40020000

080024cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	@ 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a19      	ldr	r2, [pc, #100]	@ (8002550 <HAL_UART_MspInit+0x84>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d12c      	bne.n	8002548 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]
 80024f2:	4b18      	ldr	r3, [pc, #96]	@ (8002554 <HAL_UART_MspInit+0x88>)
 80024f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f6:	4a17      	ldr	r2, [pc, #92]	@ (8002554 <HAL_UART_MspInit+0x88>)
 80024f8:	f043 0310 	orr.w	r3, r3, #16
 80024fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024fe:	4b15      	ldr	r3, [pc, #84]	@ (8002554 <HAL_UART_MspInit+0x88>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
 800250e:	4b11      	ldr	r3, [pc, #68]	@ (8002554 <HAL_UART_MspInit+0x88>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	4a10      	ldr	r2, [pc, #64]	@ (8002554 <HAL_UART_MspInit+0x88>)
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	6313      	str	r3, [r2, #48]	@ 0x30
 800251a:	4b0e      	ldr	r3, [pc, #56]	@ (8002554 <HAL_UART_MspInit+0x88>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002526:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800252a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252c:	2302      	movs	r3, #2
 800252e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002534:	2303      	movs	r3, #3
 8002536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002538:	2307      	movs	r3, #7
 800253a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253c:	f107 0314 	add.w	r3, r7, #20
 8002540:	4619      	mov	r1, r3
 8002542:	4805      	ldr	r0, [pc, #20]	@ (8002558 <HAL_UART_MspInit+0x8c>)
 8002544:	f001 f9f2 	bl	800392c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002548:	bf00      	nop
 800254a:	3728      	adds	r7, #40	@ 0x28
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40011000 	.word	0x40011000
 8002554:	40023800 	.word	0x40023800
 8002558:	40020000 	.word	0x40020000

0800255c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <NMI_Handler+0x4>

08002564 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <HardFault_Handler+0x4>

0800256c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <MemManage_Handler+0x4>

08002574 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <BusFault_Handler+0x4>

0800257c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <UsageFault_Handler+0x4>

08002584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025b2:	f000 f989 	bl	80028c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}

080025ba <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MODO_1_Pin);
 80025be:	2004      	movs	r0, #4
 80025c0:	f001 fb84 	bl	8003ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80025cc:	2008      	movs	r0, #8
 80025ce:	f001 fb7d 	bl	8003ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MODO_2_Pin);
 80025da:	2080      	movs	r0, #128	@ 0x80
 80025dc:	f001 fb76 	bl	8003ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025e8:	4802      	ldr	r0, [pc, #8]	@ (80025f4 <TIM4_IRQHandler+0x10>)
 80025ea:	f002 feca 	bl	8005382 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000390 	.word	0x20000390

080025f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80025fc:	4802      	ldr	r0, [pc, #8]	@ (8002608 <TIM5_IRQHandler+0x10>)
 80025fe:	f002 fec0 	bl	8005382 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200003d8 	.word	0x200003d8

0800260c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002610:	4802      	ldr	r0, [pc, #8]	@ (800261c <DMA2_Stream0_IRQHandler+0x10>)
 8002612:	f000 ff4f 	bl	80034b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000024c 	.word	0x2000024c

08002620 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return 1;
 8002624:	2301      	movs	r3, #1
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <_kill>:

int _kill(int pid, int sig)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800263a:	f004 fef7 	bl	800742c <__errno>
 800263e:	4603      	mov	r3, r0
 8002640:	2216      	movs	r2, #22
 8002642:	601a      	str	r2, [r3, #0]
  return -1;
 8002644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <_exit>:

void _exit (int status)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002658:	f04f 31ff 	mov.w	r1, #4294967295
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ffe7 	bl	8002630 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002662:	bf00      	nop
 8002664:	e7fd      	b.n	8002662 <_exit+0x12>

08002666 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b086      	sub	sp, #24
 800266a:	af00      	add	r7, sp, #0
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	60b9      	str	r1, [r7, #8]
 8002670:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002672:	2300      	movs	r3, #0
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	e00a      	b.n	800268e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002678:	f3af 8000 	nop.w
 800267c:	4601      	mov	r1, r0
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	60ba      	str	r2, [r7, #8]
 8002684:	b2ca      	uxtb	r2, r1
 8002686:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	3301      	adds	r3, #1
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	429a      	cmp	r2, r3
 8002694:	dbf0      	blt.n	8002678 <_read+0x12>
  }

  return len;
 8002696:	687b      	ldr	r3, [r7, #4]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3718      	adds	r7, #24
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	e009      	b.n	80026c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	60ba      	str	r2, [r7, #8]
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	3301      	adds	r3, #1
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	dbf1      	blt.n	80026b2 <_write+0x12>
  }
  return len;
 80026ce:	687b      	ldr	r3, [r7, #4]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <_close>:

int _close(int file)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002700:	605a      	str	r2, [r3, #4]
  return 0;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <_isatty>:

int _isatty(int file)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002718:	2301      	movs	r3, #1
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002726:	b480      	push	{r7}
 8002728:	b085      	sub	sp, #20
 800272a:	af00      	add	r7, sp, #0
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002748:	4a14      	ldr	r2, [pc, #80]	@ (800279c <_sbrk+0x5c>)
 800274a:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <_sbrk+0x60>)
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002754:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800275c:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <_sbrk+0x64>)
 800275e:	4a12      	ldr	r2, [pc, #72]	@ (80027a8 <_sbrk+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002762:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	429a      	cmp	r2, r3
 800276e:	d207      	bcs.n	8002780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002770:	f004 fe5c 	bl	800742c <__errno>
 8002774:	4603      	mov	r3, r0
 8002776:	220c      	movs	r2, #12
 8002778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295
 800277e:	e009      	b.n	8002794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002780:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <_sbrk+0x64>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	4a05      	ldr	r2, [pc, #20]	@ (80027a4 <_sbrk+0x64>)
 8002790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20020000 	.word	0x20020000
 80027a0:	00000400 	.word	0x00000400
 80027a4:	20000468 	.word	0x20000468
 80027a8:	200005c0 	.word	0x200005c0

080027ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <SystemInit+0x20>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b6:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <SystemInit+0x20>)
 80027b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002808 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027d4:	f7ff ffea 	bl	80027ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027d8:	480c      	ldr	r0, [pc, #48]	@ (800280c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027da:	490d      	ldr	r1, [pc, #52]	@ (8002810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027e0:	e002      	b.n	80027e8 <LoopCopyDataInit>

080027e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027e6:	3304      	adds	r3, #4

080027e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ec:	d3f9      	bcc.n	80027e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027f0:	4c0a      	ldr	r4, [pc, #40]	@ (800281c <LoopFillZerobss+0x22>)
  movs r3, #0
 80027f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f4:	e001      	b.n	80027fa <LoopFillZerobss>

080027f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f8:	3204      	adds	r2, #4

080027fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027fc:	d3fb      	bcc.n	80027f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027fe:	f004 fe1b 	bl	8007438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002802:	f7ff f807 	bl	8001814 <main>
  bx  lr    
 8002806:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800280c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002810:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002814:	080099b8 	.word	0x080099b8
  ldr r2, =_sbss
 8002818:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800281c:	200005bc 	.word	0x200005bc

08002820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002820:	e7fe      	b.n	8002820 <ADC_IRQHandler>
	...

08002824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002828:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0d      	ldr	r2, [pc, #52]	@ (8002864 <HAL_Init+0x40>)
 800282e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002832:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002834:	4b0b      	ldr	r3, [pc, #44]	@ (8002864 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <HAL_Init+0x40>)
 800283a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800283e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002840:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <HAL_Init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a07      	ldr	r2, [pc, #28]	@ (8002864 <HAL_Init+0x40>)
 8002846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800284a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800284c:	2003      	movs	r0, #3
 800284e:	f000 fd41 	bl	80032d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002852:	2000      	movs	r0, #0
 8002854:	f000 f808 	bl	8002868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002858:	f7ff fc38 	bl	80020cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023c00 	.word	0x40023c00

08002868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002870:	4b12      	ldr	r3, [pc, #72]	@ (80028bc <HAL_InitTick+0x54>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <HAL_InitTick+0x58>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800287e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002882:	fbb2 f3f3 	udiv	r3, r2, r3
 8002886:	4618      	mov	r0, r3
 8002888:	f000 fd59 	bl	800333e <HAL_SYSTICK_Config>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e00e      	b.n	80028b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b0f      	cmp	r3, #15
 800289a:	d80a      	bhi.n	80028b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800289c:	2200      	movs	r2, #0
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	f04f 30ff 	mov.w	r0, #4294967295
 80028a4:	f000 fd21 	bl	80032ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028a8:	4a06      	ldr	r2, [pc, #24]	@ (80028c4 <HAL_InitTick+0x5c>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e000      	b.n	80028b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000000 	.word	0x20000000
 80028c0:	20000008 	.word	0x20000008
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <HAL_IncTick+0x20>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <HAL_IncTick+0x24>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4413      	add	r3, r2
 80028d8:	4a04      	ldr	r2, [pc, #16]	@ (80028ec <HAL_IncTick+0x24>)
 80028da:	6013      	str	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	20000008 	.word	0x20000008
 80028ec:	2000046c 	.word	0x2000046c

080028f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return uwTick;
 80028f4:	4b03      	ldr	r3, [pc, #12]	@ (8002904 <HAL_GetTick+0x14>)
 80028f6:	681b      	ldr	r3, [r3, #0]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	2000046c 	.word	0x2000046c

08002908 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002910:	f7ff ffee 	bl	80028f0 <HAL_GetTick>
 8002914:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d005      	beq.n	800292e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002922:	4b0a      	ldr	r3, [pc, #40]	@ (800294c <HAL_Delay+0x44>)
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4413      	add	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800292e:	bf00      	nop
 8002930:	f7ff ffde 	bl	80028f0 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	429a      	cmp	r2, r3
 800293e:	d8f7      	bhi.n	8002930 <HAL_Delay+0x28>
  {
  }
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000008 	.word	0x20000008

08002950 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e033      	b.n	80029ce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	2b00      	cmp	r3, #0
 800296c:	d109      	bne.n	8002982 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff fbd4 	bl	800211c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f003 0310 	and.w	r3, r3, #16
 800298a:	2b00      	cmp	r3, #0
 800298c:	d118      	bne.n	80029c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002996:	f023 0302 	bic.w	r3, r3, #2
 800299a:	f043 0202 	orr.w	r2, r3, #2
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 faca 	bl	8002f3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f023 0303 	bic.w	r3, r3, #3
 80029b6:	f043 0201 	orr.w	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80029be:	e001      	b.n	80029c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_ADC_Start+0x1a>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e097      	b.n	8002b22 <HAL_ADC_Start+0x14a>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d018      	beq.n	8002a3a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0201 	orr.w	r2, r2, #1
 8002a16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a18:	4b45      	ldr	r3, [pc, #276]	@ (8002b30 <HAL_ADC_Start+0x158>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a45      	ldr	r2, [pc, #276]	@ (8002b34 <HAL_ADC_Start+0x15c>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0c9a      	lsrs	r2, r3, #18
 8002a24:	4613      	mov	r3, r2
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	4413      	add	r3, r2
 8002a2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a2c:	e002      	b.n	8002a34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f9      	bne.n	8002a2e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d15f      	bne.n	8002b08 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a50:	f023 0301 	bic.w	r3, r3, #1
 8002a54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d007      	beq.n	8002a7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a86:	d106      	bne.n	8002a96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8c:	f023 0206 	bic.w	r2, r3, #6
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a94:	e002      	b.n	8002a9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aa4:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <HAL_ADC_Start+0x160>)
 8002aa6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ab0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10f      	bne.n	8002ade <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d129      	bne.n	8002b20 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ada:	609a      	str	r2, [r3, #8]
 8002adc:	e020      	b.n	8002b20 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a16      	ldr	r2, [pc, #88]	@ (8002b3c <HAL_ADC_Start+0x164>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d11b      	bne.n	8002b20 <HAL_ADC_Start+0x148>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d114      	bne.n	8002b20 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b04:	609a      	str	r2, [r3, #8]
 8002b06:	e00b      	b.n	8002b20 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	f043 0210 	orr.w	r2, r3, #16
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b18:	f043 0201 	orr.w	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000000 	.word	0x20000000
 8002b34:	431bde83 	.word	0x431bde83
 8002b38:	40012300 	.word	0x40012300
 8002b3c:	40012000 	.word	0x40012000

08002b40 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_ADC_Stop+0x16>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e021      	b.n	8002b9a <HAL_ADC_Stop+0x5a>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0201 	bic.w	r2, r2, #1
 8002b6c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d109      	bne.n	8002b90 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	f043 0201 	orr.w	r2, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b084      	sub	sp, #16
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bc2:	d113      	bne.n	8002bec <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd2:	d10b      	bne.n	8002bec <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd8:	f043 0220 	orr.w	r2, r3, #32
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e063      	b.n	8002cb4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bec:	f7ff fe80 	bl	80028f0 <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bf2:	e021      	b.n	8002c38 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfa:	d01d      	beq.n	8002c38 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d007      	beq.n	8002c12 <HAL_ADC_PollForConversion+0x6c>
 8002c02:	f7ff fe75 	bl	80028f0 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d212      	bcs.n	8002c38 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d00b      	beq.n	8002c38 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c24:	f043 0204 	orr.w	r2, r3, #4
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e03d      	b.n	8002cb4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d1d6      	bne.n	8002bf4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f06f 0212 	mvn.w	r2, #18
 8002c4e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d123      	bne.n	8002cb2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d11f      	bne.n	8002cb2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c78:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d006      	beq.n	8002c8e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d111      	bne.n	8002cb2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d105      	bne.n	8002cb2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x1c>
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	e113      	b.n	8002f1c <HAL_ADC_ConfigChannel+0x244>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b09      	cmp	r3, #9
 8002d02:	d925      	bls.n	8002d50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68d9      	ldr	r1, [r3, #12]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	461a      	mov	r2, r3
 8002d12:	4613      	mov	r3, r2
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	4413      	add	r3, r2
 8002d18:	3b1e      	subs	r3, #30
 8002d1a:	2207      	movs	r2, #7
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43da      	mvns	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	400a      	ands	r2, r1
 8002d28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68d9      	ldr	r1, [r3, #12]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	4403      	add	r3, r0
 8002d42:	3b1e      	subs	r3, #30
 8002d44:	409a      	lsls	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	e022      	b.n	8002d96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6919      	ldr	r1, [r3, #16]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4613      	mov	r3, r2
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	2207      	movs	r2, #7
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43da      	mvns	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	400a      	ands	r2, r1
 8002d72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6919      	ldr	r1, [r3, #16]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	4618      	mov	r0, r3
 8002d86:	4603      	mov	r3, r0
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4403      	add	r3, r0
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2b06      	cmp	r3, #6
 8002d9c:	d824      	bhi.n	8002de8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	3b05      	subs	r3, #5
 8002db0:	221f      	movs	r2, #31
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43da      	mvns	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	4618      	mov	r0, r3
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3b05      	subs	r3, #5
 8002dda:	fa00 f203 	lsl.w	r2, r0, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002de6:	e04c      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b0c      	cmp	r3, #12
 8002dee:	d824      	bhi.n	8002e3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	3b23      	subs	r3, #35	@ 0x23
 8002e02:	221f      	movs	r2, #31
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43da      	mvns	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	400a      	ands	r2, r1
 8002e10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	4618      	mov	r0, r3
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	3b23      	subs	r3, #35	@ 0x23
 8002e2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e38:	e023      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	3b41      	subs	r3, #65	@ 0x41
 8002e4c:	221f      	movs	r2, #31
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43da      	mvns	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	400a      	ands	r2, r1
 8002e5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4618      	mov	r0, r3
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	3b41      	subs	r3, #65	@ 0x41
 8002e76:	fa00 f203 	lsl.w	r2, r0, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e82:	4b29      	ldr	r3, [pc, #164]	@ (8002f28 <HAL_ADC_ConfigChannel+0x250>)
 8002e84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a28      	ldr	r2, [pc, #160]	@ (8002f2c <HAL_ADC_ConfigChannel+0x254>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d10f      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x1d8>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b12      	cmp	r3, #18
 8002e96:	d10b      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f2c <HAL_ADC_ConfigChannel+0x254>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d12b      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x23a>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8002f30 <HAL_ADC_ConfigChannel+0x258>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d003      	beq.n	8002ecc <HAL_ADC_ConfigChannel+0x1f4>
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b11      	cmp	r3, #17
 8002eca:	d122      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a11      	ldr	r2, [pc, #68]	@ (8002f30 <HAL_ADC_ConfigChannel+0x258>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d111      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eee:	4b11      	ldr	r3, [pc, #68]	@ (8002f34 <HAL_ADC_ConfigChannel+0x25c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a11      	ldr	r2, [pc, #68]	@ (8002f38 <HAL_ADC_ConfigChannel+0x260>)
 8002ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef8:	0c9a      	lsrs	r2, r3, #18
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f04:	e002      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f9      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	40012300 	.word	0x40012300
 8002f2c:	40012000 	.word	0x40012000
 8002f30:	10000012 	.word	0x10000012
 8002f34:	20000000 	.word	0x20000000
 8002f38:	431bde83 	.word	0x431bde83

08002f3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f44:	4b79      	ldr	r3, [pc, #484]	@ (800312c <ADC_Init+0x1f0>)
 8002f46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	021a      	lsls	r2, r3, #8
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6859      	ldr	r1, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6899      	ldr	r1, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	4a58      	ldr	r2, [pc, #352]	@ (8003130 <ADC_Init+0x1f4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d022      	beq.n	800301a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fe2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6899      	ldr	r1, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003004:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6899      	ldr	r1, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e00f      	b.n	800303a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003028:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003038:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0202 	bic.w	r2, r2, #2
 8003048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	7e1b      	ldrb	r3, [r3, #24]
 8003054:	005a      	lsls	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003076:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003086:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003092:	3b01      	subs	r3, #1
 8003094:	035a      	lsls	r2, r3, #13
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	e007      	b.n	80030b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	051a      	lsls	r2, r3, #20
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030f2:	025a      	lsls	r2, r3, #9
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800310a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6899      	ldr	r1, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	029a      	lsls	r2, r3, #10
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
}
 8003120:	bf00      	nop
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40012300 	.word	0x40012300
 8003130:	0f000001 	.word	0x0f000001

08003134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003150:	4013      	ands	r3, r2
 8003152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800315c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003166:	4a04      	ldr	r2, [pc, #16]	@ (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	60d3      	str	r3, [r2, #12]
}
 800316c:	bf00      	nop
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003180:	4b04      	ldr	r3, [pc, #16]	@ (8003194 <__NVIC_GetPriorityGrouping+0x18>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	f003 0307 	and.w	r3, r3, #7
}
 800318a:	4618      	mov	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	e000ed00 	.word	0xe000ed00

08003198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	db0b      	blt.n	80031c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	f003 021f 	and.w	r2, r3, #31
 80031b0:	4907      	ldr	r1, [pc, #28]	@ (80031d0 <__NVIC_EnableIRQ+0x38>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	095b      	lsrs	r3, r3, #5
 80031b8:	2001      	movs	r0, #1
 80031ba:	fa00 f202 	lsl.w	r2, r0, r2
 80031be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000e100 	.word	0xe000e100

080031d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	db0a      	blt.n	80031fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	490c      	ldr	r1, [pc, #48]	@ (8003220 <__NVIC_SetPriority+0x4c>)
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	0112      	lsls	r2, r2, #4
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031fc:	e00a      	b.n	8003214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	4908      	ldr	r1, [pc, #32]	@ (8003224 <__NVIC_SetPriority+0x50>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	3b04      	subs	r3, #4
 800320c:	0112      	lsls	r2, r2, #4
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	440b      	add	r3, r1
 8003212:	761a      	strb	r2, [r3, #24]
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000e100 	.word	0xe000e100
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	@ 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f1c3 0307 	rsb	r3, r3, #7
 8003242:	2b04      	cmp	r3, #4
 8003244:	bf28      	it	cs
 8003246:	2304      	movcs	r3, #4
 8003248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	3304      	adds	r3, #4
 800324e:	2b06      	cmp	r3, #6
 8003250:	d902      	bls.n	8003258 <NVIC_EncodePriority+0x30>
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3b03      	subs	r3, #3
 8003256:	e000      	b.n	800325a <NVIC_EncodePriority+0x32>
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800325c:	f04f 32ff 	mov.w	r2, #4294967295
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43da      	mvns	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	401a      	ands	r2, r3
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003270:	f04f 31ff 	mov.w	r1, #4294967295
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa01 f303 	lsl.w	r3, r1, r3
 800327a:	43d9      	mvns	r1, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003280:	4313      	orrs	r3, r2
         );
}
 8003282:	4618      	mov	r0, r3
 8003284:	3724      	adds	r7, #36	@ 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3b01      	subs	r3, #1
 800329c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032a0:	d301      	bcc.n	80032a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00f      	b.n	80032c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032a6:	4a0a      	ldr	r2, [pc, #40]	@ (80032d0 <SysTick_Config+0x40>)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ae:	210f      	movs	r1, #15
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295
 80032b4:	f7ff ff8e 	bl	80031d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032b8:	4b05      	ldr	r3, [pc, #20]	@ (80032d0 <SysTick_Config+0x40>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032be:	4b04      	ldr	r3, [pc, #16]	@ (80032d0 <SysTick_Config+0x40>)
 80032c0:	2207      	movs	r2, #7
 80032c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	e000e010 	.word	0xe000e010

080032d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ff29 	bl	8003134 <__NVIC_SetPriorityGrouping>
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b086      	sub	sp, #24
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	4603      	mov	r3, r0
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032fc:	f7ff ff3e 	bl	800317c <__NVIC_GetPriorityGrouping>
 8003300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	6978      	ldr	r0, [r7, #20]
 8003308:	f7ff ff8e 	bl	8003228 <NVIC_EncodePriority>
 800330c:	4602      	mov	r2, r0
 800330e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003312:	4611      	mov	r1, r2
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff ff5d 	bl	80031d4 <__NVIC_SetPriority>
}
 800331a:	bf00      	nop
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800332c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ff31 	bl	8003198 <__NVIC_EnableIRQ>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff ffa2 	bl	8003290 <SysTick_Config>
 800334c:	4603      	mov	r3, r0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff fac4 	bl	80028f0 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e099      	b.n	80034a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2202      	movs	r2, #2
 8003378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0201 	bic.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003394:	e00f      	b.n	80033b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003396:	f7ff faab 	bl	80028f0 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b05      	cmp	r3, #5
 80033a2:	d908      	bls.n	80033b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2220      	movs	r2, #32
 80033a8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2203      	movs	r2, #3
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e078      	b.n	80034a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1e8      	bne.n	8003396 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	4b38      	ldr	r3, [pc, #224]	@ (80034b0 <HAL_DMA_Init+0x158>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	4313      	orrs	r3, r2
 8003406:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	2b04      	cmp	r3, #4
 800340e:	d107      	bne.n	8003420 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	4313      	orrs	r3, r2
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f023 0307 	bic.w	r3, r3, #7
 8003436:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	4313      	orrs	r3, r2
 8003440:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	2b04      	cmp	r3, #4
 8003448:	d117      	bne.n	800347a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00e      	beq.n	800347a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f9e9 	bl	8003834 <DMA_CheckFifoParam>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d008      	beq.n	800347a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2240      	movs	r2, #64	@ 0x40
 800346c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003476:	2301      	movs	r3, #1
 8003478:	e016      	b.n	80034a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f9a0 	bl	80037c8 <DMA_CalcBaseAndBitshift>
 8003488:	4603      	mov	r3, r0
 800348a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003490:	223f      	movs	r2, #63	@ 0x3f
 8003492:	409a      	lsls	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3718      	adds	r7, #24
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	f010803f 	.word	0xf010803f

080034b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034c0:	4b8e      	ldr	r3, [pc, #568]	@ (80036fc <HAL_DMA_IRQHandler+0x248>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a8e      	ldr	r2, [pc, #568]	@ (8003700 <HAL_DMA_IRQHandler+0x24c>)
 80034c6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ca:	0a9b      	lsrs	r3, r3, #10
 80034cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034de:	2208      	movs	r2, #8
 80034e0:	409a      	lsls	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d01a      	beq.n	8003520 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d013      	beq.n	8003520 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0204 	bic.w	r2, r2, #4
 8003506:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800350c:	2208      	movs	r2, #8
 800350e:	409a      	lsls	r2, r3
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003524:	2201      	movs	r2, #1
 8003526:	409a      	lsls	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4013      	ands	r3, r2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d012      	beq.n	8003556 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00b      	beq.n	8003556 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003542:	2201      	movs	r2, #1
 8003544:	409a      	lsls	r2, r3
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354e:	f043 0202 	orr.w	r2, r3, #2
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355a:	2204      	movs	r2, #4
 800355c:	409a      	lsls	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4013      	ands	r3, r2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d012      	beq.n	800358c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00b      	beq.n	800358c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003578:	2204      	movs	r2, #4
 800357a:	409a      	lsls	r2, r3
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003584:	f043 0204 	orr.w	r2, r3, #4
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003590:	2210      	movs	r2, #16
 8003592:	409a      	lsls	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d043      	beq.n	8003624 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d03c      	beq.n	8003624 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ae:	2210      	movs	r2, #16
 80035b0:	409a      	lsls	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d018      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d024      	beq.n	8003624 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	4798      	blx	r3
 80035e2:	e01f      	b.n	8003624 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01b      	beq.n	8003624 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	4798      	blx	r3
 80035f4:	e016      	b.n	8003624 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003600:	2b00      	cmp	r3, #0
 8003602:	d107      	bne.n	8003614 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0208 	bic.w	r2, r2, #8
 8003612:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003628:	2220      	movs	r2, #32
 800362a:	409a      	lsls	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4013      	ands	r3, r2
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 808f 	beq.w	8003754 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0310 	and.w	r3, r3, #16
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 8087 	beq.w	8003754 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800364a:	2220      	movs	r2, #32
 800364c:	409a      	lsls	r2, r3
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b05      	cmp	r3, #5
 800365c:	d136      	bne.n	80036cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0216 	bic.w	r2, r2, #22
 800366c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695a      	ldr	r2, [r3, #20]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800367c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	2b00      	cmp	r3, #0
 8003684:	d103      	bne.n	800368e <HAL_DMA_IRQHandler+0x1da>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800368a:	2b00      	cmp	r3, #0
 800368c:	d007      	beq.n	800369e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0208 	bic.w	r2, r2, #8
 800369c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	223f      	movs	r2, #63	@ 0x3f
 80036a4:	409a      	lsls	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d07e      	beq.n	80037c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	4798      	blx	r3
        }
        return;
 80036ca:	e079      	b.n	80037c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d01d      	beq.n	8003716 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10d      	bne.n	8003704 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d031      	beq.n	8003754 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	4798      	blx	r3
 80036f8:	e02c      	b.n	8003754 <HAL_DMA_IRQHandler+0x2a0>
 80036fa:	bf00      	nop
 80036fc:	20000000 	.word	0x20000000
 8003700:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d023      	beq.n	8003754 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	4798      	blx	r3
 8003714:	e01e      	b.n	8003754 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d10f      	bne.n	8003744 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0210 	bic.w	r2, r2, #16
 8003732:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003758:	2b00      	cmp	r3, #0
 800375a:	d032      	beq.n	80037c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	2b00      	cmp	r3, #0
 8003766:	d022      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2205      	movs	r2, #5
 800376c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 0201 	bic.w	r2, r2, #1
 800377e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	3301      	adds	r3, #1
 8003784:	60bb      	str	r3, [r7, #8]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	429a      	cmp	r2, r3
 800378a:	d307      	bcc.n	800379c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f2      	bne.n	8003780 <HAL_DMA_IRQHandler+0x2cc>
 800379a:	e000      	b.n	800379e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800379c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	4798      	blx	r3
 80037be:	e000      	b.n	80037c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037c0:	bf00      	nop
    }
  }
}
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	3b10      	subs	r3, #16
 80037d8:	4a14      	ldr	r2, [pc, #80]	@ (800382c <DMA_CalcBaseAndBitshift+0x64>)
 80037da:	fba2 2303 	umull	r2, r3, r2, r3
 80037de:	091b      	lsrs	r3, r3, #4
 80037e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037e2:	4a13      	ldr	r2, [pc, #76]	@ (8003830 <DMA_CalcBaseAndBitshift+0x68>)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4413      	add	r3, r2
 80037e8:	781b      	ldrb	r3, [r3, #0]
 80037ea:	461a      	mov	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d909      	bls.n	800380a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037fe:	f023 0303 	bic.w	r3, r3, #3
 8003802:	1d1a      	adds	r2, r3, #4
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	659a      	str	r2, [r3, #88]	@ 0x58
 8003808:	e007      	b.n	800381a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003812:	f023 0303 	bic.w	r3, r3, #3
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	aaaaaaab 	.word	0xaaaaaaab
 8003830:	0800962c 	.word	0x0800962c

08003834 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003844:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d11f      	bne.n	800388e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b03      	cmp	r3, #3
 8003852:	d856      	bhi.n	8003902 <DMA_CheckFifoParam+0xce>
 8003854:	a201      	add	r2, pc, #4	@ (adr r2, 800385c <DMA_CheckFifoParam+0x28>)
 8003856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385a:	bf00      	nop
 800385c:	0800386d 	.word	0x0800386d
 8003860:	0800387f 	.word	0x0800387f
 8003864:	0800386d 	.word	0x0800386d
 8003868:	08003903 	.word	0x08003903
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003870:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d046      	beq.n	8003906 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800387c:	e043      	b.n	8003906 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003882:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003886:	d140      	bne.n	800390a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388c:	e03d      	b.n	800390a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003896:	d121      	bne.n	80038dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	2b03      	cmp	r3, #3
 800389c:	d837      	bhi.n	800390e <DMA_CheckFifoParam+0xda>
 800389e:	a201      	add	r2, pc, #4	@ (adr r2, 80038a4 <DMA_CheckFifoParam+0x70>)
 80038a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a4:	080038b5 	.word	0x080038b5
 80038a8:	080038bb 	.word	0x080038bb
 80038ac:	080038b5 	.word	0x080038b5
 80038b0:	080038cd 	.word	0x080038cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
      break;
 80038b8:	e030      	b.n	800391c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d025      	beq.n	8003912 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ca:	e022      	b.n	8003912 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038d4:	d11f      	bne.n	8003916 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038da:	e01c      	b.n	8003916 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d903      	bls.n	80038ea <DMA_CheckFifoParam+0xb6>
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b03      	cmp	r3, #3
 80038e6:	d003      	beq.n	80038f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038e8:	e018      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
      break;
 80038ee:	e015      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00e      	beq.n	800391a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003900:	e00b      	b.n	800391a <DMA_CheckFifoParam+0xe6>
      break;
 8003902:	bf00      	nop
 8003904:	e00a      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;
 8003906:	bf00      	nop
 8003908:	e008      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;
 800390a:	bf00      	nop
 800390c:	e006      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;
 800390e:	bf00      	nop
 8003910:	e004      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;
 8003912:	bf00      	nop
 8003914:	e002      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;   
 8003916:	bf00      	nop
 8003918:	e000      	b.n	800391c <DMA_CheckFifoParam+0xe8>
      break;
 800391a:	bf00      	nop
    }
  } 
  
  return status; 
 800391c:	7bfb      	ldrb	r3, [r7, #15]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop

0800392c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800392c:	b480      	push	{r7}
 800392e:	b089      	sub	sp, #36	@ 0x24
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800393e:	2300      	movs	r3, #0
 8003940:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003942:	2300      	movs	r3, #0
 8003944:	61fb      	str	r3, [r7, #28]
 8003946:	e159      	b.n	8003bfc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003948:	2201      	movs	r2, #1
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	4013      	ands	r3, r2
 800395a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	429a      	cmp	r2, r3
 8003962:	f040 8148 	bne.w	8003bf6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	2b01      	cmp	r3, #1
 8003970:	d005      	beq.n	800397e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800397a:	2b02      	cmp	r3, #2
 800397c:	d130      	bne.n	80039e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	2203      	movs	r2, #3
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	43db      	mvns	r3, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4013      	ands	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	fa02 f303 	lsl.w	r3, r2, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039b4:	2201      	movs	r2, #1
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	4013      	ands	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	091b      	lsrs	r3, r3, #4
 80039ca:	f003 0201 	and.w	r2, r3, #1
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f003 0303 	and.w	r3, r3, #3
 80039e8:	2b03      	cmp	r3, #3
 80039ea:	d017      	beq.n	8003a1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	2203      	movs	r2, #3
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d123      	bne.n	8003a70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	08da      	lsrs	r2, r3, #3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	3208      	adds	r2, #8
 8003a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	220f      	movs	r2, #15
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	43db      	mvns	r3, r3
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	691a      	ldr	r2, [r3, #16]
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	08da      	lsrs	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	3208      	adds	r2, #8
 8003a6a:	69b9      	ldr	r1, [r7, #24]
 8003a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0203 	and.w	r2, r3, #3
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 80a2 	beq.w	8003bf6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	4b57      	ldr	r3, [pc, #348]	@ (8003c14 <HAL_GPIO_Init+0x2e8>)
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aba:	4a56      	ldr	r2, [pc, #344]	@ (8003c14 <HAL_GPIO_Init+0x2e8>)
 8003abc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ac2:	4b54      	ldr	r3, [pc, #336]	@ (8003c14 <HAL_GPIO_Init+0x2e8>)
 8003ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ace:	4a52      	ldr	r2, [pc, #328]	@ (8003c18 <HAL_GPIO_Init+0x2ec>)
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	089b      	lsrs	r3, r3, #2
 8003ad4:	3302      	adds	r3, #2
 8003ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	220f      	movs	r2, #15
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a49      	ldr	r2, [pc, #292]	@ (8003c1c <HAL_GPIO_Init+0x2f0>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d019      	beq.n	8003b2e <HAL_GPIO_Init+0x202>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a48      	ldr	r2, [pc, #288]	@ (8003c20 <HAL_GPIO_Init+0x2f4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d013      	beq.n	8003b2a <HAL_GPIO_Init+0x1fe>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a47      	ldr	r2, [pc, #284]	@ (8003c24 <HAL_GPIO_Init+0x2f8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d00d      	beq.n	8003b26 <HAL_GPIO_Init+0x1fa>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a46      	ldr	r2, [pc, #280]	@ (8003c28 <HAL_GPIO_Init+0x2fc>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d007      	beq.n	8003b22 <HAL_GPIO_Init+0x1f6>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a45      	ldr	r2, [pc, #276]	@ (8003c2c <HAL_GPIO_Init+0x300>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d101      	bne.n	8003b1e <HAL_GPIO_Init+0x1f2>
 8003b1a:	2304      	movs	r3, #4
 8003b1c:	e008      	b.n	8003b30 <HAL_GPIO_Init+0x204>
 8003b1e:	2307      	movs	r3, #7
 8003b20:	e006      	b.n	8003b30 <HAL_GPIO_Init+0x204>
 8003b22:	2303      	movs	r3, #3
 8003b24:	e004      	b.n	8003b30 <HAL_GPIO_Init+0x204>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e002      	b.n	8003b30 <HAL_GPIO_Init+0x204>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <HAL_GPIO_Init+0x204>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	69fa      	ldr	r2, [r7, #28]
 8003b32:	f002 0203 	and.w	r2, r2, #3
 8003b36:	0092      	lsls	r2, r2, #2
 8003b38:	4093      	lsls	r3, r2
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b40:	4935      	ldr	r1, [pc, #212]	@ (8003c18 <HAL_GPIO_Init+0x2ec>)
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	089b      	lsrs	r3, r3, #2
 8003b46:	3302      	adds	r3, #2
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b4e:	4b38      	ldr	r3, [pc, #224]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	43db      	mvns	r3, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d003      	beq.n	8003b72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b72:	4a2f      	ldr	r2, [pc, #188]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b78:	4b2d      	ldr	r3, [pc, #180]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b9c:	4a24      	ldr	r2, [pc, #144]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ba2:	4b23      	ldr	r3, [pc, #140]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	43db      	mvns	r3, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bcc:	4b18      	ldr	r3, [pc, #96]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bf0:	4a0f      	ldr	r2, [pc, #60]	@ (8003c30 <HAL_GPIO_Init+0x304>)
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	61fb      	str	r3, [r7, #28]
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	2b0f      	cmp	r3, #15
 8003c00:	f67f aea2 	bls.w	8003948 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	3724      	adds	r7, #36	@ 0x24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800
 8003c18:	40013800 	.word	0x40013800
 8003c1c:	40020000 	.word	0x40020000
 8003c20:	40020400 	.word	0x40020400
 8003c24:	40020800 	.word	0x40020800
 8003c28:	40020c00 	.word	0x40020c00
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	40013c00 	.word	0x40013c00

08003c34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b085      	sub	sp, #20
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691a      	ldr	r2, [r3, #16]
 8003c44:	887b      	ldrh	r3, [r7, #2]
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	73fb      	strb	r3, [r7, #15]
 8003c50:	e001      	b.n	8003c56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c52:	2300      	movs	r3, #0
 8003c54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3714      	adds	r7, #20
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	807b      	strh	r3, [r7, #2]
 8003c70:	4613      	mov	r3, r2
 8003c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c74:	787b      	ldrb	r3, [r7, #1]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c7a:	887a      	ldrh	r2, [r7, #2]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c80:	e003      	b.n	8003c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c82:	887b      	ldrh	r3, [r7, #2]
 8003c84:	041a      	lsls	r2, r3, #16
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	619a      	str	r2, [r3, #24]
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ca8:	887a      	ldrh	r2, [r7, #2]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4013      	ands	r3, r2
 8003cae:	041a      	lsls	r2, r3, #16
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	43d9      	mvns	r1, r3
 8003cb4:	887b      	ldrh	r3, [r7, #2]
 8003cb6:	400b      	ands	r3, r1
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	619a      	str	r2, [r3, #24]
}
 8003cbe:	bf00      	nop
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
	...

08003ccc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cd6:	4b08      	ldr	r3, [pc, #32]	@ (8003cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cd8:	695a      	ldr	r2, [r3, #20]
 8003cda:	88fb      	ldrh	r3, [r7, #6]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d006      	beq.n	8003cf0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ce2:	4a05      	ldr	r2, [pc, #20]	@ (8003cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ce4:	88fb      	ldrh	r3, [r7, #6]
 8003ce6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ce8:	88fb      	ldrh	r3, [r7, #6]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7fd fa70 	bl	80011d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cf0:	bf00      	nop
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40013c00 	.word	0x40013c00

08003cfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e12b      	b.n	8003f66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d106      	bne.n	8003d28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7fe fa72 	bl	800220c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2224      	movs	r2, #36	@ 0x24
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0201 	bic.w	r2, r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d60:	f001 f8da 	bl	8004f18 <HAL_RCC_GetPCLK1Freq>
 8003d64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	4a81      	ldr	r2, [pc, #516]	@ (8003f70 <HAL_I2C_Init+0x274>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d807      	bhi.n	8003d80 <HAL_I2C_Init+0x84>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	4a80      	ldr	r2, [pc, #512]	@ (8003f74 <HAL_I2C_Init+0x278>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	bf94      	ite	ls
 8003d78:	2301      	movls	r3, #1
 8003d7a:	2300      	movhi	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	e006      	b.n	8003d8e <HAL_I2C_Init+0x92>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4a7d      	ldr	r2, [pc, #500]	@ (8003f78 <HAL_I2C_Init+0x27c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	bf94      	ite	ls
 8003d88:	2301      	movls	r3, #1
 8003d8a:	2300      	movhi	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d001      	beq.n	8003d96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e0e7      	b.n	8003f66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4a78      	ldr	r2, [pc, #480]	@ (8003f7c <HAL_I2C_Init+0x280>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	0c9b      	lsrs	r3, r3, #18
 8003da0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	4a6a      	ldr	r2, [pc, #424]	@ (8003f70 <HAL_I2C_Init+0x274>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d802      	bhi.n	8003dd0 <HAL_I2C_Init+0xd4>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	e009      	b.n	8003de4 <HAL_I2C_Init+0xe8>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003dd6:	fb02 f303 	mul.w	r3, r2, r3
 8003dda:	4a69      	ldr	r2, [pc, #420]	@ (8003f80 <HAL_I2C_Init+0x284>)
 8003ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8003de0:	099b      	lsrs	r3, r3, #6
 8003de2:	3301      	adds	r3, #1
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6812      	ldr	r2, [r2, #0]
 8003de8:	430b      	orrs	r3, r1
 8003dea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003df6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	495c      	ldr	r1, [pc, #368]	@ (8003f70 <HAL_I2C_Init+0x274>)
 8003e00:	428b      	cmp	r3, r1
 8003e02:	d819      	bhi.n	8003e38 <HAL_I2C_Init+0x13c>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	1e59      	subs	r1, r3, #1
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e12:	1c59      	adds	r1, r3, #1
 8003e14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e18:	400b      	ands	r3, r1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_I2C_Init+0x138>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1e59      	subs	r1, r3, #1
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e32:	e051      	b.n	8003ed8 <HAL_I2C_Init+0x1dc>
 8003e34:	2304      	movs	r3, #4
 8003e36:	e04f      	b.n	8003ed8 <HAL_I2C_Init+0x1dc>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d111      	bne.n	8003e64 <HAL_I2C_Init+0x168>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1e58      	subs	r0, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6859      	ldr	r1, [r3, #4]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	440b      	add	r3, r1
 8003e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e52:	3301      	adds	r3, #1
 8003e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bf0c      	ite	eq
 8003e5c:	2301      	moveq	r3, #1
 8003e5e:	2300      	movne	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	e012      	b.n	8003e8a <HAL_I2C_Init+0x18e>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	1e58      	subs	r0, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6859      	ldr	r1, [r3, #4]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	0099      	lsls	r1, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	bf0c      	ite	eq
 8003e84:	2301      	moveq	r3, #1
 8003e86:	2300      	movne	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_I2C_Init+0x196>
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e022      	b.n	8003ed8 <HAL_I2C_Init+0x1dc>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10e      	bne.n	8003eb8 <HAL_I2C_Init+0x1bc>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	1e58      	subs	r0, r3, #1
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6859      	ldr	r1, [r3, #4]
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	440b      	add	r3, r1
 8003ea8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eac:	3301      	adds	r3, #1
 8003eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eb6:	e00f      	b.n	8003ed8 <HAL_I2C_Init+0x1dc>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	1e58      	subs	r0, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6859      	ldr	r1, [r3, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	0099      	lsls	r1, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	6809      	ldr	r1, [r1, #0]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69da      	ldr	r2, [r3, #28]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	6911      	ldr	r1, [r2, #16]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	68d2      	ldr	r2, [r2, #12]
 8003f12:	4311      	orrs	r1, r2
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6812      	ldr	r2, [r2, #0]
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695a      	ldr	r2, [r3, #20]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0201 	orr.w	r2, r2, #1
 8003f46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	000186a0 	.word	0x000186a0
 8003f74:	001e847f 	.word	0x001e847f
 8003f78:	003d08ff 	.word	0x003d08ff
 8003f7c:	431bde83 	.word	0x431bde83
 8003f80:	10624dd3 	.word	0x10624dd3

08003f84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	607a      	str	r2, [r7, #4]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	460b      	mov	r3, r1
 8003f92:	817b      	strh	r3, [r7, #10]
 8003f94:	4613      	mov	r3, r2
 8003f96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f98:	f7fe fcaa 	bl	80028f0 <HAL_GetTick>
 8003f9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	f040 80e0 	bne.w	800416c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	2319      	movs	r3, #25
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	4970      	ldr	r1, [pc, #448]	@ (8004178 <HAL_I2C_Master_Transmit+0x1f4>)
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 f964 	bl	8004284 <I2C_WaitOnFlagUntilTimeout>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	e0d3      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_I2C_Master_Transmit+0x50>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e0cc      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d007      	beq.n	8003ffa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0201 	orr.w	r2, r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004008:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2221      	movs	r2, #33	@ 0x21
 800400e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2210      	movs	r2, #16
 8004016:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	893a      	ldrh	r2, [r7, #8]
 800402a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4a50      	ldr	r2, [pc, #320]	@ (800417c <HAL_I2C_Master_Transmit+0x1f8>)
 800403a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800403c:	8979      	ldrh	r1, [r7, #10]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	6a3a      	ldr	r2, [r7, #32]
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 f89c 	bl	8004180 <I2C_MasterRequestWrite>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e08d      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	613b      	str	r3, [r7, #16]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	613b      	str	r3, [r7, #16]
 8004066:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004068:	e066      	b.n	8004138 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	6a39      	ldr	r1, [r7, #32]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fa22 	bl	80044b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407e:	2b04      	cmp	r3, #4
 8004080:	d107      	bne.n	8004092 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004090:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e06b      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	3b01      	subs	r3, #1
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	2b04      	cmp	r3, #4
 80040d2:	d11b      	bne.n	800410c <HAL_I2C_Master_Transmit+0x188>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d017      	beq.n	800410c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	781a      	ldrb	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ec:	1c5a      	adds	r2, r3, #1
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b01      	subs	r3, #1
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004104:	3b01      	subs	r3, #1
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	6a39      	ldr	r1, [r7, #32]
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fa19 	bl	8004548 <I2C_WaitOnBTFFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004120:	2b04      	cmp	r3, #4
 8004122:	d107      	bne.n	8004134 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004132:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e01a      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d194      	bne.n	800406a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800414e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	e000      	b.n	800416e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800416c:	2302      	movs	r3, #2
  }
}
 800416e:	4618      	mov	r0, r3
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	00100002 	.word	0x00100002
 800417c:	ffff0000 	.word	0xffff0000

08004180 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b088      	sub	sp, #32
 8004184:	af02      	add	r7, sp, #8
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	603b      	str	r3, [r7, #0]
 800418c:	460b      	mov	r3, r1
 800418e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004194:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2b08      	cmp	r3, #8
 800419a:	d006      	beq.n	80041aa <I2C_MasterRequestWrite+0x2a>
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d003      	beq.n	80041aa <I2C_MasterRequestWrite+0x2a>
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041a8:	d108      	bne.n	80041bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	e00b      	b.n	80041d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c0:	2b12      	cmp	r3, #18
 80041c2:	d107      	bne.n	80041d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 f84f 	bl	8004284 <I2C_WaitOnFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00d      	beq.n	8004208 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041fa:	d103      	bne.n	8004204 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004202:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e035      	b.n	8004274 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004210:	d108      	bne.n	8004224 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004212:	897b      	ldrh	r3, [r7, #10]
 8004214:	b2db      	uxtb	r3, r3
 8004216:	461a      	mov	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004220:	611a      	str	r2, [r3, #16]
 8004222:	e01b      	b.n	800425c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004224:	897b      	ldrh	r3, [r7, #10]
 8004226:	11db      	asrs	r3, r3, #7
 8004228:	b2db      	uxtb	r3, r3
 800422a:	f003 0306 	and.w	r3, r3, #6
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f063 030f 	orn	r3, r3, #15
 8004234:	b2da      	uxtb	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	490e      	ldr	r1, [pc, #56]	@ (800427c <I2C_MasterRequestWrite+0xfc>)
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 f898 	bl	8004378 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e010      	b.n	8004274 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004252:	897b      	ldrh	r3, [r7, #10]
 8004254:	b2da      	uxtb	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	4907      	ldr	r1, [pc, #28]	@ (8004280 <I2C_MasterRequestWrite+0x100>)
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 f888 	bl	8004378 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e000      	b.n	8004274 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3718      	adds	r7, #24
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	00010008 	.word	0x00010008
 8004280:	00010002 	.word	0x00010002

08004284 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	603b      	str	r3, [r7, #0]
 8004290:	4613      	mov	r3, r2
 8004292:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004294:	e048      	b.n	8004328 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d044      	beq.n	8004328 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429e:	f7fe fb27 	bl	80028f0 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d302      	bcc.n	80042b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d139      	bne.n	8004328 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	0c1b      	lsrs	r3, r3, #16
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d10d      	bne.n	80042da <I2C_WaitOnFlagUntilTimeout+0x56>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	43da      	mvns	r2, r3
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4013      	ands	r3, r2
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bf0c      	ite	eq
 80042d0:	2301      	moveq	r3, #1
 80042d2:	2300      	movne	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	461a      	mov	r2, r3
 80042d8:	e00c      	b.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	43da      	mvns	r2, r3
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	4013      	ands	r3, r2
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bf0c      	ite	eq
 80042ec:	2301      	moveq	r3, #1
 80042ee:	2300      	movne	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d116      	bne.n	8004328 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2220      	movs	r2, #32
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e023      	b.n	8004370 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	0c1b      	lsrs	r3, r3, #16
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b01      	cmp	r3, #1
 8004330:	d10d      	bne.n	800434e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	43da      	mvns	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4013      	ands	r3, r2
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	e00c      	b.n	8004368 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	43da      	mvns	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4013      	ands	r3, r2
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf0c      	ite	eq
 8004360:	2301      	moveq	r3, #1
 8004362:	2300      	movne	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	461a      	mov	r2, r3
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	429a      	cmp	r2, r3
 800436c:	d093      	beq.n	8004296 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004386:	e071      	b.n	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004396:	d123      	bne.n	80043e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80043b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	f043 0204 	orr.w	r2, r3, #4
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e067      	b.n	80044b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e6:	d041      	beq.n	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e8:	f7fe fa82 	bl	80028f0 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d302      	bcc.n	80043fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d136      	bne.n	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	0c1b      	lsrs	r3, r3, #16
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b01      	cmp	r3, #1
 8004406:	d10c      	bne.n	8004422 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	43da      	mvns	r2, r3
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	4013      	ands	r3, r2
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	bf14      	ite	ne
 800441a:	2301      	movne	r3, #1
 800441c:	2300      	moveq	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	e00b      	b.n	800443a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	43da      	mvns	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	4013      	ands	r3, r2
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	bf14      	ite	ne
 8004434:	2301      	movne	r3, #1
 8004436:	2300      	moveq	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d016      	beq.n	800446c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004458:	f043 0220 	orr.w	r2, r3, #32
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e021      	b.n	80044b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	0c1b      	lsrs	r3, r3, #16
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	d10c      	bne.n	8004490 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	43da      	mvns	r2, r3
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	4013      	ands	r3, r2
 8004482:	b29b      	uxth	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	bf14      	ite	ne
 8004488:	2301      	movne	r3, #1
 800448a:	2300      	moveq	r3, #0
 800448c:	b2db      	uxtb	r3, r3
 800448e:	e00b      	b.n	80044a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	43da      	mvns	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4013      	ands	r3, r2
 800449c:	b29b      	uxth	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bf14      	ite	ne
 80044a2:	2301      	movne	r3, #1
 80044a4:	2300      	moveq	r3, #0
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f47f af6d 	bne.w	8004388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044c4:	e034      	b.n	8004530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 f886 	bl	80045d8 <I2C_IsAcknowledgeFailed>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d001      	beq.n	80044d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e034      	b.n	8004540 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d028      	beq.n	8004530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044de:	f7fe fa07 	bl	80028f0 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d302      	bcc.n	80044f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d11d      	bne.n	8004530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fe:	2b80      	cmp	r3, #128	@ 0x80
 8004500:	d016      	beq.n	8004530 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2220      	movs	r2, #32
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e007      	b.n	8004540 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800453a:	2b80      	cmp	r3, #128	@ 0x80
 800453c:	d1c3      	bne.n	80044c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004554:	e034      	b.n	80045c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 f83e 	bl	80045d8 <I2C_IsAcknowledgeFailed>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e034      	b.n	80045d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456c:	d028      	beq.n	80045c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800456e:	f7fe f9bf 	bl	80028f0 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	429a      	cmp	r2, r3
 800457c:	d302      	bcc.n	8004584 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d11d      	bne.n	80045c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	2b04      	cmp	r3, #4
 8004590:	d016      	beq.n	80045c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ac:	f043 0220 	orr.w	r2, r3, #32
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e007      	b.n	80045d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	f003 0304 	and.w	r3, r3, #4
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	d1c3      	bne.n	8004556 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ee:	d11b      	bne.n	8004628 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004614:	f043 0204 	orr.w	r2, r3, #4
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e000      	b.n	800462a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	370c      	adds	r7, #12
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
	...

08004638 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e267      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d075      	beq.n	8004742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004656:	4b88      	ldr	r3, [pc, #544]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b04      	cmp	r3, #4
 8004660:	d00c      	beq.n	800467c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004662:	4b85      	ldr	r3, [pc, #532]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800466a:	2b08      	cmp	r3, #8
 800466c:	d112      	bne.n	8004694 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800466e:	4b82      	ldr	r3, [pc, #520]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004676:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800467a:	d10b      	bne.n	8004694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800467c:	4b7e      	ldr	r3, [pc, #504]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d05b      	beq.n	8004740 <HAL_RCC_OscConfig+0x108>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d157      	bne.n	8004740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e242      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800469c:	d106      	bne.n	80046ac <HAL_RCC_OscConfig+0x74>
 800469e:	4b76      	ldr	r3, [pc, #472]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a75      	ldr	r2, [pc, #468]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	e01d      	b.n	80046e8 <HAL_RCC_OscConfig+0xb0>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x98>
 80046b6:	4b70      	ldr	r3, [pc, #448]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a6f      	ldr	r2, [pc, #444]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046c0:	6013      	str	r3, [r2, #0]
 80046c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a6c      	ldr	r2, [pc, #432]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046cc:	6013      	str	r3, [r2, #0]
 80046ce:	e00b      	b.n	80046e8 <HAL_RCC_OscConfig+0xb0>
 80046d0:	4b69      	ldr	r3, [pc, #420]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a68      	ldr	r2, [pc, #416]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	4b66      	ldr	r3, [pc, #408]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a65      	ldr	r2, [pc, #404]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80046e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d013      	beq.n	8004718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f0:	f7fe f8fe 	bl	80028f0 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f8:	f7fe f8fa 	bl	80028f0 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b64      	cmp	r3, #100	@ 0x64
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e207      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470a:	4b5b      	ldr	r3, [pc, #364]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0f0      	beq.n	80046f8 <HAL_RCC_OscConfig+0xc0>
 8004716:	e014      	b.n	8004742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004718:	f7fe f8ea 	bl	80028f0 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004720:	f7fe f8e6 	bl	80028f0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b64      	cmp	r3, #100	@ 0x64
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e1f3      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004732:	4b51      	ldr	r3, [pc, #324]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0xe8>
 800473e:	e000      	b.n	8004742 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d063      	beq.n	8004816 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800474e:	4b4a      	ldr	r3, [pc, #296]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00b      	beq.n	8004772 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800475a:	4b47      	ldr	r3, [pc, #284]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004762:	2b08      	cmp	r3, #8
 8004764:	d11c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004766:	4b44      	ldr	r3, [pc, #272]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d116      	bne.n	80047a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004772:	4b41      	ldr	r3, [pc, #260]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d005      	beq.n	800478a <HAL_RCC_OscConfig+0x152>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d001      	beq.n	800478a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e1c7      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800478a:	4b3b      	ldr	r3, [pc, #236]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	4937      	ldr	r1, [pc, #220]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800479a:	4313      	orrs	r3, r2
 800479c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800479e:	e03a      	b.n	8004816 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d020      	beq.n	80047ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047a8:	4b34      	ldr	r3, [pc, #208]	@ (800487c <HAL_RCC_OscConfig+0x244>)
 80047aa:	2201      	movs	r2, #1
 80047ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fe f89f 	bl	80028f0 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047b6:	f7fe f89b 	bl	80028f0 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e1a8      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047d4:	4b28      	ldr	r3, [pc, #160]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	4925      	ldr	r1, [pc, #148]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	600b      	str	r3, [r1, #0]
 80047e8:	e015      	b.n	8004816 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ea:	4b24      	ldr	r3, [pc, #144]	@ (800487c <HAL_RCC_OscConfig+0x244>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f0:	f7fe f87e 	bl	80028f0 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047f8:	f7fe f87a 	bl	80028f0 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e187      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800480a:	4b1b      	ldr	r3, [pc, #108]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1f0      	bne.n	80047f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d036      	beq.n	8004890 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d016      	beq.n	8004858 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800482a:	4b15      	ldr	r3, [pc, #84]	@ (8004880 <HAL_RCC_OscConfig+0x248>)
 800482c:	2201      	movs	r2, #1
 800482e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004830:	f7fe f85e 	bl	80028f0 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004838:	f7fe f85a 	bl	80028f0 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e167      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800484a:	4b0b      	ldr	r3, [pc, #44]	@ (8004878 <HAL_RCC_OscConfig+0x240>)
 800484c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0f0      	beq.n	8004838 <HAL_RCC_OscConfig+0x200>
 8004856:	e01b      	b.n	8004890 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004858:	4b09      	ldr	r3, [pc, #36]	@ (8004880 <HAL_RCC_OscConfig+0x248>)
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800485e:	f7fe f847 	bl	80028f0 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004864:	e00e      	b.n	8004884 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004866:	f7fe f843 	bl	80028f0 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d907      	bls.n	8004884 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e150      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
 8004878:	40023800 	.word	0x40023800
 800487c:	42470000 	.word	0x42470000
 8004880:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004884:	4b88      	ldr	r3, [pc, #544]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1ea      	bne.n	8004866 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 8097 	beq.w	80049cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800489e:	2300      	movs	r3, #0
 80048a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048a2:	4b81      	ldr	r3, [pc, #516]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80048a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10f      	bne.n	80048ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ae:	2300      	movs	r3, #0
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	4b7d      	ldr	r3, [pc, #500]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80048b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b6:	4a7c      	ldr	r2, [pc, #496]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80048b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80048be:	4b7a      	ldr	r3, [pc, #488]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048c6:	60bb      	str	r3, [r7, #8]
 80048c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ca:	2301      	movs	r3, #1
 80048cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ce:	4b77      	ldr	r3, [pc, #476]	@ (8004aac <HAL_RCC_OscConfig+0x474>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d118      	bne.n	800490c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048da:	4b74      	ldr	r3, [pc, #464]	@ (8004aac <HAL_RCC_OscConfig+0x474>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a73      	ldr	r2, [pc, #460]	@ (8004aac <HAL_RCC_OscConfig+0x474>)
 80048e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048e6:	f7fe f803 	bl	80028f0 <HAL_GetTick>
 80048ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ec:	e008      	b.n	8004900 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ee:	f7fd ffff 	bl	80028f0 <HAL_GetTick>
 80048f2:	4602      	mov	r2, r0
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e10c      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004900:	4b6a      	ldr	r3, [pc, #424]	@ (8004aac <HAL_RCC_OscConfig+0x474>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0f0      	beq.n	80048ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d106      	bne.n	8004922 <HAL_RCC_OscConfig+0x2ea>
 8004914:	4b64      	ldr	r3, [pc, #400]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004918:	4a63      	ldr	r2, [pc, #396]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004920:	e01c      	b.n	800495c <HAL_RCC_OscConfig+0x324>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b05      	cmp	r3, #5
 8004928:	d10c      	bne.n	8004944 <HAL_RCC_OscConfig+0x30c>
 800492a:	4b5f      	ldr	r3, [pc, #380]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 800492c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492e:	4a5e      	ldr	r2, [pc, #376]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004930:	f043 0304 	orr.w	r3, r3, #4
 8004934:	6713      	str	r3, [r2, #112]	@ 0x70
 8004936:	4b5c      	ldr	r3, [pc, #368]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493a:	4a5b      	ldr	r2, [pc, #364]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 800493c:	f043 0301 	orr.w	r3, r3, #1
 8004940:	6713      	str	r3, [r2, #112]	@ 0x70
 8004942:	e00b      	b.n	800495c <HAL_RCC_OscConfig+0x324>
 8004944:	4b58      	ldr	r3, [pc, #352]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004948:	4a57      	ldr	r2, [pc, #348]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 800494a:	f023 0301 	bic.w	r3, r3, #1
 800494e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004950:	4b55      	ldr	r3, [pc, #340]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004954:	4a54      	ldr	r2, [pc, #336]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004956:	f023 0304 	bic.w	r3, r3, #4
 800495a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d015      	beq.n	8004990 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004964:	f7fd ffc4 	bl	80028f0 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800496a:	e00a      	b.n	8004982 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496c:	f7fd ffc0 	bl	80028f0 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e0cb      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004982:	4b49      	ldr	r3, [pc, #292]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d0ee      	beq.n	800496c <HAL_RCC_OscConfig+0x334>
 800498e:	e014      	b.n	80049ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004990:	f7fd ffae 	bl	80028f0 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004996:	e00a      	b.n	80049ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004998:	f7fd ffaa 	bl	80028f0 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e0b5      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049ae:	4b3e      	ldr	r3, [pc, #248]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80049b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1ee      	bne.n	8004998 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049ba:	7dfb      	ldrb	r3, [r7, #23]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d105      	bne.n	80049cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049c0:	4b39      	ldr	r3, [pc, #228]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80049c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c4:	4a38      	ldr	r2, [pc, #224]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80049c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 80a1 	beq.w	8004b18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049d6:	4b34      	ldr	r3, [pc, #208]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 030c 	and.w	r3, r3, #12
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d05c      	beq.n	8004a9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d141      	bne.n	8004a6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ea:	4b31      	ldr	r3, [pc, #196]	@ (8004ab0 <HAL_RCC_OscConfig+0x478>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f0:	f7fd ff7e 	bl	80028f0 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f8:	f7fd ff7a 	bl	80028f0 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e087      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a0a:	4b27      	ldr	r3, [pc, #156]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1f0      	bne.n	80049f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	69da      	ldr	r2, [r3, #28]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a24:	019b      	lsls	r3, r3, #6
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2c:	085b      	lsrs	r3, r3, #1
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	041b      	lsls	r3, r3, #16
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	061b      	lsls	r3, r3, #24
 8004a3a:	491b      	ldr	r1, [pc, #108]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a40:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab0 <HAL_RCC_OscConfig+0x478>)
 8004a42:	2201      	movs	r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a46:	f7fd ff53 	bl	80028f0 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a4e:	f7fd ff4f 	bl	80028f0 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e05c      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a60:	4b11      	ldr	r3, [pc, #68]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCC_OscConfig+0x416>
 8004a6c:	e054      	b.n	8004b18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6e:	4b10      	ldr	r3, [pc, #64]	@ (8004ab0 <HAL_RCC_OscConfig+0x478>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a74:	f7fd ff3c 	bl	80028f0 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a7c:	f7fd ff38 	bl	80028f0 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e045      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a8e:	4b06      	ldr	r3, [pc, #24]	@ (8004aa8 <HAL_RCC_OscConfig+0x470>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f0      	bne.n	8004a7c <HAL_RCC_OscConfig+0x444>
 8004a9a:	e03d      	b.n	8004b18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e038      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
 8004aa8:	40023800 	.word	0x40023800
 8004aac:	40007000 	.word	0x40007000
 8004ab0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b24 <HAL_RCC_OscConfig+0x4ec>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d028      	beq.n	8004b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d121      	bne.n	8004b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d11a      	bne.n	8004b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004aea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d111      	bne.n	8004b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	3b01      	subs	r3, #1
 8004afe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d107      	bne.n	8004b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d001      	beq.n	8004b18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40023800 	.word	0x40023800

08004b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e0cc      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b3c:	4b68      	ldr	r3, [pc, #416]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d90c      	bls.n	8004b64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b4a:	4b65      	ldr	r3, [pc, #404]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b52:	4b63      	ldr	r3, [pc, #396]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	683a      	ldr	r2, [r7, #0]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d001      	beq.n	8004b64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0b8      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d020      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d005      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b7c:	4b59      	ldr	r3, [pc, #356]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	4a58      	ldr	r2, [pc, #352]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0308 	and.w	r3, r3, #8
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d005      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b94:	4b53      	ldr	r3, [pc, #332]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4a52      	ldr	r2, [pc, #328]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba0:	4b50      	ldr	r3, [pc, #320]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	494d      	ldr	r1, [pc, #308]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d044      	beq.n	8004c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d107      	bne.n	8004bd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bc6:	4b47      	ldr	r3, [pc, #284]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d119      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e07f      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d003      	beq.n	8004be6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004be2:	2b03      	cmp	r3, #3
 8004be4:	d107      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d109      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e06f      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e067      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c06:	4b37      	ldr	r3, [pc, #220]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f023 0203 	bic.w	r2, r3, #3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	4934      	ldr	r1, [pc, #208]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c18:	f7fd fe6a 	bl	80028f0 <HAL_GetTick>
 8004c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c1e:	e00a      	b.n	8004c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c20:	f7fd fe66 	bl	80028f0 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e04f      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c36:	4b2b      	ldr	r3, [pc, #172]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f003 020c 	and.w	r2, r3, #12
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d1eb      	bne.n	8004c20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c48:	4b25      	ldr	r3, [pc, #148]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d20c      	bcs.n	8004c70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c56:	4b22      	ldr	r3, [pc, #136]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c58:	683a      	ldr	r2, [r7, #0]
 8004c5a:	b2d2      	uxtb	r2, r2
 8004c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c5e:	4b20      	ldr	r3, [pc, #128]	@ (8004ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0307 	and.w	r3, r3, #7
 8004c66:	683a      	ldr	r2, [r7, #0]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d001      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e032      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d008      	beq.n	8004c8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c7c:	4b19      	ldr	r3, [pc, #100]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	4916      	ldr	r1, [pc, #88]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0308 	and.w	r3, r3, #8
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d009      	beq.n	8004cae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	00db      	lsls	r3, r3, #3
 8004ca8:	490e      	ldr	r1, [pc, #56]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cae:	f000 f821 	bl	8004cf4 <HAL_RCC_GetSysClockFreq>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	490a      	ldr	r1, [pc, #40]	@ (8004ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8004cc0:	5ccb      	ldrb	r3, [r1, r3]
 8004cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc6:	4a09      	ldr	r2, [pc, #36]	@ (8004cec <HAL_RCC_ClockConfig+0x1c4>)
 8004cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004cca:	4b09      	ldr	r3, [pc, #36]	@ (8004cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7fd fdca 	bl	8002868 <HAL_InitTick>

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	40023c00 	.word	0x40023c00
 8004ce4:	40023800 	.word	0x40023800
 8004ce8:	08009614 	.word	0x08009614
 8004cec:	20000000 	.word	0x20000000
 8004cf0:	20000004 	.word	0x20000004

08004cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cf8:	b094      	sub	sp, #80	@ 0x50
 8004cfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d0c:	4b79      	ldr	r3, [pc, #484]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f003 030c 	and.w	r3, r3, #12
 8004d14:	2b08      	cmp	r3, #8
 8004d16:	d00d      	beq.n	8004d34 <HAL_RCC_GetSysClockFreq+0x40>
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	f200 80e1 	bhi.w	8004ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_RCC_GetSysClockFreq+0x34>
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d003      	beq.n	8004d2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d26:	e0db      	b.n	8004ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d28:	4b73      	ldr	r3, [pc, #460]	@ (8004ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d2c:	e0db      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d2e:	4b73      	ldr	r3, [pc, #460]	@ (8004efc <HAL_RCC_GetSysClockFreq+0x208>)
 8004d30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d32:	e0d8      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d34:	4b6f      	ldr	r3, [pc, #444]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d3e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d063      	beq.n	8004e12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	099b      	lsrs	r3, r3, #6
 8004d50:	2200      	movs	r2, #0
 8004d52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d5e:	2300      	movs	r3, #0
 8004d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d66:	4622      	mov	r2, r4
 8004d68:	462b      	mov	r3, r5
 8004d6a:	f04f 0000 	mov.w	r0, #0
 8004d6e:	f04f 0100 	mov.w	r1, #0
 8004d72:	0159      	lsls	r1, r3, #5
 8004d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d78:	0150      	lsls	r0, r2, #5
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4621      	mov	r1, r4
 8004d80:	1a51      	subs	r1, r2, r1
 8004d82:	6139      	str	r1, [r7, #16]
 8004d84:	4629      	mov	r1, r5
 8004d86:	eb63 0301 	sbc.w	r3, r3, r1
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d98:	4659      	mov	r1, fp
 8004d9a:	018b      	lsls	r3, r1, #6
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004da2:	4651      	mov	r1, sl
 8004da4:	018a      	lsls	r2, r1, #6
 8004da6:	4651      	mov	r1, sl
 8004da8:	ebb2 0801 	subs.w	r8, r2, r1
 8004dac:	4659      	mov	r1, fp
 8004dae:	eb63 0901 	sbc.w	r9, r3, r1
 8004db2:	f04f 0200 	mov.w	r2, #0
 8004db6:	f04f 0300 	mov.w	r3, #0
 8004dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dc6:	4690      	mov	r8, r2
 8004dc8:	4699      	mov	r9, r3
 8004dca:	4623      	mov	r3, r4
 8004dcc:	eb18 0303 	adds.w	r3, r8, r3
 8004dd0:	60bb      	str	r3, [r7, #8]
 8004dd2:	462b      	mov	r3, r5
 8004dd4:	eb49 0303 	adc.w	r3, r9, r3
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	f04f 0200 	mov.w	r2, #0
 8004dde:	f04f 0300 	mov.w	r3, #0
 8004de2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004de6:	4629      	mov	r1, r5
 8004de8:	024b      	lsls	r3, r1, #9
 8004dea:	4621      	mov	r1, r4
 8004dec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004df0:	4621      	mov	r1, r4
 8004df2:	024a      	lsls	r2, r1, #9
 8004df4:	4610      	mov	r0, r2
 8004df6:	4619      	mov	r1, r3
 8004df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e04:	f7fb ff28 	bl	8000c58 <__aeabi_uldivmod>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e10:	e058      	b.n	8004ec4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e12:	4b38      	ldr	r3, [pc, #224]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	099b      	lsrs	r3, r3, #6
 8004e18:	2200      	movs	r2, #0
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e22:	623b      	str	r3, [r7, #32]
 8004e24:	2300      	movs	r3, #0
 8004e26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e2c:	4642      	mov	r2, r8
 8004e2e:	464b      	mov	r3, r9
 8004e30:	f04f 0000 	mov.w	r0, #0
 8004e34:	f04f 0100 	mov.w	r1, #0
 8004e38:	0159      	lsls	r1, r3, #5
 8004e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e3e:	0150      	lsls	r0, r2, #5
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4641      	mov	r1, r8
 8004e46:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e50:	f04f 0200 	mov.w	r2, #0
 8004e54:	f04f 0300 	mov.w	r3, #0
 8004e58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e64:	ebb2 040a 	subs.w	r4, r2, sl
 8004e68:	eb63 050b 	sbc.w	r5, r3, fp
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	f04f 0300 	mov.w	r3, #0
 8004e74:	00eb      	lsls	r3, r5, #3
 8004e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e7a:	00e2      	lsls	r2, r4, #3
 8004e7c:	4614      	mov	r4, r2
 8004e7e:	461d      	mov	r5, r3
 8004e80:	4643      	mov	r3, r8
 8004e82:	18e3      	adds	r3, r4, r3
 8004e84:	603b      	str	r3, [r7, #0]
 8004e86:	464b      	mov	r3, r9
 8004e88:	eb45 0303 	adc.w	r3, r5, r3
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	f04f 0200 	mov.w	r2, #0
 8004e92:	f04f 0300 	mov.w	r3, #0
 8004e96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	028b      	lsls	r3, r1, #10
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ea4:	4621      	mov	r1, r4
 8004ea6:	028a      	lsls	r2, r1, #10
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4619      	mov	r1, r3
 8004eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eae:	2200      	movs	r2, #0
 8004eb0:	61bb      	str	r3, [r7, #24]
 8004eb2:	61fa      	str	r2, [r7, #28]
 8004eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004eb8:	f7fb fece 	bl	8000c58 <__aeabi_uldivmod>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	0c1b      	lsrs	r3, r3, #16
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	3301      	adds	r3, #1
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ed4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004edc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ede:	e002      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ee0:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3750      	adds	r7, #80	@ 0x50
 8004eec:	46bd      	mov	sp, r7
 8004eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40023800 	.word	0x40023800
 8004ef8:	00f42400 	.word	0x00f42400
 8004efc:	007a1200 	.word	0x007a1200

08004f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f04:	4b03      	ldr	r3, [pc, #12]	@ (8004f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f06:	681b      	ldr	r3, [r3, #0]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	20000000 	.word	0x20000000

08004f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f1c:	f7ff fff0 	bl	8004f00 <HAL_RCC_GetHCLKFreq>
 8004f20:	4602      	mov	r2, r0
 8004f22:	4b05      	ldr	r3, [pc, #20]	@ (8004f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	0a9b      	lsrs	r3, r3, #10
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	4903      	ldr	r1, [pc, #12]	@ (8004f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f2e:	5ccb      	ldrb	r3, [r1, r3]
 8004f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	08009624 	.word	0x08009624

08004f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f44:	f7ff ffdc 	bl	8004f00 <HAL_RCC_GetHCLKFreq>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	0b5b      	lsrs	r3, r3, #13
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	4903      	ldr	r1, [pc, #12]	@ (8004f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f56:	5ccb      	ldrb	r3, [r1, r3]
 8004f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	40023800 	.word	0x40023800
 8004f64:	08009624 	.word	0x08009624

08004f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e041      	b.n	8004ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fd f984 	bl	800229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f000 fd34 	bl	8005a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b01      	cmp	r3, #1
 800501a:	d001      	beq.n	8005020 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e03c      	b.n	800509a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1e      	ldr	r2, [pc, #120]	@ (80050a8 <HAL_TIM_Base_Start+0xa0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d018      	beq.n	8005064 <HAL_TIM_Base_Start+0x5c>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503a:	d013      	beq.n	8005064 <HAL_TIM_Base_Start+0x5c>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a1a      	ldr	r2, [pc, #104]	@ (80050ac <HAL_TIM_Base_Start+0xa4>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d00e      	beq.n	8005064 <HAL_TIM_Base_Start+0x5c>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a19      	ldr	r2, [pc, #100]	@ (80050b0 <HAL_TIM_Base_Start+0xa8>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d009      	beq.n	8005064 <HAL_TIM_Base_Start+0x5c>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a17      	ldr	r2, [pc, #92]	@ (80050b4 <HAL_TIM_Base_Start+0xac>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d004      	beq.n	8005064 <HAL_TIM_Base_Start+0x5c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a16      	ldr	r2, [pc, #88]	@ (80050b8 <HAL_TIM_Base_Start+0xb0>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d111      	bne.n	8005088 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 0307 	and.w	r3, r3, #7
 800506e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b06      	cmp	r3, #6
 8005074:	d010      	beq.n	8005098 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f042 0201 	orr.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005086:	e007      	b.n	8005098 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0201 	orr.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3714      	adds	r7, #20
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40010000 	.word	0x40010000
 80050ac:	40000400 	.word	0x40000400
 80050b0:	40000800 	.word	0x40000800
 80050b4:	40000c00 	.word	0x40000c00
 80050b8:	40014000 	.word	0x40014000

080050bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e041      	b.n	8005152 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d106      	bne.n	80050e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f839 	bl	800515a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f000 fc8a 	bl	8005a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3708      	adds	r7, #8
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
	...

08005170 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d109      	bne.n	8005194 <HAL_TIM_PWM_Start+0x24>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b01      	cmp	r3, #1
 800518a:	bf14      	ite	ne
 800518c:	2301      	movne	r3, #1
 800518e:	2300      	moveq	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	e022      	b.n	80051da <HAL_TIM_PWM_Start+0x6a>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b04      	cmp	r3, #4
 8005198:	d109      	bne.n	80051ae <HAL_TIM_PWM_Start+0x3e>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	bf14      	ite	ne
 80051a6:	2301      	movne	r3, #1
 80051a8:	2300      	moveq	r3, #0
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	e015      	b.n	80051da <HAL_TIM_PWM_Start+0x6a>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d109      	bne.n	80051c8 <HAL_TIM_PWM_Start+0x58>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b01      	cmp	r3, #1
 80051be:	bf14      	ite	ne
 80051c0:	2301      	movne	r3, #1
 80051c2:	2300      	moveq	r3, #0
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	e008      	b.n	80051da <HAL_TIM_PWM_Start+0x6a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	bf14      	ite	ne
 80051d4:	2301      	movne	r3, #1
 80051d6:	2300      	moveq	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e068      	b.n	80052b4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d104      	bne.n	80051f2 <HAL_TIM_PWM_Start+0x82>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051f0:	e013      	b.n	800521a <HAL_TIM_PWM_Start+0xaa>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d104      	bne.n	8005202 <HAL_TIM_PWM_Start+0x92>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2202      	movs	r2, #2
 80051fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005200:	e00b      	b.n	800521a <HAL_TIM_PWM_Start+0xaa>
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b08      	cmp	r3, #8
 8005206:	d104      	bne.n	8005212 <HAL_TIM_PWM_Start+0xa2>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005210:	e003      	b.n	800521a <HAL_TIM_PWM_Start+0xaa>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2202      	movs	r2, #2
 8005216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2201      	movs	r2, #1
 8005220:	6839      	ldr	r1, [r7, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f000 ffc6 	bl	80061b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a23      	ldr	r2, [pc, #140]	@ (80052bc <HAL_TIM_PWM_Start+0x14c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d107      	bne.n	8005242 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005240:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a1d      	ldr	r2, [pc, #116]	@ (80052bc <HAL_TIM_PWM_Start+0x14c>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d018      	beq.n	800527e <HAL_TIM_PWM_Start+0x10e>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005254:	d013      	beq.n	800527e <HAL_TIM_PWM_Start+0x10e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a19      	ldr	r2, [pc, #100]	@ (80052c0 <HAL_TIM_PWM_Start+0x150>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d00e      	beq.n	800527e <HAL_TIM_PWM_Start+0x10e>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a17      	ldr	r2, [pc, #92]	@ (80052c4 <HAL_TIM_PWM_Start+0x154>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d009      	beq.n	800527e <HAL_TIM_PWM_Start+0x10e>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a16      	ldr	r2, [pc, #88]	@ (80052c8 <HAL_TIM_PWM_Start+0x158>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d004      	beq.n	800527e <HAL_TIM_PWM_Start+0x10e>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a14      	ldr	r2, [pc, #80]	@ (80052cc <HAL_TIM_PWM_Start+0x15c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d111      	bne.n	80052a2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b06      	cmp	r3, #6
 800528e:	d010      	beq.n	80052b2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0201 	orr.w	r2, r2, #1
 800529e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a0:	e007      	b.n	80052b2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0201 	orr.w	r2, r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40010000 	.word	0x40010000
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800
 80052c8:	40000c00 	.word	0x40000c00
 80052cc:	40014000 	.word	0x40014000

080052d0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e041      	b.n	8005366 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d106      	bne.n	80052fc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f839 	bl	800536e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2202      	movs	r2, #2
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	3304      	adds	r3, #4
 800530c:	4619      	mov	r1, r3
 800530e:	4610      	mov	r0, r2
 8005310:	f000 fb80 	bl	8005a14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800536e:	b480      	push	{r7}
 8005370:	b083      	sub	sp, #12
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d020      	beq.n	80053e6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d01b      	beq.n	80053e6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f06f 0202 	mvn.w	r2, #2
 80053b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	f003 0303 	and.w	r3, r3, #3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d003      	beq.n	80053d4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 fb02 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 80053d2:	e005      	b.n	80053e0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 faf4 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fb05 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d020      	beq.n	8005432 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d01b      	beq.n	8005432 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f06f 0204 	mvn.w	r2, #4
 8005402:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fadc 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 800541e:	e005      	b.n	800542c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 face 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fadf 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d020      	beq.n	800547e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d01b      	beq.n	800547e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0208 	mvn.w	r2, #8
 800544e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2204      	movs	r2, #4
 8005454:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	f003 0303 	and.w	r3, r3, #3
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fab6 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 800546a:	e005      	b.n	8005478 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 faa8 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fab9 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	2b00      	cmp	r3, #0
 8005486:	d020      	beq.n	80054ca <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	d01b      	beq.n	80054ca <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f06f 0210 	mvn.w	r2, #16
 800549a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2208      	movs	r2, #8
 80054a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	69db      	ldr	r3, [r3, #28]
 80054a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fa90 	bl	80059d6 <HAL_TIM_IC_CaptureCallback>
 80054b6:	e005      	b.n	80054c4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fa82 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 fa93 	bl	80059ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00c      	beq.n	80054ee <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d007      	beq.n	80054ee <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f06f 0201 	mvn.w	r2, #1
 80054e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 fa60 	bl	80059ae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00c      	beq.n	8005512 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d007      	beq.n	8005512 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800550a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 feef 	bl	80062f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00c      	beq.n	8005536 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800552e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 fa64 	bl	80059fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00c      	beq.n	800555a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f003 0320 	and.w	r3, r3, #32
 8005546:	2b00      	cmp	r3, #0
 8005548:	d007      	beq.n	800555a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f06f 0220 	mvn.w	r2, #32
 8005552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 fec1 	bl	80062dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800555a:	bf00      	nop
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b086      	sub	sp, #24
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_TIM_IC_ConfigChannel+0x1e>
 800557c:	2302      	movs	r3, #2
 800557e:	e088      	b.n	8005692 <HAL_TIM_IC_ConfigChannel+0x130>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d11b      	bne.n	80055c6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800559e:	f000 fc51 	bl	8005e44 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	699a      	ldr	r2, [r3, #24]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 020c 	bic.w	r2, r2, #12
 80055b0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	6999      	ldr	r1, [r3, #24]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	619a      	str	r2, [r3, #24]
 80055c4:	e060      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b04      	cmp	r3, #4
 80055ca:	d11c      	bne.n	8005606 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80055dc:	f000 fcc9 	bl	8005f72 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	699a      	ldr	r2, [r3, #24]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055ee:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6999      	ldr	r1, [r3, #24]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	021a      	lsls	r2, r3, #8
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	619a      	str	r2, [r3, #24]
 8005604:	e040      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b08      	cmp	r3, #8
 800560a:	d11b      	bne.n	8005644 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800561c:	f000 fd16 	bl	800604c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69da      	ldr	r2, [r3, #28]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 020c 	bic.w	r2, r2, #12
 800562e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	69d9      	ldr	r1, [r3, #28]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	61da      	str	r2, [r3, #28]
 8005642:	e021      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b0c      	cmp	r3, #12
 8005648:	d11c      	bne.n	8005684 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800565a:	f000 fd33 	bl	80060c4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69da      	ldr	r2, [r3, #28]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800566c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69d9      	ldr	r1, [r3, #28]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	021a      	lsls	r2, r3, #8
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	61da      	str	r2, [r3, #28]
 8005682:	e001      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005690:	7dfb      	ldrb	r3, [r7, #23]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
	...

0800569c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d101      	bne.n	80056ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056b6:	2302      	movs	r3, #2
 80056b8:	e0ae      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b0c      	cmp	r3, #12
 80056c6:	f200 809f 	bhi.w	8005808 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80056ca:	a201      	add	r2, pc, #4	@ (adr r2, 80056d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d0:	08005705 	.word	0x08005705
 80056d4:	08005809 	.word	0x08005809
 80056d8:	08005809 	.word	0x08005809
 80056dc:	08005809 	.word	0x08005809
 80056e0:	08005745 	.word	0x08005745
 80056e4:	08005809 	.word	0x08005809
 80056e8:	08005809 	.word	0x08005809
 80056ec:	08005809 	.word	0x08005809
 80056f0:	08005787 	.word	0x08005787
 80056f4:	08005809 	.word	0x08005809
 80056f8:	08005809 	.word	0x08005809
 80056fc:	08005809 	.word	0x08005809
 8005700:	080057c7 	.word	0x080057c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68b9      	ldr	r1, [r7, #8]
 800570a:	4618      	mov	r0, r3
 800570c:	f000 fa0e 	bl	8005b2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0208 	orr.w	r2, r2, #8
 800571e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699a      	ldr	r2, [r3, #24]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f022 0204 	bic.w	r2, r2, #4
 800572e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6999      	ldr	r1, [r3, #24]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	619a      	str	r2, [r3, #24]
      break;
 8005742:	e064      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	4618      	mov	r0, r3
 800574c:	f000 fa54 	bl	8005bf8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800575e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800576e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6999      	ldr	r1, [r3, #24]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	021a      	lsls	r2, r3, #8
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	619a      	str	r2, [r3, #24]
      break;
 8005784:	e043      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	4618      	mov	r0, r3
 800578e:	f000 fa9f 	bl	8005cd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69da      	ldr	r2, [r3, #28]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f042 0208 	orr.w	r2, r2, #8
 80057a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69da      	ldr	r2, [r3, #28]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0204 	bic.w	r2, r2, #4
 80057b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69d9      	ldr	r1, [r3, #28]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	61da      	str	r2, [r3, #28]
      break;
 80057c4:	e023      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fae9 	bl	8005da4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69da      	ldr	r2, [r3, #28]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69d9      	ldr	r1, [r3, #28]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	021a      	lsls	r2, r3, #8
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	61da      	str	r2, [r3, #28]
      break;
 8005806:	e002      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	75fb      	strb	r3, [r7, #23]
      break;
 800580c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005816:	7dfb      	ldrb	r3, [r7, #23]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800582a:	2300      	movs	r3, #0
 800582c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_TIM_ConfigClockSource+0x1c>
 8005838:	2302      	movs	r3, #2
 800583a:	e0b4      	b.n	80059a6 <HAL_TIM_ConfigClockSource+0x186>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800585a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005862:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005874:	d03e      	beq.n	80058f4 <HAL_TIM_ConfigClockSource+0xd4>
 8005876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800587a:	f200 8087 	bhi.w	800598c <HAL_TIM_ConfigClockSource+0x16c>
 800587e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005882:	f000 8086 	beq.w	8005992 <HAL_TIM_ConfigClockSource+0x172>
 8005886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800588a:	d87f      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 800588c:	2b70      	cmp	r3, #112	@ 0x70
 800588e:	d01a      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0xa6>
 8005890:	2b70      	cmp	r3, #112	@ 0x70
 8005892:	d87b      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 8005894:	2b60      	cmp	r3, #96	@ 0x60
 8005896:	d050      	beq.n	800593a <HAL_TIM_ConfigClockSource+0x11a>
 8005898:	2b60      	cmp	r3, #96	@ 0x60
 800589a:	d877      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 800589c:	2b50      	cmp	r3, #80	@ 0x50
 800589e:	d03c      	beq.n	800591a <HAL_TIM_ConfigClockSource+0xfa>
 80058a0:	2b50      	cmp	r3, #80	@ 0x50
 80058a2:	d873      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 80058a4:	2b40      	cmp	r3, #64	@ 0x40
 80058a6:	d058      	beq.n	800595a <HAL_TIM_ConfigClockSource+0x13a>
 80058a8:	2b40      	cmp	r3, #64	@ 0x40
 80058aa:	d86f      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 80058ac:	2b30      	cmp	r3, #48	@ 0x30
 80058ae:	d064      	beq.n	800597a <HAL_TIM_ConfigClockSource+0x15a>
 80058b0:	2b30      	cmp	r3, #48	@ 0x30
 80058b2:	d86b      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 80058b4:	2b20      	cmp	r3, #32
 80058b6:	d060      	beq.n	800597a <HAL_TIM_ConfigClockSource+0x15a>
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d867      	bhi.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d05c      	beq.n	800597a <HAL_TIM_ConfigClockSource+0x15a>
 80058c0:	2b10      	cmp	r3, #16
 80058c2:	d05a      	beq.n	800597a <HAL_TIM_ConfigClockSource+0x15a>
 80058c4:	e062      	b.n	800598c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058d6:	f000 fc4d 	bl	8006174 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	609a      	str	r2, [r3, #8]
      break;
 80058f2:	e04f      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005904:	f000 fc36 	bl	8006174 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	689a      	ldr	r2, [r3, #8]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005916:	609a      	str	r2, [r3, #8]
      break;
 8005918:	e03c      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005926:	461a      	mov	r2, r3
 8005928:	f000 faf4 	bl	8005f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2150      	movs	r1, #80	@ 0x50
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fc03 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005938:	e02c      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005946:	461a      	mov	r2, r3
 8005948:	f000 fb50 	bl	8005fec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2160      	movs	r1, #96	@ 0x60
 8005952:	4618      	mov	r0, r3
 8005954:	f000 fbf3 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005958:	e01c      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005966:	461a      	mov	r2, r3
 8005968:	f000 fad4 	bl	8005f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2140      	movs	r1, #64	@ 0x40
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fbe3 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005978:	e00c      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4619      	mov	r1, r3
 8005984:	4610      	mov	r0, r2
 8005986:	f000 fbda 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 800598a:	e003      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	73fb      	strb	r3, [r7, #15]
      break;
 8005990:	e000      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005992:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b083      	sub	sp, #12
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b083      	sub	sp, #12
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b083      	sub	sp, #12
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a06:	bf00      	nop
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a3a      	ldr	r2, [pc, #232]	@ (8005b10 <TIM_Base_SetConfig+0xfc>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00f      	beq.n	8005a4c <TIM_Base_SetConfig+0x38>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a32:	d00b      	beq.n	8005a4c <TIM_Base_SetConfig+0x38>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a37      	ldr	r2, [pc, #220]	@ (8005b14 <TIM_Base_SetConfig+0x100>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d007      	beq.n	8005a4c <TIM_Base_SetConfig+0x38>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a36      	ldr	r2, [pc, #216]	@ (8005b18 <TIM_Base_SetConfig+0x104>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d003      	beq.n	8005a4c <TIM_Base_SetConfig+0x38>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a35      	ldr	r2, [pc, #212]	@ (8005b1c <TIM_Base_SetConfig+0x108>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d108      	bne.n	8005a5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a2b      	ldr	r2, [pc, #172]	@ (8005b10 <TIM_Base_SetConfig+0xfc>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d01b      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a6c:	d017      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a28      	ldr	r2, [pc, #160]	@ (8005b14 <TIM_Base_SetConfig+0x100>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d013      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a27      	ldr	r2, [pc, #156]	@ (8005b18 <TIM_Base_SetConfig+0x104>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d00f      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a26      	ldr	r2, [pc, #152]	@ (8005b1c <TIM_Base_SetConfig+0x108>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d00b      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a25      	ldr	r2, [pc, #148]	@ (8005b20 <TIM_Base_SetConfig+0x10c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d007      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a24      	ldr	r2, [pc, #144]	@ (8005b24 <TIM_Base_SetConfig+0x110>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d003      	beq.n	8005a9e <TIM_Base_SetConfig+0x8a>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a23      	ldr	r2, [pc, #140]	@ (8005b28 <TIM_Base_SetConfig+0x114>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d108      	bne.n	8005ab0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689a      	ldr	r2, [r3, #8]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8005b10 <TIM_Base_SetConfig+0xfc>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d103      	bne.n	8005ae4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	691a      	ldr	r2, [r3, #16]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d105      	bne.n	8005b02 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f023 0201 	bic.w	r2, r3, #1
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	611a      	str	r2, [r3, #16]
  }
}
 8005b02:	bf00      	nop
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40010000 	.word	0x40010000
 8005b14:	40000400 	.word	0x40000400
 8005b18:	40000800 	.word	0x40000800
 8005b1c:	40000c00 	.word	0x40000c00
 8005b20:	40014000 	.word	0x40014000
 8005b24:	40014400 	.word	0x40014400
 8005b28:	40014800 	.word	0x40014800

08005b2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	f023 0201 	bic.w	r2, r3, #1
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f023 0302 	bic.w	r3, r3, #2
 8005b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a1c      	ldr	r2, [pc, #112]	@ (8005bf4 <TIM_OC1_SetConfig+0xc8>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d10c      	bne.n	8005ba2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f023 0308 	bic.w	r3, r3, #8
 8005b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f023 0304 	bic.w	r3, r3, #4
 8005ba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a13      	ldr	r2, [pc, #76]	@ (8005bf4 <TIM_OC1_SetConfig+0xc8>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d111      	bne.n	8005bce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	693a      	ldr	r2, [r7, #16]
 8005bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	621a      	str	r2, [r3, #32]
}
 8005be8:	bf00      	nop
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	40010000 	.word	0x40010000

08005bf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	f023 0210 	bic.w	r2, r3, #16
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	021b      	lsls	r3, r3, #8
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f023 0320 	bic.w	r3, r3, #32
 8005c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a1e      	ldr	r2, [pc, #120]	@ (8005ccc <TIM_OC2_SetConfig+0xd4>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d10d      	bne.n	8005c74 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	011b      	lsls	r3, r3, #4
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a15      	ldr	r2, [pc, #84]	@ (8005ccc <TIM_OC2_SetConfig+0xd4>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d113      	bne.n	8005ca4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685a      	ldr	r2, [r3, #4]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	621a      	str	r2, [r3, #32]
}
 8005cbe:	bf00      	nop
 8005cc0:	371c      	adds	r7, #28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	40010000 	.word	0x40010000

08005cd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0303 	bic.w	r3, r3, #3
 8005d06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	021b      	lsls	r3, r3, #8
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a1d      	ldr	r2, [pc, #116]	@ (8005da0 <TIM_OC3_SetConfig+0xd0>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10d      	bne.n	8005d4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a14      	ldr	r2, [pc, #80]	@ (8005da0 <TIM_OC3_SetConfig+0xd0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d113      	bne.n	8005d7a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	011b      	lsls	r3, r3, #4
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	621a      	str	r2, [r3, #32]
}
 8005d94:	bf00      	nop
 8005d96:	371c      	adds	r7, #28
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr
 8005da0:	40010000 	.word	0x40010000

08005da4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	021b      	lsls	r3, r3, #8
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	031b      	lsls	r3, r3, #12
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a10      	ldr	r2, [pc, #64]	@ (8005e40 <TIM_OC4_SetConfig+0x9c>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d109      	bne.n	8005e18 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	019b      	lsls	r3, r3, #6
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	621a      	str	r2, [r3, #32]
}
 8005e32:	bf00      	nop
 8005e34:	371c      	adds	r7, #28
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	40010000 	.word	0x40010000

08005e44 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	f023 0201 	bic.w	r2, r3, #1
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	4a24      	ldr	r2, [pc, #144]	@ (8005f00 <TIM_TI1_SetConfig+0xbc>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d013      	beq.n	8005e9a <TIM_TI1_SetConfig+0x56>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e78:	d00f      	beq.n	8005e9a <TIM_TI1_SetConfig+0x56>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4a21      	ldr	r2, [pc, #132]	@ (8005f04 <TIM_TI1_SetConfig+0xc0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00b      	beq.n	8005e9a <TIM_TI1_SetConfig+0x56>
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4a20      	ldr	r2, [pc, #128]	@ (8005f08 <TIM_TI1_SetConfig+0xc4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d007      	beq.n	8005e9a <TIM_TI1_SetConfig+0x56>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8005f0c <TIM_TI1_SetConfig+0xc8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d003      	beq.n	8005e9a <TIM_TI1_SetConfig+0x56>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	4a1e      	ldr	r2, [pc, #120]	@ (8005f10 <TIM_TI1_SetConfig+0xcc>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d101      	bne.n	8005e9e <TIM_TI1_SetConfig+0x5a>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <TIM_TI1_SetConfig+0x5c>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d008      	beq.n	8005eb6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f023 0303 	bic.w	r3, r3, #3
 8005eaa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	e003      	b.n	8005ebe <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f043 0301 	orr.w	r3, r3, #1
 8005ebc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ec4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	011b      	lsls	r3, r3, #4
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	f023 030a 	bic.w	r3, r3, #10
 8005ed8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f003 030a 	and.w	r3, r3, #10
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	621a      	str	r2, [r3, #32]
}
 8005ef2:	bf00      	nop
 8005ef4:	371c      	adds	r7, #28
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	40010000 	.word	0x40010000
 8005f04:	40000400 	.word	0x40000400
 8005f08:	40000800 	.word	0x40000800
 8005f0c:	40000c00 	.word	0x40000c00
 8005f10:	40014000 	.word	0x40014000

08005f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b087      	sub	sp, #28
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	f023 0201 	bic.w	r2, r3, #1
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	011b      	lsls	r3, r3, #4
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f023 030a 	bic.w	r3, r3, #10
 8005f50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	621a      	str	r2, [r3, #32]
}
 8005f66:	bf00      	nop
 8005f68:	371c      	adds	r7, #28
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr

08005f72 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b087      	sub	sp, #28
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	607a      	str	r2, [r7, #4]
 8005f7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	f023 0210 	bic.w	r2, r3, #16
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	021b      	lsls	r3, r3, #8
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005fb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	031b      	lsls	r3, r3, #12
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005fc4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	011b      	lsls	r3, r3, #4
 8005fca:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	621a      	str	r2, [r3, #32]
}
 8005fe0:	bf00      	nop
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	f023 0210 	bic.w	r2, r3, #16
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	031b      	lsls	r3, r3, #12
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4313      	orrs	r3, r2
 8006020:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006028:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	011b      	lsls	r3, r3, #4
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	693a      	ldr	r2, [r7, #16]
 8006038:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	621a      	str	r2, [r3, #32]
}
 8006040:	bf00      	nop
 8006042:	371c      	adds	r7, #28
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800604c:	b480      	push	{r7}
 800604e:	b087      	sub	sp, #28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
 8006058:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	69db      	ldr	r3, [r3, #28]
 8006070:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	f023 0303 	bic.w	r3, r3, #3
 8006078:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4313      	orrs	r3, r2
 8006080:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006088:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	011b      	lsls	r3, r3, #4
 800608e:	b2db      	uxtb	r3, r3
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	4313      	orrs	r3, r2
 8006094:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800609c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	021b      	lsls	r3, r3, #8
 80060a2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	621a      	str	r2, [r3, #32]
}
 80060b8:	bf00      	nop
 80060ba:	371c      	adds	r7, #28
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006102:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	031b      	lsls	r3, r3, #12
 8006108:	b29b      	uxth	r3, r3
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006116:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	031b      	lsls	r3, r3, #12
 800611c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	4313      	orrs	r3, r2
 8006124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	621a      	str	r2, [r3, #32]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800613e:	b480      	push	{r7}
 8006140:	b085      	sub	sp, #20
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	f043 0307 	orr.w	r3, r3, #7
 8006160:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	609a      	str	r2, [r3, #8]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	021a      	lsls	r2, r3, #8
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	431a      	orrs	r2, r3
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	4313      	orrs	r3, r2
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	609a      	str	r2, [r3, #8]
}
 80061a8:	bf00      	nop
 80061aa:	371c      	adds	r7, #28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f003 031f 	and.w	r3, r3, #31
 80061c6:	2201      	movs	r2, #1
 80061c8:	fa02 f303 	lsl.w	r3, r2, r3
 80061cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a1a      	ldr	r2, [r3, #32]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	43db      	mvns	r3, r3
 80061d6:	401a      	ands	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6a1a      	ldr	r2, [r3, #32]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	6879      	ldr	r1, [r7, #4]
 80061e8:	fa01 f303 	lsl.w	r3, r1, r3
 80061ec:	431a      	orrs	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	621a      	str	r2, [r3, #32]
}
 80061f2:	bf00      	nop
 80061f4:	371c      	adds	r7, #28
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
	...

08006200 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006214:	2302      	movs	r3, #2
 8006216:	e050      	b.n	80062ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4313      	orrs	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a1c      	ldr	r2, [pc, #112]	@ (80062c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d018      	beq.n	800628e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006264:	d013      	beq.n	800628e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a18      	ldr	r2, [pc, #96]	@ (80062cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d00e      	beq.n	800628e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a16      	ldr	r2, [pc, #88]	@ (80062d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d009      	beq.n	800628e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d004      	beq.n	800628e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a13      	ldr	r2, [pc, #76]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d10c      	bne.n	80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006294:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	4313      	orrs	r3, r2
 800629e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	40010000 	.word	0x40010000
 80062cc:	40000400 	.word	0x40000400
 80062d0:	40000800 	.word	0x40000800
 80062d4:	40000c00 	.word	0x40000c00
 80062d8:	40014000 	.word	0x40014000

080062dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e042      	b.n	800639c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7fc f8ce 	bl	80024cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2224      	movs	r2, #36	@ 0x24
 8006334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006346:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 f82b 	bl	80063a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800635c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695a      	ldr	r2, [r3, #20]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800636c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68da      	ldr	r2, [r3, #12]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800637c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2220      	movs	r2, #32
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063a8:	b0c0      	sub	sp, #256	@ 0x100
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80063bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c0:	68d9      	ldr	r1, [r3, #12]
 80063c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	ea40 0301 	orr.w	r3, r0, r1
 80063cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d2:	689a      	ldr	r2, [r3, #8]
 80063d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	431a      	orrs	r2, r3
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	431a      	orrs	r2, r3
 80063e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80063f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80063fc:	f021 010c 	bic.w	r1, r1, #12
 8006400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800640a:	430b      	orrs	r3, r1
 800640c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800640e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800641a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800641e:	6999      	ldr	r1, [r3, #24]
 8006420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	ea40 0301 	orr.w	r3, r0, r1
 800642a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800642c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	4b8f      	ldr	r3, [pc, #572]	@ (8006670 <UART_SetConfig+0x2cc>)
 8006434:	429a      	cmp	r2, r3
 8006436:	d005      	beq.n	8006444 <UART_SetConfig+0xa0>
 8006438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	4b8d      	ldr	r3, [pc, #564]	@ (8006674 <UART_SetConfig+0x2d0>)
 8006440:	429a      	cmp	r2, r3
 8006442:	d104      	bne.n	800644e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006444:	f7fe fd7c 	bl	8004f40 <HAL_RCC_GetPCLK2Freq>
 8006448:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800644c:	e003      	b.n	8006456 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800644e:	f7fe fd63 	bl	8004f18 <HAL_RCC_GetPCLK1Freq>
 8006452:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800645a:	69db      	ldr	r3, [r3, #28]
 800645c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006460:	f040 810c 	bne.w	800667c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006464:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006468:	2200      	movs	r2, #0
 800646a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800646e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006472:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006476:	4622      	mov	r2, r4
 8006478:	462b      	mov	r3, r5
 800647a:	1891      	adds	r1, r2, r2
 800647c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800647e:	415b      	adcs	r3, r3
 8006480:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006482:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006486:	4621      	mov	r1, r4
 8006488:	eb12 0801 	adds.w	r8, r2, r1
 800648c:	4629      	mov	r1, r5
 800648e:	eb43 0901 	adc.w	r9, r3, r1
 8006492:	f04f 0200 	mov.w	r2, #0
 8006496:	f04f 0300 	mov.w	r3, #0
 800649a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800649e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064a6:	4690      	mov	r8, r2
 80064a8:	4699      	mov	r9, r3
 80064aa:	4623      	mov	r3, r4
 80064ac:	eb18 0303 	adds.w	r3, r8, r3
 80064b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064b4:	462b      	mov	r3, r5
 80064b6:	eb49 0303 	adc.w	r3, r9, r3
 80064ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80064ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80064ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80064d2:	460b      	mov	r3, r1
 80064d4:	18db      	adds	r3, r3, r3
 80064d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80064d8:	4613      	mov	r3, r2
 80064da:	eb42 0303 	adc.w	r3, r2, r3
 80064de:	657b      	str	r3, [r7, #84]	@ 0x54
 80064e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80064e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80064e8:	f7fa fbb6 	bl	8000c58 <__aeabi_uldivmod>
 80064ec:	4602      	mov	r2, r0
 80064ee:	460b      	mov	r3, r1
 80064f0:	4b61      	ldr	r3, [pc, #388]	@ (8006678 <UART_SetConfig+0x2d4>)
 80064f2:	fba3 2302 	umull	r2, r3, r3, r2
 80064f6:	095b      	lsrs	r3, r3, #5
 80064f8:	011c      	lsls	r4, r3, #4
 80064fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064fe:	2200      	movs	r2, #0
 8006500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006504:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006508:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800650c:	4642      	mov	r2, r8
 800650e:	464b      	mov	r3, r9
 8006510:	1891      	adds	r1, r2, r2
 8006512:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006514:	415b      	adcs	r3, r3
 8006516:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006518:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800651c:	4641      	mov	r1, r8
 800651e:	eb12 0a01 	adds.w	sl, r2, r1
 8006522:	4649      	mov	r1, r9
 8006524:	eb43 0b01 	adc.w	fp, r3, r1
 8006528:	f04f 0200 	mov.w	r2, #0
 800652c:	f04f 0300 	mov.w	r3, #0
 8006530:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006534:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800653c:	4692      	mov	sl, r2
 800653e:	469b      	mov	fp, r3
 8006540:	4643      	mov	r3, r8
 8006542:	eb1a 0303 	adds.w	r3, sl, r3
 8006546:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800654a:	464b      	mov	r3, r9
 800654c:	eb4b 0303 	adc.w	r3, fp, r3
 8006550:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006560:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006564:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006568:	460b      	mov	r3, r1
 800656a:	18db      	adds	r3, r3, r3
 800656c:	643b      	str	r3, [r7, #64]	@ 0x40
 800656e:	4613      	mov	r3, r2
 8006570:	eb42 0303 	adc.w	r3, r2, r3
 8006574:	647b      	str	r3, [r7, #68]	@ 0x44
 8006576:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800657a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800657e:	f7fa fb6b 	bl	8000c58 <__aeabi_uldivmod>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	4611      	mov	r1, r2
 8006588:	4b3b      	ldr	r3, [pc, #236]	@ (8006678 <UART_SetConfig+0x2d4>)
 800658a:	fba3 2301 	umull	r2, r3, r3, r1
 800658e:	095b      	lsrs	r3, r3, #5
 8006590:	2264      	movs	r2, #100	@ 0x64
 8006592:	fb02 f303 	mul.w	r3, r2, r3
 8006596:	1acb      	subs	r3, r1, r3
 8006598:	00db      	lsls	r3, r3, #3
 800659a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800659e:	4b36      	ldr	r3, [pc, #216]	@ (8006678 <UART_SetConfig+0x2d4>)
 80065a0:	fba3 2302 	umull	r2, r3, r3, r2
 80065a4:	095b      	lsrs	r3, r3, #5
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80065ac:	441c      	add	r4, r3
 80065ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80065bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80065c0:	4642      	mov	r2, r8
 80065c2:	464b      	mov	r3, r9
 80065c4:	1891      	adds	r1, r2, r2
 80065c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80065c8:	415b      	adcs	r3, r3
 80065ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80065d0:	4641      	mov	r1, r8
 80065d2:	1851      	adds	r1, r2, r1
 80065d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80065d6:	4649      	mov	r1, r9
 80065d8:	414b      	adcs	r3, r1
 80065da:	637b      	str	r3, [r7, #52]	@ 0x34
 80065dc:	f04f 0200 	mov.w	r2, #0
 80065e0:	f04f 0300 	mov.w	r3, #0
 80065e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80065e8:	4659      	mov	r1, fp
 80065ea:	00cb      	lsls	r3, r1, #3
 80065ec:	4651      	mov	r1, sl
 80065ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065f2:	4651      	mov	r1, sl
 80065f4:	00ca      	lsls	r2, r1, #3
 80065f6:	4610      	mov	r0, r2
 80065f8:	4619      	mov	r1, r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	4642      	mov	r2, r8
 80065fe:	189b      	adds	r3, r3, r2
 8006600:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006604:	464b      	mov	r3, r9
 8006606:	460a      	mov	r2, r1
 8006608:	eb42 0303 	adc.w	r3, r2, r3
 800660c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800661c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006620:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006624:	460b      	mov	r3, r1
 8006626:	18db      	adds	r3, r3, r3
 8006628:	62bb      	str	r3, [r7, #40]	@ 0x28
 800662a:	4613      	mov	r3, r2
 800662c:	eb42 0303 	adc.w	r3, r2, r3
 8006630:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006632:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006636:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800663a:	f7fa fb0d 	bl	8000c58 <__aeabi_uldivmod>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4b0d      	ldr	r3, [pc, #52]	@ (8006678 <UART_SetConfig+0x2d4>)
 8006644:	fba3 1302 	umull	r1, r3, r3, r2
 8006648:	095b      	lsrs	r3, r3, #5
 800664a:	2164      	movs	r1, #100	@ 0x64
 800664c:	fb01 f303 	mul.w	r3, r1, r3
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	00db      	lsls	r3, r3, #3
 8006654:	3332      	adds	r3, #50	@ 0x32
 8006656:	4a08      	ldr	r2, [pc, #32]	@ (8006678 <UART_SetConfig+0x2d4>)
 8006658:	fba2 2303 	umull	r2, r3, r2, r3
 800665c:	095b      	lsrs	r3, r3, #5
 800665e:	f003 0207 	and.w	r2, r3, #7
 8006662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4422      	add	r2, r4
 800666a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800666c:	e106      	b.n	800687c <UART_SetConfig+0x4d8>
 800666e:	bf00      	nop
 8006670:	40011000 	.word	0x40011000
 8006674:	40011400 	.word	0x40011400
 8006678:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800667c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006680:	2200      	movs	r2, #0
 8006682:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006686:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800668a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800668e:	4642      	mov	r2, r8
 8006690:	464b      	mov	r3, r9
 8006692:	1891      	adds	r1, r2, r2
 8006694:	6239      	str	r1, [r7, #32]
 8006696:	415b      	adcs	r3, r3
 8006698:	627b      	str	r3, [r7, #36]	@ 0x24
 800669a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800669e:	4641      	mov	r1, r8
 80066a0:	1854      	adds	r4, r2, r1
 80066a2:	4649      	mov	r1, r9
 80066a4:	eb43 0501 	adc.w	r5, r3, r1
 80066a8:	f04f 0200 	mov.w	r2, #0
 80066ac:	f04f 0300 	mov.w	r3, #0
 80066b0:	00eb      	lsls	r3, r5, #3
 80066b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066b6:	00e2      	lsls	r2, r4, #3
 80066b8:	4614      	mov	r4, r2
 80066ba:	461d      	mov	r5, r3
 80066bc:	4643      	mov	r3, r8
 80066be:	18e3      	adds	r3, r4, r3
 80066c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80066c4:	464b      	mov	r3, r9
 80066c6:	eb45 0303 	adc.w	r3, r5, r3
 80066ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80066ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066de:	f04f 0200 	mov.w	r2, #0
 80066e2:	f04f 0300 	mov.w	r3, #0
 80066e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80066ea:	4629      	mov	r1, r5
 80066ec:	008b      	lsls	r3, r1, #2
 80066ee:	4621      	mov	r1, r4
 80066f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066f4:	4621      	mov	r1, r4
 80066f6:	008a      	lsls	r2, r1, #2
 80066f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80066fc:	f7fa faac 	bl	8000c58 <__aeabi_uldivmod>
 8006700:	4602      	mov	r2, r0
 8006702:	460b      	mov	r3, r1
 8006704:	4b60      	ldr	r3, [pc, #384]	@ (8006888 <UART_SetConfig+0x4e4>)
 8006706:	fba3 2302 	umull	r2, r3, r3, r2
 800670a:	095b      	lsrs	r3, r3, #5
 800670c:	011c      	lsls	r4, r3, #4
 800670e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006712:	2200      	movs	r2, #0
 8006714:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006718:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800671c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006720:	4642      	mov	r2, r8
 8006722:	464b      	mov	r3, r9
 8006724:	1891      	adds	r1, r2, r2
 8006726:	61b9      	str	r1, [r7, #24]
 8006728:	415b      	adcs	r3, r3
 800672a:	61fb      	str	r3, [r7, #28]
 800672c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006730:	4641      	mov	r1, r8
 8006732:	1851      	adds	r1, r2, r1
 8006734:	6139      	str	r1, [r7, #16]
 8006736:	4649      	mov	r1, r9
 8006738:	414b      	adcs	r3, r1
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	f04f 0200 	mov.w	r2, #0
 8006740:	f04f 0300 	mov.w	r3, #0
 8006744:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006748:	4659      	mov	r1, fp
 800674a:	00cb      	lsls	r3, r1, #3
 800674c:	4651      	mov	r1, sl
 800674e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006752:	4651      	mov	r1, sl
 8006754:	00ca      	lsls	r2, r1, #3
 8006756:	4610      	mov	r0, r2
 8006758:	4619      	mov	r1, r3
 800675a:	4603      	mov	r3, r0
 800675c:	4642      	mov	r2, r8
 800675e:	189b      	adds	r3, r3, r2
 8006760:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006764:	464b      	mov	r3, r9
 8006766:	460a      	mov	r2, r1
 8006768:	eb42 0303 	adc.w	r3, r2, r3
 800676c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	67bb      	str	r3, [r7, #120]	@ 0x78
 800677a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006788:	4649      	mov	r1, r9
 800678a:	008b      	lsls	r3, r1, #2
 800678c:	4641      	mov	r1, r8
 800678e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006792:	4641      	mov	r1, r8
 8006794:	008a      	lsls	r2, r1, #2
 8006796:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800679a:	f7fa fa5d 	bl	8000c58 <__aeabi_uldivmod>
 800679e:	4602      	mov	r2, r0
 80067a0:	460b      	mov	r3, r1
 80067a2:	4611      	mov	r1, r2
 80067a4:	4b38      	ldr	r3, [pc, #224]	@ (8006888 <UART_SetConfig+0x4e4>)
 80067a6:	fba3 2301 	umull	r2, r3, r3, r1
 80067aa:	095b      	lsrs	r3, r3, #5
 80067ac:	2264      	movs	r2, #100	@ 0x64
 80067ae:	fb02 f303 	mul.w	r3, r2, r3
 80067b2:	1acb      	subs	r3, r1, r3
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	3332      	adds	r3, #50	@ 0x32
 80067b8:	4a33      	ldr	r2, [pc, #204]	@ (8006888 <UART_SetConfig+0x4e4>)
 80067ba:	fba2 2303 	umull	r2, r3, r2, r3
 80067be:	095b      	lsrs	r3, r3, #5
 80067c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067c4:	441c      	add	r4, r3
 80067c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067ca:	2200      	movs	r2, #0
 80067cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80067ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80067d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80067d4:	4642      	mov	r2, r8
 80067d6:	464b      	mov	r3, r9
 80067d8:	1891      	adds	r1, r2, r2
 80067da:	60b9      	str	r1, [r7, #8]
 80067dc:	415b      	adcs	r3, r3
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067e4:	4641      	mov	r1, r8
 80067e6:	1851      	adds	r1, r2, r1
 80067e8:	6039      	str	r1, [r7, #0]
 80067ea:	4649      	mov	r1, r9
 80067ec:	414b      	adcs	r3, r1
 80067ee:	607b      	str	r3, [r7, #4]
 80067f0:	f04f 0200 	mov.w	r2, #0
 80067f4:	f04f 0300 	mov.w	r3, #0
 80067f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067fc:	4659      	mov	r1, fp
 80067fe:	00cb      	lsls	r3, r1, #3
 8006800:	4651      	mov	r1, sl
 8006802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006806:	4651      	mov	r1, sl
 8006808:	00ca      	lsls	r2, r1, #3
 800680a:	4610      	mov	r0, r2
 800680c:	4619      	mov	r1, r3
 800680e:	4603      	mov	r3, r0
 8006810:	4642      	mov	r2, r8
 8006812:	189b      	adds	r3, r3, r2
 8006814:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006816:	464b      	mov	r3, r9
 8006818:	460a      	mov	r2, r1
 800681a:	eb42 0303 	adc.w	r3, r2, r3
 800681e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	663b      	str	r3, [r7, #96]	@ 0x60
 800682a:	667a      	str	r2, [r7, #100]	@ 0x64
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	f04f 0300 	mov.w	r3, #0
 8006834:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006838:	4649      	mov	r1, r9
 800683a:	008b      	lsls	r3, r1, #2
 800683c:	4641      	mov	r1, r8
 800683e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006842:	4641      	mov	r1, r8
 8006844:	008a      	lsls	r2, r1, #2
 8006846:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800684a:	f7fa fa05 	bl	8000c58 <__aeabi_uldivmod>
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <UART_SetConfig+0x4e4>)
 8006854:	fba3 1302 	umull	r1, r3, r3, r2
 8006858:	095b      	lsrs	r3, r3, #5
 800685a:	2164      	movs	r1, #100	@ 0x64
 800685c:	fb01 f303 	mul.w	r3, r1, r3
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	3332      	adds	r3, #50	@ 0x32
 8006866:	4a08      	ldr	r2, [pc, #32]	@ (8006888 <UART_SetConfig+0x4e4>)
 8006868:	fba2 2303 	umull	r2, r3, r2, r3
 800686c:	095b      	lsrs	r3, r3, #5
 800686e:	f003 020f 	and.w	r2, r3, #15
 8006872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4422      	add	r2, r4
 800687a:	609a      	str	r2, [r3, #8]
}
 800687c:	bf00      	nop
 800687e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006882:	46bd      	mov	sp, r7
 8006884:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006888:	51eb851f 	.word	0x51eb851f

0800688c <__cvt>:
 800688c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006890:	ec57 6b10 	vmov	r6, r7, d0
 8006894:	2f00      	cmp	r7, #0
 8006896:	460c      	mov	r4, r1
 8006898:	4619      	mov	r1, r3
 800689a:	463b      	mov	r3, r7
 800689c:	bfbb      	ittet	lt
 800689e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80068a2:	461f      	movlt	r7, r3
 80068a4:	2300      	movge	r3, #0
 80068a6:	232d      	movlt	r3, #45	@ 0x2d
 80068a8:	700b      	strb	r3, [r1, #0]
 80068aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068ac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80068b0:	4691      	mov	r9, r2
 80068b2:	f023 0820 	bic.w	r8, r3, #32
 80068b6:	bfbc      	itt	lt
 80068b8:	4632      	movlt	r2, r6
 80068ba:	4616      	movlt	r6, r2
 80068bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068c0:	d005      	beq.n	80068ce <__cvt+0x42>
 80068c2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80068c6:	d100      	bne.n	80068ca <__cvt+0x3e>
 80068c8:	3401      	adds	r4, #1
 80068ca:	2102      	movs	r1, #2
 80068cc:	e000      	b.n	80068d0 <__cvt+0x44>
 80068ce:	2103      	movs	r1, #3
 80068d0:	ab03      	add	r3, sp, #12
 80068d2:	9301      	str	r3, [sp, #4]
 80068d4:	ab02      	add	r3, sp, #8
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	ec47 6b10 	vmov	d0, r6, r7
 80068dc:	4653      	mov	r3, sl
 80068de:	4622      	mov	r2, r4
 80068e0:	f000 fe5a 	bl	8007598 <_dtoa_r>
 80068e4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80068e8:	4605      	mov	r5, r0
 80068ea:	d119      	bne.n	8006920 <__cvt+0x94>
 80068ec:	f019 0f01 	tst.w	r9, #1
 80068f0:	d00e      	beq.n	8006910 <__cvt+0x84>
 80068f2:	eb00 0904 	add.w	r9, r0, r4
 80068f6:	2200      	movs	r2, #0
 80068f8:	2300      	movs	r3, #0
 80068fa:	4630      	mov	r0, r6
 80068fc:	4639      	mov	r1, r7
 80068fe:	f7fa f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006902:	b108      	cbz	r0, 8006908 <__cvt+0x7c>
 8006904:	f8cd 900c 	str.w	r9, [sp, #12]
 8006908:	2230      	movs	r2, #48	@ 0x30
 800690a:	9b03      	ldr	r3, [sp, #12]
 800690c:	454b      	cmp	r3, r9
 800690e:	d31e      	bcc.n	800694e <__cvt+0xc2>
 8006910:	9b03      	ldr	r3, [sp, #12]
 8006912:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006914:	1b5b      	subs	r3, r3, r5
 8006916:	4628      	mov	r0, r5
 8006918:	6013      	str	r3, [r2, #0]
 800691a:	b004      	add	sp, #16
 800691c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006920:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006924:	eb00 0904 	add.w	r9, r0, r4
 8006928:	d1e5      	bne.n	80068f6 <__cvt+0x6a>
 800692a:	7803      	ldrb	r3, [r0, #0]
 800692c:	2b30      	cmp	r3, #48	@ 0x30
 800692e:	d10a      	bne.n	8006946 <__cvt+0xba>
 8006930:	2200      	movs	r2, #0
 8006932:	2300      	movs	r3, #0
 8006934:	4630      	mov	r0, r6
 8006936:	4639      	mov	r1, r7
 8006938:	f7fa f8ce 	bl	8000ad8 <__aeabi_dcmpeq>
 800693c:	b918      	cbnz	r0, 8006946 <__cvt+0xba>
 800693e:	f1c4 0401 	rsb	r4, r4, #1
 8006942:	f8ca 4000 	str.w	r4, [sl]
 8006946:	f8da 3000 	ldr.w	r3, [sl]
 800694a:	4499      	add	r9, r3
 800694c:	e7d3      	b.n	80068f6 <__cvt+0x6a>
 800694e:	1c59      	adds	r1, r3, #1
 8006950:	9103      	str	r1, [sp, #12]
 8006952:	701a      	strb	r2, [r3, #0]
 8006954:	e7d9      	b.n	800690a <__cvt+0x7e>

08006956 <__exponent>:
 8006956:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006958:	2900      	cmp	r1, #0
 800695a:	bfba      	itte	lt
 800695c:	4249      	neglt	r1, r1
 800695e:	232d      	movlt	r3, #45	@ 0x2d
 8006960:	232b      	movge	r3, #43	@ 0x2b
 8006962:	2909      	cmp	r1, #9
 8006964:	7002      	strb	r2, [r0, #0]
 8006966:	7043      	strb	r3, [r0, #1]
 8006968:	dd29      	ble.n	80069be <__exponent+0x68>
 800696a:	f10d 0307 	add.w	r3, sp, #7
 800696e:	461d      	mov	r5, r3
 8006970:	270a      	movs	r7, #10
 8006972:	461a      	mov	r2, r3
 8006974:	fbb1 f6f7 	udiv	r6, r1, r7
 8006978:	fb07 1416 	mls	r4, r7, r6, r1
 800697c:	3430      	adds	r4, #48	@ 0x30
 800697e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006982:	460c      	mov	r4, r1
 8006984:	2c63      	cmp	r4, #99	@ 0x63
 8006986:	f103 33ff 	add.w	r3, r3, #4294967295
 800698a:	4631      	mov	r1, r6
 800698c:	dcf1      	bgt.n	8006972 <__exponent+0x1c>
 800698e:	3130      	adds	r1, #48	@ 0x30
 8006990:	1e94      	subs	r4, r2, #2
 8006992:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006996:	1c41      	adds	r1, r0, #1
 8006998:	4623      	mov	r3, r4
 800699a:	42ab      	cmp	r3, r5
 800699c:	d30a      	bcc.n	80069b4 <__exponent+0x5e>
 800699e:	f10d 0309 	add.w	r3, sp, #9
 80069a2:	1a9b      	subs	r3, r3, r2
 80069a4:	42ac      	cmp	r4, r5
 80069a6:	bf88      	it	hi
 80069a8:	2300      	movhi	r3, #0
 80069aa:	3302      	adds	r3, #2
 80069ac:	4403      	add	r3, r0
 80069ae:	1a18      	subs	r0, r3, r0
 80069b0:	b003      	add	sp, #12
 80069b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80069b8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80069bc:	e7ed      	b.n	800699a <__exponent+0x44>
 80069be:	2330      	movs	r3, #48	@ 0x30
 80069c0:	3130      	adds	r1, #48	@ 0x30
 80069c2:	7083      	strb	r3, [r0, #2]
 80069c4:	70c1      	strb	r1, [r0, #3]
 80069c6:	1d03      	adds	r3, r0, #4
 80069c8:	e7f1      	b.n	80069ae <__exponent+0x58>
	...

080069cc <_printf_float>:
 80069cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d0:	b08d      	sub	sp, #52	@ 0x34
 80069d2:	460c      	mov	r4, r1
 80069d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80069d8:	4616      	mov	r6, r2
 80069da:	461f      	mov	r7, r3
 80069dc:	4605      	mov	r5, r0
 80069de:	f000 fcdb 	bl	8007398 <_localeconv_r>
 80069e2:	6803      	ldr	r3, [r0, #0]
 80069e4:	9304      	str	r3, [sp, #16]
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7f9 fc4a 	bl	8000280 <strlen>
 80069ec:	2300      	movs	r3, #0
 80069ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80069f0:	f8d8 3000 	ldr.w	r3, [r8]
 80069f4:	9005      	str	r0, [sp, #20]
 80069f6:	3307      	adds	r3, #7
 80069f8:	f023 0307 	bic.w	r3, r3, #7
 80069fc:	f103 0208 	add.w	r2, r3, #8
 8006a00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a04:	f8d4 b000 	ldr.w	fp, [r4]
 8006a08:	f8c8 2000 	str.w	r2, [r8]
 8006a0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a1a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a22:	4b9c      	ldr	r3, [pc, #624]	@ (8006c94 <_printf_float+0x2c8>)
 8006a24:	f04f 32ff 	mov.w	r2, #4294967295
 8006a28:	f7fa f888 	bl	8000b3c <__aeabi_dcmpun>
 8006a2c:	bb70      	cbnz	r0, 8006a8c <_printf_float+0xc0>
 8006a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a32:	4b98      	ldr	r3, [pc, #608]	@ (8006c94 <_printf_float+0x2c8>)
 8006a34:	f04f 32ff 	mov.w	r2, #4294967295
 8006a38:	f7fa f862 	bl	8000b00 <__aeabi_dcmple>
 8006a3c:	bb30      	cbnz	r0, 8006a8c <_printf_float+0xc0>
 8006a3e:	2200      	movs	r2, #0
 8006a40:	2300      	movs	r3, #0
 8006a42:	4640      	mov	r0, r8
 8006a44:	4649      	mov	r1, r9
 8006a46:	f7fa f851 	bl	8000aec <__aeabi_dcmplt>
 8006a4a:	b110      	cbz	r0, 8006a52 <_printf_float+0x86>
 8006a4c:	232d      	movs	r3, #45	@ 0x2d
 8006a4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a52:	4a91      	ldr	r2, [pc, #580]	@ (8006c98 <_printf_float+0x2cc>)
 8006a54:	4b91      	ldr	r3, [pc, #580]	@ (8006c9c <_printf_float+0x2d0>)
 8006a56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a5a:	bf94      	ite	ls
 8006a5c:	4690      	movls	r8, r2
 8006a5e:	4698      	movhi	r8, r3
 8006a60:	2303      	movs	r3, #3
 8006a62:	6123      	str	r3, [r4, #16]
 8006a64:	f02b 0304 	bic.w	r3, fp, #4
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	f04f 0900 	mov.w	r9, #0
 8006a6e:	9700      	str	r7, [sp, #0]
 8006a70:	4633      	mov	r3, r6
 8006a72:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a74:	4621      	mov	r1, r4
 8006a76:	4628      	mov	r0, r5
 8006a78:	f000 f9d2 	bl	8006e20 <_printf_common>
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f040 808d 	bne.w	8006b9c <_printf_float+0x1d0>
 8006a82:	f04f 30ff 	mov.w	r0, #4294967295
 8006a86:	b00d      	add	sp, #52	@ 0x34
 8006a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a8c:	4642      	mov	r2, r8
 8006a8e:	464b      	mov	r3, r9
 8006a90:	4640      	mov	r0, r8
 8006a92:	4649      	mov	r1, r9
 8006a94:	f7fa f852 	bl	8000b3c <__aeabi_dcmpun>
 8006a98:	b140      	cbz	r0, 8006aac <_printf_float+0xe0>
 8006a9a:	464b      	mov	r3, r9
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	bfbc      	itt	lt
 8006aa0:	232d      	movlt	r3, #45	@ 0x2d
 8006aa2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006aa6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ca0 <_printf_float+0x2d4>)
 8006aa8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ca4 <_printf_float+0x2d8>)
 8006aaa:	e7d4      	b.n	8006a56 <_printf_float+0x8a>
 8006aac:	6863      	ldr	r3, [r4, #4]
 8006aae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006ab2:	9206      	str	r2, [sp, #24]
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	d13b      	bne.n	8006b30 <_printf_float+0x164>
 8006ab8:	2306      	movs	r3, #6
 8006aba:	6063      	str	r3, [r4, #4]
 8006abc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	6022      	str	r2, [r4, #0]
 8006ac4:	9303      	str	r3, [sp, #12]
 8006ac6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006ac8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006acc:	ab09      	add	r3, sp, #36	@ 0x24
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	6861      	ldr	r1, [r4, #4]
 8006ad2:	ec49 8b10 	vmov	d0, r8, r9
 8006ad6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006ada:	4628      	mov	r0, r5
 8006adc:	f7ff fed6 	bl	800688c <__cvt>
 8006ae0:	9b06      	ldr	r3, [sp, #24]
 8006ae2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ae4:	2b47      	cmp	r3, #71	@ 0x47
 8006ae6:	4680      	mov	r8, r0
 8006ae8:	d129      	bne.n	8006b3e <_printf_float+0x172>
 8006aea:	1cc8      	adds	r0, r1, #3
 8006aec:	db02      	blt.n	8006af4 <_printf_float+0x128>
 8006aee:	6863      	ldr	r3, [r4, #4]
 8006af0:	4299      	cmp	r1, r3
 8006af2:	dd41      	ble.n	8006b78 <_printf_float+0x1ac>
 8006af4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006af8:	fa5f fa8a 	uxtb.w	sl, sl
 8006afc:	3901      	subs	r1, #1
 8006afe:	4652      	mov	r2, sl
 8006b00:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b04:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b06:	f7ff ff26 	bl	8006956 <__exponent>
 8006b0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b0c:	1813      	adds	r3, r2, r0
 8006b0e:	2a01      	cmp	r2, #1
 8006b10:	4681      	mov	r9, r0
 8006b12:	6123      	str	r3, [r4, #16]
 8006b14:	dc02      	bgt.n	8006b1c <_printf_float+0x150>
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	07d2      	lsls	r2, r2, #31
 8006b1a:	d501      	bpl.n	8006b20 <_printf_float+0x154>
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	6123      	str	r3, [r4, #16]
 8006b20:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d0a2      	beq.n	8006a6e <_printf_float+0xa2>
 8006b28:	232d      	movs	r3, #45	@ 0x2d
 8006b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b2e:	e79e      	b.n	8006a6e <_printf_float+0xa2>
 8006b30:	9a06      	ldr	r2, [sp, #24]
 8006b32:	2a47      	cmp	r2, #71	@ 0x47
 8006b34:	d1c2      	bne.n	8006abc <_printf_float+0xf0>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1c0      	bne.n	8006abc <_printf_float+0xf0>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e7bd      	b.n	8006aba <_printf_float+0xee>
 8006b3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b42:	d9db      	bls.n	8006afc <_printf_float+0x130>
 8006b44:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b48:	d118      	bne.n	8006b7c <_printf_float+0x1b0>
 8006b4a:	2900      	cmp	r1, #0
 8006b4c:	6863      	ldr	r3, [r4, #4]
 8006b4e:	dd0b      	ble.n	8006b68 <_printf_float+0x19c>
 8006b50:	6121      	str	r1, [r4, #16]
 8006b52:	b913      	cbnz	r3, 8006b5a <_printf_float+0x18e>
 8006b54:	6822      	ldr	r2, [r4, #0]
 8006b56:	07d0      	lsls	r0, r2, #31
 8006b58:	d502      	bpl.n	8006b60 <_printf_float+0x194>
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	440b      	add	r3, r1
 8006b5e:	6123      	str	r3, [r4, #16]
 8006b60:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b62:	f04f 0900 	mov.w	r9, #0
 8006b66:	e7db      	b.n	8006b20 <_printf_float+0x154>
 8006b68:	b913      	cbnz	r3, 8006b70 <_printf_float+0x1a4>
 8006b6a:	6822      	ldr	r2, [r4, #0]
 8006b6c:	07d2      	lsls	r2, r2, #31
 8006b6e:	d501      	bpl.n	8006b74 <_printf_float+0x1a8>
 8006b70:	3302      	adds	r3, #2
 8006b72:	e7f4      	b.n	8006b5e <_printf_float+0x192>
 8006b74:	2301      	movs	r3, #1
 8006b76:	e7f2      	b.n	8006b5e <_printf_float+0x192>
 8006b78:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b7e:	4299      	cmp	r1, r3
 8006b80:	db05      	blt.n	8006b8e <_printf_float+0x1c2>
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	6121      	str	r1, [r4, #16]
 8006b86:	07d8      	lsls	r0, r3, #31
 8006b88:	d5ea      	bpl.n	8006b60 <_printf_float+0x194>
 8006b8a:	1c4b      	adds	r3, r1, #1
 8006b8c:	e7e7      	b.n	8006b5e <_printf_float+0x192>
 8006b8e:	2900      	cmp	r1, #0
 8006b90:	bfd4      	ite	le
 8006b92:	f1c1 0202 	rsble	r2, r1, #2
 8006b96:	2201      	movgt	r2, #1
 8006b98:	4413      	add	r3, r2
 8006b9a:	e7e0      	b.n	8006b5e <_printf_float+0x192>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	055a      	lsls	r2, r3, #21
 8006ba0:	d407      	bmi.n	8006bb2 <_printf_float+0x1e6>
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4628      	mov	r0, r5
 8006baa:	47b8      	blx	r7
 8006bac:	3001      	adds	r0, #1
 8006bae:	d12b      	bne.n	8006c08 <_printf_float+0x23c>
 8006bb0:	e767      	b.n	8006a82 <_printf_float+0xb6>
 8006bb2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006bb6:	f240 80dd 	bls.w	8006d74 <_printf_float+0x3a8>
 8006bba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	f7f9 ff89 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bc6:	2800      	cmp	r0, #0
 8006bc8:	d033      	beq.n	8006c32 <_printf_float+0x266>
 8006bca:	4a37      	ldr	r2, [pc, #220]	@ (8006ca8 <_printf_float+0x2dc>)
 8006bcc:	2301      	movs	r3, #1
 8006bce:	4631      	mov	r1, r6
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	47b8      	blx	r7
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	f43f af54 	beq.w	8006a82 <_printf_float+0xb6>
 8006bda:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006bde:	4543      	cmp	r3, r8
 8006be0:	db02      	blt.n	8006be8 <_printf_float+0x21c>
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	07d8      	lsls	r0, r3, #31
 8006be6:	d50f      	bpl.n	8006c08 <_printf_float+0x23c>
 8006be8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bec:	4631      	mov	r1, r6
 8006bee:	4628      	mov	r0, r5
 8006bf0:	47b8      	blx	r7
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	f43f af45 	beq.w	8006a82 <_printf_float+0xb6>
 8006bf8:	f04f 0900 	mov.w	r9, #0
 8006bfc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c00:	f104 0a1a 	add.w	sl, r4, #26
 8006c04:	45c8      	cmp	r8, r9
 8006c06:	dc09      	bgt.n	8006c1c <_printf_float+0x250>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	079b      	lsls	r3, r3, #30
 8006c0c:	f100 8103 	bmi.w	8006e16 <_printf_float+0x44a>
 8006c10:	68e0      	ldr	r0, [r4, #12]
 8006c12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c14:	4298      	cmp	r0, r3
 8006c16:	bfb8      	it	lt
 8006c18:	4618      	movlt	r0, r3
 8006c1a:	e734      	b.n	8006a86 <_printf_float+0xba>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	4652      	mov	r2, sl
 8006c20:	4631      	mov	r1, r6
 8006c22:	4628      	mov	r0, r5
 8006c24:	47b8      	blx	r7
 8006c26:	3001      	adds	r0, #1
 8006c28:	f43f af2b 	beq.w	8006a82 <_printf_float+0xb6>
 8006c2c:	f109 0901 	add.w	r9, r9, #1
 8006c30:	e7e8      	b.n	8006c04 <_printf_float+0x238>
 8006c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	dc39      	bgt.n	8006cac <_printf_float+0x2e0>
 8006c38:	4a1b      	ldr	r2, [pc, #108]	@ (8006ca8 <_printf_float+0x2dc>)
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4628      	mov	r0, r5
 8006c40:	47b8      	blx	r7
 8006c42:	3001      	adds	r0, #1
 8006c44:	f43f af1d 	beq.w	8006a82 <_printf_float+0xb6>
 8006c48:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006c4c:	ea59 0303 	orrs.w	r3, r9, r3
 8006c50:	d102      	bne.n	8006c58 <_printf_float+0x28c>
 8006c52:	6823      	ldr	r3, [r4, #0]
 8006c54:	07d9      	lsls	r1, r3, #31
 8006c56:	d5d7      	bpl.n	8006c08 <_printf_float+0x23c>
 8006c58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	4628      	mov	r0, r5
 8006c60:	47b8      	blx	r7
 8006c62:	3001      	adds	r0, #1
 8006c64:	f43f af0d 	beq.w	8006a82 <_printf_float+0xb6>
 8006c68:	f04f 0a00 	mov.w	sl, #0
 8006c6c:	f104 0b1a 	add.w	fp, r4, #26
 8006c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c72:	425b      	negs	r3, r3
 8006c74:	4553      	cmp	r3, sl
 8006c76:	dc01      	bgt.n	8006c7c <_printf_float+0x2b0>
 8006c78:	464b      	mov	r3, r9
 8006c7a:	e793      	b.n	8006ba4 <_printf_float+0x1d8>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	465a      	mov	r2, fp
 8006c80:	4631      	mov	r1, r6
 8006c82:	4628      	mov	r0, r5
 8006c84:	47b8      	blx	r7
 8006c86:	3001      	adds	r0, #1
 8006c88:	f43f aefb 	beq.w	8006a82 <_printf_float+0xb6>
 8006c8c:	f10a 0a01 	add.w	sl, sl, #1
 8006c90:	e7ee      	b.n	8006c70 <_printf_float+0x2a4>
 8006c92:	bf00      	nop
 8006c94:	7fefffff 	.word	0x7fefffff
 8006c98:	08009634 	.word	0x08009634
 8006c9c:	08009638 	.word	0x08009638
 8006ca0:	0800963c 	.word	0x0800963c
 8006ca4:	08009640 	.word	0x08009640
 8006ca8:	08009644 	.word	0x08009644
 8006cac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006cb2:	4553      	cmp	r3, sl
 8006cb4:	bfa8      	it	ge
 8006cb6:	4653      	movge	r3, sl
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	4699      	mov	r9, r3
 8006cbc:	dc36      	bgt.n	8006d2c <_printf_float+0x360>
 8006cbe:	f04f 0b00 	mov.w	fp, #0
 8006cc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cc6:	f104 021a 	add.w	r2, r4, #26
 8006cca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ccc:	9306      	str	r3, [sp, #24]
 8006cce:	eba3 0309 	sub.w	r3, r3, r9
 8006cd2:	455b      	cmp	r3, fp
 8006cd4:	dc31      	bgt.n	8006d3a <_printf_float+0x36e>
 8006cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd8:	459a      	cmp	sl, r3
 8006cda:	dc3a      	bgt.n	8006d52 <_printf_float+0x386>
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	07da      	lsls	r2, r3, #31
 8006ce0:	d437      	bmi.n	8006d52 <_printf_float+0x386>
 8006ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ce8:	9b06      	ldr	r3, [sp, #24]
 8006cea:	ebaa 0303 	sub.w	r3, sl, r3
 8006cee:	4599      	cmp	r9, r3
 8006cf0:	bfa8      	it	ge
 8006cf2:	4699      	movge	r9, r3
 8006cf4:	f1b9 0f00 	cmp.w	r9, #0
 8006cf8:	dc33      	bgt.n	8006d62 <_printf_float+0x396>
 8006cfa:	f04f 0800 	mov.w	r8, #0
 8006cfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d02:	f104 0b1a 	add.w	fp, r4, #26
 8006d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d08:	ebaa 0303 	sub.w	r3, sl, r3
 8006d0c:	eba3 0309 	sub.w	r3, r3, r9
 8006d10:	4543      	cmp	r3, r8
 8006d12:	f77f af79 	ble.w	8006c08 <_printf_float+0x23c>
 8006d16:	2301      	movs	r3, #1
 8006d18:	465a      	mov	r2, fp
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b8      	blx	r7
 8006d20:	3001      	adds	r0, #1
 8006d22:	f43f aeae 	beq.w	8006a82 <_printf_float+0xb6>
 8006d26:	f108 0801 	add.w	r8, r8, #1
 8006d2a:	e7ec      	b.n	8006d06 <_printf_float+0x33a>
 8006d2c:	4642      	mov	r2, r8
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	d1c2      	bne.n	8006cbe <_printf_float+0x2f2>
 8006d38:	e6a3      	b.n	8006a82 <_printf_float+0xb6>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	4631      	mov	r1, r6
 8006d3e:	4628      	mov	r0, r5
 8006d40:	9206      	str	r2, [sp, #24]
 8006d42:	47b8      	blx	r7
 8006d44:	3001      	adds	r0, #1
 8006d46:	f43f ae9c 	beq.w	8006a82 <_printf_float+0xb6>
 8006d4a:	9a06      	ldr	r2, [sp, #24]
 8006d4c:	f10b 0b01 	add.w	fp, fp, #1
 8006d50:	e7bb      	b.n	8006cca <_printf_float+0x2fe>
 8006d52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d56:	4631      	mov	r1, r6
 8006d58:	4628      	mov	r0, r5
 8006d5a:	47b8      	blx	r7
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	d1c0      	bne.n	8006ce2 <_printf_float+0x316>
 8006d60:	e68f      	b.n	8006a82 <_printf_float+0xb6>
 8006d62:	9a06      	ldr	r2, [sp, #24]
 8006d64:	464b      	mov	r3, r9
 8006d66:	4442      	add	r2, r8
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	d1c3      	bne.n	8006cfa <_printf_float+0x32e>
 8006d72:	e686      	b.n	8006a82 <_printf_float+0xb6>
 8006d74:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d78:	f1ba 0f01 	cmp.w	sl, #1
 8006d7c:	dc01      	bgt.n	8006d82 <_printf_float+0x3b6>
 8006d7e:	07db      	lsls	r3, r3, #31
 8006d80:	d536      	bpl.n	8006df0 <_printf_float+0x424>
 8006d82:	2301      	movs	r3, #1
 8006d84:	4642      	mov	r2, r8
 8006d86:	4631      	mov	r1, r6
 8006d88:	4628      	mov	r0, r5
 8006d8a:	47b8      	blx	r7
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	f43f ae78 	beq.w	8006a82 <_printf_float+0xb6>
 8006d92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d96:	4631      	mov	r1, r6
 8006d98:	4628      	mov	r0, r5
 8006d9a:	47b8      	blx	r7
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	f43f ae70 	beq.w	8006a82 <_printf_float+0xb6>
 8006da2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006da6:	2200      	movs	r2, #0
 8006da8:	2300      	movs	r3, #0
 8006daa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dae:	f7f9 fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 8006db2:	b9c0      	cbnz	r0, 8006de6 <_printf_float+0x41a>
 8006db4:	4653      	mov	r3, sl
 8006db6:	f108 0201 	add.w	r2, r8, #1
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	d10c      	bne.n	8006dde <_printf_float+0x412>
 8006dc4:	e65d      	b.n	8006a82 <_printf_float+0xb6>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	465a      	mov	r2, fp
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f ae56 	beq.w	8006a82 <_printf_float+0xb6>
 8006dd6:	f108 0801 	add.w	r8, r8, #1
 8006dda:	45d0      	cmp	r8, sl
 8006ddc:	dbf3      	blt.n	8006dc6 <_printf_float+0x3fa>
 8006dde:	464b      	mov	r3, r9
 8006de0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006de4:	e6df      	b.n	8006ba6 <_printf_float+0x1da>
 8006de6:	f04f 0800 	mov.w	r8, #0
 8006dea:	f104 0b1a 	add.w	fp, r4, #26
 8006dee:	e7f4      	b.n	8006dda <_printf_float+0x40e>
 8006df0:	2301      	movs	r3, #1
 8006df2:	4642      	mov	r2, r8
 8006df4:	e7e1      	b.n	8006dba <_printf_float+0x3ee>
 8006df6:	2301      	movs	r3, #1
 8006df8:	464a      	mov	r2, r9
 8006dfa:	4631      	mov	r1, r6
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b8      	blx	r7
 8006e00:	3001      	adds	r0, #1
 8006e02:	f43f ae3e 	beq.w	8006a82 <_printf_float+0xb6>
 8006e06:	f108 0801 	add.w	r8, r8, #1
 8006e0a:	68e3      	ldr	r3, [r4, #12]
 8006e0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e0e:	1a5b      	subs	r3, r3, r1
 8006e10:	4543      	cmp	r3, r8
 8006e12:	dcf0      	bgt.n	8006df6 <_printf_float+0x42a>
 8006e14:	e6fc      	b.n	8006c10 <_printf_float+0x244>
 8006e16:	f04f 0800 	mov.w	r8, #0
 8006e1a:	f104 0919 	add.w	r9, r4, #25
 8006e1e:	e7f4      	b.n	8006e0a <_printf_float+0x43e>

08006e20 <_printf_common>:
 8006e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e24:	4616      	mov	r6, r2
 8006e26:	4698      	mov	r8, r3
 8006e28:	688a      	ldr	r2, [r1, #8]
 8006e2a:	690b      	ldr	r3, [r1, #16]
 8006e2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e30:	4293      	cmp	r3, r2
 8006e32:	bfb8      	it	lt
 8006e34:	4613      	movlt	r3, r2
 8006e36:	6033      	str	r3, [r6, #0]
 8006e38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e3c:	4607      	mov	r7, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	b10a      	cbz	r2, 8006e46 <_printf_common+0x26>
 8006e42:	3301      	adds	r3, #1
 8006e44:	6033      	str	r3, [r6, #0]
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	0699      	lsls	r1, r3, #26
 8006e4a:	bf42      	ittt	mi
 8006e4c:	6833      	ldrmi	r3, [r6, #0]
 8006e4e:	3302      	addmi	r3, #2
 8006e50:	6033      	strmi	r3, [r6, #0]
 8006e52:	6825      	ldr	r5, [r4, #0]
 8006e54:	f015 0506 	ands.w	r5, r5, #6
 8006e58:	d106      	bne.n	8006e68 <_printf_common+0x48>
 8006e5a:	f104 0a19 	add.w	sl, r4, #25
 8006e5e:	68e3      	ldr	r3, [r4, #12]
 8006e60:	6832      	ldr	r2, [r6, #0]
 8006e62:	1a9b      	subs	r3, r3, r2
 8006e64:	42ab      	cmp	r3, r5
 8006e66:	dc26      	bgt.n	8006eb6 <_printf_common+0x96>
 8006e68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e6c:	6822      	ldr	r2, [r4, #0]
 8006e6e:	3b00      	subs	r3, #0
 8006e70:	bf18      	it	ne
 8006e72:	2301      	movne	r3, #1
 8006e74:	0692      	lsls	r2, r2, #26
 8006e76:	d42b      	bmi.n	8006ed0 <_printf_common+0xb0>
 8006e78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e7c:	4641      	mov	r1, r8
 8006e7e:	4638      	mov	r0, r7
 8006e80:	47c8      	blx	r9
 8006e82:	3001      	adds	r0, #1
 8006e84:	d01e      	beq.n	8006ec4 <_printf_common+0xa4>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	6922      	ldr	r2, [r4, #16]
 8006e8a:	f003 0306 	and.w	r3, r3, #6
 8006e8e:	2b04      	cmp	r3, #4
 8006e90:	bf02      	ittt	eq
 8006e92:	68e5      	ldreq	r5, [r4, #12]
 8006e94:	6833      	ldreq	r3, [r6, #0]
 8006e96:	1aed      	subeq	r5, r5, r3
 8006e98:	68a3      	ldr	r3, [r4, #8]
 8006e9a:	bf0c      	ite	eq
 8006e9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ea0:	2500      	movne	r5, #0
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	bfc4      	itt	gt
 8006ea6:	1a9b      	subgt	r3, r3, r2
 8006ea8:	18ed      	addgt	r5, r5, r3
 8006eaa:	2600      	movs	r6, #0
 8006eac:	341a      	adds	r4, #26
 8006eae:	42b5      	cmp	r5, r6
 8006eb0:	d11a      	bne.n	8006ee8 <_printf_common+0xc8>
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	e008      	b.n	8006ec8 <_printf_common+0xa8>
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	4652      	mov	r2, sl
 8006eba:	4641      	mov	r1, r8
 8006ebc:	4638      	mov	r0, r7
 8006ebe:	47c8      	blx	r9
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	d103      	bne.n	8006ecc <_printf_common+0xac>
 8006ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ecc:	3501      	adds	r5, #1
 8006ece:	e7c6      	b.n	8006e5e <_printf_common+0x3e>
 8006ed0:	18e1      	adds	r1, r4, r3
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	2030      	movs	r0, #48	@ 0x30
 8006ed6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006eda:	4422      	add	r2, r4
 8006edc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ee0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ee4:	3302      	adds	r3, #2
 8006ee6:	e7c7      	b.n	8006e78 <_printf_common+0x58>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	4622      	mov	r2, r4
 8006eec:	4641      	mov	r1, r8
 8006eee:	4638      	mov	r0, r7
 8006ef0:	47c8      	blx	r9
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	d0e6      	beq.n	8006ec4 <_printf_common+0xa4>
 8006ef6:	3601      	adds	r6, #1
 8006ef8:	e7d9      	b.n	8006eae <_printf_common+0x8e>
	...

08006efc <_printf_i>:
 8006efc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f00:	7e0f      	ldrb	r7, [r1, #24]
 8006f02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f04:	2f78      	cmp	r7, #120	@ 0x78
 8006f06:	4691      	mov	r9, r2
 8006f08:	4680      	mov	r8, r0
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	469a      	mov	sl, r3
 8006f0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f12:	d807      	bhi.n	8006f24 <_printf_i+0x28>
 8006f14:	2f62      	cmp	r7, #98	@ 0x62
 8006f16:	d80a      	bhi.n	8006f2e <_printf_i+0x32>
 8006f18:	2f00      	cmp	r7, #0
 8006f1a:	f000 80d2 	beq.w	80070c2 <_printf_i+0x1c6>
 8006f1e:	2f58      	cmp	r7, #88	@ 0x58
 8006f20:	f000 80b9 	beq.w	8007096 <_printf_i+0x19a>
 8006f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f2c:	e03a      	b.n	8006fa4 <_printf_i+0xa8>
 8006f2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f32:	2b15      	cmp	r3, #21
 8006f34:	d8f6      	bhi.n	8006f24 <_printf_i+0x28>
 8006f36:	a101      	add	r1, pc, #4	@ (adr r1, 8006f3c <_printf_i+0x40>)
 8006f38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f3c:	08006f95 	.word	0x08006f95
 8006f40:	08006fa9 	.word	0x08006fa9
 8006f44:	08006f25 	.word	0x08006f25
 8006f48:	08006f25 	.word	0x08006f25
 8006f4c:	08006f25 	.word	0x08006f25
 8006f50:	08006f25 	.word	0x08006f25
 8006f54:	08006fa9 	.word	0x08006fa9
 8006f58:	08006f25 	.word	0x08006f25
 8006f5c:	08006f25 	.word	0x08006f25
 8006f60:	08006f25 	.word	0x08006f25
 8006f64:	08006f25 	.word	0x08006f25
 8006f68:	080070a9 	.word	0x080070a9
 8006f6c:	08006fd3 	.word	0x08006fd3
 8006f70:	08007063 	.word	0x08007063
 8006f74:	08006f25 	.word	0x08006f25
 8006f78:	08006f25 	.word	0x08006f25
 8006f7c:	080070cb 	.word	0x080070cb
 8006f80:	08006f25 	.word	0x08006f25
 8006f84:	08006fd3 	.word	0x08006fd3
 8006f88:	08006f25 	.word	0x08006f25
 8006f8c:	08006f25 	.word	0x08006f25
 8006f90:	0800706b 	.word	0x0800706b
 8006f94:	6833      	ldr	r3, [r6, #0]
 8006f96:	1d1a      	adds	r2, r3, #4
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6032      	str	r2, [r6, #0]
 8006f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fa0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e09d      	b.n	80070e4 <_printf_i+0x1e8>
 8006fa8:	6833      	ldr	r3, [r6, #0]
 8006faa:	6820      	ldr	r0, [r4, #0]
 8006fac:	1d19      	adds	r1, r3, #4
 8006fae:	6031      	str	r1, [r6, #0]
 8006fb0:	0606      	lsls	r6, r0, #24
 8006fb2:	d501      	bpl.n	8006fb8 <_printf_i+0xbc>
 8006fb4:	681d      	ldr	r5, [r3, #0]
 8006fb6:	e003      	b.n	8006fc0 <_printf_i+0xc4>
 8006fb8:	0645      	lsls	r5, r0, #25
 8006fba:	d5fb      	bpl.n	8006fb4 <_printf_i+0xb8>
 8006fbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006fc0:	2d00      	cmp	r5, #0
 8006fc2:	da03      	bge.n	8006fcc <_printf_i+0xd0>
 8006fc4:	232d      	movs	r3, #45	@ 0x2d
 8006fc6:	426d      	negs	r5, r5
 8006fc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fcc:	4859      	ldr	r0, [pc, #356]	@ (8007134 <_printf_i+0x238>)
 8006fce:	230a      	movs	r3, #10
 8006fd0:	e011      	b.n	8006ff6 <_printf_i+0xfa>
 8006fd2:	6821      	ldr	r1, [r4, #0]
 8006fd4:	6833      	ldr	r3, [r6, #0]
 8006fd6:	0608      	lsls	r0, r1, #24
 8006fd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fdc:	d402      	bmi.n	8006fe4 <_printf_i+0xe8>
 8006fde:	0649      	lsls	r1, r1, #25
 8006fe0:	bf48      	it	mi
 8006fe2:	b2ad      	uxthmi	r5, r5
 8006fe4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fe6:	4853      	ldr	r0, [pc, #332]	@ (8007134 <_printf_i+0x238>)
 8006fe8:	6033      	str	r3, [r6, #0]
 8006fea:	bf14      	ite	ne
 8006fec:	230a      	movne	r3, #10
 8006fee:	2308      	moveq	r3, #8
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ff6:	6866      	ldr	r6, [r4, #4]
 8006ff8:	60a6      	str	r6, [r4, #8]
 8006ffa:	2e00      	cmp	r6, #0
 8006ffc:	bfa2      	ittt	ge
 8006ffe:	6821      	ldrge	r1, [r4, #0]
 8007000:	f021 0104 	bicge.w	r1, r1, #4
 8007004:	6021      	strge	r1, [r4, #0]
 8007006:	b90d      	cbnz	r5, 800700c <_printf_i+0x110>
 8007008:	2e00      	cmp	r6, #0
 800700a:	d04b      	beq.n	80070a4 <_printf_i+0x1a8>
 800700c:	4616      	mov	r6, r2
 800700e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007012:	fb03 5711 	mls	r7, r3, r1, r5
 8007016:	5dc7      	ldrb	r7, [r0, r7]
 8007018:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800701c:	462f      	mov	r7, r5
 800701e:	42bb      	cmp	r3, r7
 8007020:	460d      	mov	r5, r1
 8007022:	d9f4      	bls.n	800700e <_printf_i+0x112>
 8007024:	2b08      	cmp	r3, #8
 8007026:	d10b      	bne.n	8007040 <_printf_i+0x144>
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	07df      	lsls	r7, r3, #31
 800702c:	d508      	bpl.n	8007040 <_printf_i+0x144>
 800702e:	6923      	ldr	r3, [r4, #16]
 8007030:	6861      	ldr	r1, [r4, #4]
 8007032:	4299      	cmp	r1, r3
 8007034:	bfde      	ittt	le
 8007036:	2330      	movle	r3, #48	@ 0x30
 8007038:	f806 3c01 	strble.w	r3, [r6, #-1]
 800703c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007040:	1b92      	subs	r2, r2, r6
 8007042:	6122      	str	r2, [r4, #16]
 8007044:	f8cd a000 	str.w	sl, [sp]
 8007048:	464b      	mov	r3, r9
 800704a:	aa03      	add	r2, sp, #12
 800704c:	4621      	mov	r1, r4
 800704e:	4640      	mov	r0, r8
 8007050:	f7ff fee6 	bl	8006e20 <_printf_common>
 8007054:	3001      	adds	r0, #1
 8007056:	d14a      	bne.n	80070ee <_printf_i+0x1f2>
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	b004      	add	sp, #16
 800705e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	f043 0320 	orr.w	r3, r3, #32
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	4833      	ldr	r0, [pc, #204]	@ (8007138 <_printf_i+0x23c>)
 800706c:	2778      	movs	r7, #120	@ 0x78
 800706e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	6831      	ldr	r1, [r6, #0]
 8007076:	061f      	lsls	r7, r3, #24
 8007078:	f851 5b04 	ldr.w	r5, [r1], #4
 800707c:	d402      	bmi.n	8007084 <_printf_i+0x188>
 800707e:	065f      	lsls	r7, r3, #25
 8007080:	bf48      	it	mi
 8007082:	b2ad      	uxthmi	r5, r5
 8007084:	6031      	str	r1, [r6, #0]
 8007086:	07d9      	lsls	r1, r3, #31
 8007088:	bf44      	itt	mi
 800708a:	f043 0320 	orrmi.w	r3, r3, #32
 800708e:	6023      	strmi	r3, [r4, #0]
 8007090:	b11d      	cbz	r5, 800709a <_printf_i+0x19e>
 8007092:	2310      	movs	r3, #16
 8007094:	e7ac      	b.n	8006ff0 <_printf_i+0xf4>
 8007096:	4827      	ldr	r0, [pc, #156]	@ (8007134 <_printf_i+0x238>)
 8007098:	e7e9      	b.n	800706e <_printf_i+0x172>
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	f023 0320 	bic.w	r3, r3, #32
 80070a0:	6023      	str	r3, [r4, #0]
 80070a2:	e7f6      	b.n	8007092 <_printf_i+0x196>
 80070a4:	4616      	mov	r6, r2
 80070a6:	e7bd      	b.n	8007024 <_printf_i+0x128>
 80070a8:	6833      	ldr	r3, [r6, #0]
 80070aa:	6825      	ldr	r5, [r4, #0]
 80070ac:	6961      	ldr	r1, [r4, #20]
 80070ae:	1d18      	adds	r0, r3, #4
 80070b0:	6030      	str	r0, [r6, #0]
 80070b2:	062e      	lsls	r6, r5, #24
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	d501      	bpl.n	80070bc <_printf_i+0x1c0>
 80070b8:	6019      	str	r1, [r3, #0]
 80070ba:	e002      	b.n	80070c2 <_printf_i+0x1c6>
 80070bc:	0668      	lsls	r0, r5, #25
 80070be:	d5fb      	bpl.n	80070b8 <_printf_i+0x1bc>
 80070c0:	8019      	strh	r1, [r3, #0]
 80070c2:	2300      	movs	r3, #0
 80070c4:	6123      	str	r3, [r4, #16]
 80070c6:	4616      	mov	r6, r2
 80070c8:	e7bc      	b.n	8007044 <_printf_i+0x148>
 80070ca:	6833      	ldr	r3, [r6, #0]
 80070cc:	1d1a      	adds	r2, r3, #4
 80070ce:	6032      	str	r2, [r6, #0]
 80070d0:	681e      	ldr	r6, [r3, #0]
 80070d2:	6862      	ldr	r2, [r4, #4]
 80070d4:	2100      	movs	r1, #0
 80070d6:	4630      	mov	r0, r6
 80070d8:	f7f9 f882 	bl	80001e0 <memchr>
 80070dc:	b108      	cbz	r0, 80070e2 <_printf_i+0x1e6>
 80070de:	1b80      	subs	r0, r0, r6
 80070e0:	6060      	str	r0, [r4, #4]
 80070e2:	6863      	ldr	r3, [r4, #4]
 80070e4:	6123      	str	r3, [r4, #16]
 80070e6:	2300      	movs	r3, #0
 80070e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070ec:	e7aa      	b.n	8007044 <_printf_i+0x148>
 80070ee:	6923      	ldr	r3, [r4, #16]
 80070f0:	4632      	mov	r2, r6
 80070f2:	4649      	mov	r1, r9
 80070f4:	4640      	mov	r0, r8
 80070f6:	47d0      	blx	sl
 80070f8:	3001      	adds	r0, #1
 80070fa:	d0ad      	beq.n	8007058 <_printf_i+0x15c>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	079b      	lsls	r3, r3, #30
 8007100:	d413      	bmi.n	800712a <_printf_i+0x22e>
 8007102:	68e0      	ldr	r0, [r4, #12]
 8007104:	9b03      	ldr	r3, [sp, #12]
 8007106:	4298      	cmp	r0, r3
 8007108:	bfb8      	it	lt
 800710a:	4618      	movlt	r0, r3
 800710c:	e7a6      	b.n	800705c <_printf_i+0x160>
 800710e:	2301      	movs	r3, #1
 8007110:	4632      	mov	r2, r6
 8007112:	4649      	mov	r1, r9
 8007114:	4640      	mov	r0, r8
 8007116:	47d0      	blx	sl
 8007118:	3001      	adds	r0, #1
 800711a:	d09d      	beq.n	8007058 <_printf_i+0x15c>
 800711c:	3501      	adds	r5, #1
 800711e:	68e3      	ldr	r3, [r4, #12]
 8007120:	9903      	ldr	r1, [sp, #12]
 8007122:	1a5b      	subs	r3, r3, r1
 8007124:	42ab      	cmp	r3, r5
 8007126:	dcf2      	bgt.n	800710e <_printf_i+0x212>
 8007128:	e7eb      	b.n	8007102 <_printf_i+0x206>
 800712a:	2500      	movs	r5, #0
 800712c:	f104 0619 	add.w	r6, r4, #25
 8007130:	e7f5      	b.n	800711e <_printf_i+0x222>
 8007132:	bf00      	nop
 8007134:	08009646 	.word	0x08009646
 8007138:	08009657 	.word	0x08009657

0800713c <std>:
 800713c:	2300      	movs	r3, #0
 800713e:	b510      	push	{r4, lr}
 8007140:	4604      	mov	r4, r0
 8007142:	e9c0 3300 	strd	r3, r3, [r0]
 8007146:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800714a:	6083      	str	r3, [r0, #8]
 800714c:	8181      	strh	r1, [r0, #12]
 800714e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007150:	81c2      	strh	r2, [r0, #14]
 8007152:	6183      	str	r3, [r0, #24]
 8007154:	4619      	mov	r1, r3
 8007156:	2208      	movs	r2, #8
 8007158:	305c      	adds	r0, #92	@ 0x5c
 800715a:	f000 f914 	bl	8007386 <memset>
 800715e:	4b0d      	ldr	r3, [pc, #52]	@ (8007194 <std+0x58>)
 8007160:	6263      	str	r3, [r4, #36]	@ 0x24
 8007162:	4b0d      	ldr	r3, [pc, #52]	@ (8007198 <std+0x5c>)
 8007164:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007166:	4b0d      	ldr	r3, [pc, #52]	@ (800719c <std+0x60>)
 8007168:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800716a:	4b0d      	ldr	r3, [pc, #52]	@ (80071a0 <std+0x64>)
 800716c:	6323      	str	r3, [r4, #48]	@ 0x30
 800716e:	4b0d      	ldr	r3, [pc, #52]	@ (80071a4 <std+0x68>)
 8007170:	6224      	str	r4, [r4, #32]
 8007172:	429c      	cmp	r4, r3
 8007174:	d006      	beq.n	8007184 <std+0x48>
 8007176:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800717a:	4294      	cmp	r4, r2
 800717c:	d002      	beq.n	8007184 <std+0x48>
 800717e:	33d0      	adds	r3, #208	@ 0xd0
 8007180:	429c      	cmp	r4, r3
 8007182:	d105      	bne.n	8007190 <std+0x54>
 8007184:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800718c:	f000 b978 	b.w	8007480 <__retarget_lock_init_recursive>
 8007190:	bd10      	pop	{r4, pc}
 8007192:	bf00      	nop
 8007194:	08007301 	.word	0x08007301
 8007198:	08007323 	.word	0x08007323
 800719c:	0800735b 	.word	0x0800735b
 80071a0:	0800737f 	.word	0x0800737f
 80071a4:	20000470 	.word	0x20000470

080071a8 <stdio_exit_handler>:
 80071a8:	4a02      	ldr	r2, [pc, #8]	@ (80071b4 <stdio_exit_handler+0xc>)
 80071aa:	4903      	ldr	r1, [pc, #12]	@ (80071b8 <stdio_exit_handler+0x10>)
 80071ac:	4803      	ldr	r0, [pc, #12]	@ (80071bc <stdio_exit_handler+0x14>)
 80071ae:	f000 b869 	b.w	8007284 <_fwalk_sglue>
 80071b2:	bf00      	nop
 80071b4:	2000000c 	.word	0x2000000c
 80071b8:	08008ddd 	.word	0x08008ddd
 80071bc:	2000001c 	.word	0x2000001c

080071c0 <cleanup_stdio>:
 80071c0:	6841      	ldr	r1, [r0, #4]
 80071c2:	4b0c      	ldr	r3, [pc, #48]	@ (80071f4 <cleanup_stdio+0x34>)
 80071c4:	4299      	cmp	r1, r3
 80071c6:	b510      	push	{r4, lr}
 80071c8:	4604      	mov	r4, r0
 80071ca:	d001      	beq.n	80071d0 <cleanup_stdio+0x10>
 80071cc:	f001 fe06 	bl	8008ddc <_fflush_r>
 80071d0:	68a1      	ldr	r1, [r4, #8]
 80071d2:	4b09      	ldr	r3, [pc, #36]	@ (80071f8 <cleanup_stdio+0x38>)
 80071d4:	4299      	cmp	r1, r3
 80071d6:	d002      	beq.n	80071de <cleanup_stdio+0x1e>
 80071d8:	4620      	mov	r0, r4
 80071da:	f001 fdff 	bl	8008ddc <_fflush_r>
 80071de:	68e1      	ldr	r1, [r4, #12]
 80071e0:	4b06      	ldr	r3, [pc, #24]	@ (80071fc <cleanup_stdio+0x3c>)
 80071e2:	4299      	cmp	r1, r3
 80071e4:	d004      	beq.n	80071f0 <cleanup_stdio+0x30>
 80071e6:	4620      	mov	r0, r4
 80071e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ec:	f001 bdf6 	b.w	8008ddc <_fflush_r>
 80071f0:	bd10      	pop	{r4, pc}
 80071f2:	bf00      	nop
 80071f4:	20000470 	.word	0x20000470
 80071f8:	200004d8 	.word	0x200004d8
 80071fc:	20000540 	.word	0x20000540

08007200 <global_stdio_init.part.0>:
 8007200:	b510      	push	{r4, lr}
 8007202:	4b0b      	ldr	r3, [pc, #44]	@ (8007230 <global_stdio_init.part.0+0x30>)
 8007204:	4c0b      	ldr	r4, [pc, #44]	@ (8007234 <global_stdio_init.part.0+0x34>)
 8007206:	4a0c      	ldr	r2, [pc, #48]	@ (8007238 <global_stdio_init.part.0+0x38>)
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	4620      	mov	r0, r4
 800720c:	2200      	movs	r2, #0
 800720e:	2104      	movs	r1, #4
 8007210:	f7ff ff94 	bl	800713c <std>
 8007214:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007218:	2201      	movs	r2, #1
 800721a:	2109      	movs	r1, #9
 800721c:	f7ff ff8e 	bl	800713c <std>
 8007220:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007224:	2202      	movs	r2, #2
 8007226:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800722a:	2112      	movs	r1, #18
 800722c:	f7ff bf86 	b.w	800713c <std>
 8007230:	200005a8 	.word	0x200005a8
 8007234:	20000470 	.word	0x20000470
 8007238:	080071a9 	.word	0x080071a9

0800723c <__sfp_lock_acquire>:
 800723c:	4801      	ldr	r0, [pc, #4]	@ (8007244 <__sfp_lock_acquire+0x8>)
 800723e:	f000 b920 	b.w	8007482 <__retarget_lock_acquire_recursive>
 8007242:	bf00      	nop
 8007244:	200005b1 	.word	0x200005b1

08007248 <__sfp_lock_release>:
 8007248:	4801      	ldr	r0, [pc, #4]	@ (8007250 <__sfp_lock_release+0x8>)
 800724a:	f000 b91b 	b.w	8007484 <__retarget_lock_release_recursive>
 800724e:	bf00      	nop
 8007250:	200005b1 	.word	0x200005b1

08007254 <__sinit>:
 8007254:	b510      	push	{r4, lr}
 8007256:	4604      	mov	r4, r0
 8007258:	f7ff fff0 	bl	800723c <__sfp_lock_acquire>
 800725c:	6a23      	ldr	r3, [r4, #32]
 800725e:	b11b      	cbz	r3, 8007268 <__sinit+0x14>
 8007260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007264:	f7ff bff0 	b.w	8007248 <__sfp_lock_release>
 8007268:	4b04      	ldr	r3, [pc, #16]	@ (800727c <__sinit+0x28>)
 800726a:	6223      	str	r3, [r4, #32]
 800726c:	4b04      	ldr	r3, [pc, #16]	@ (8007280 <__sinit+0x2c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1f5      	bne.n	8007260 <__sinit+0xc>
 8007274:	f7ff ffc4 	bl	8007200 <global_stdio_init.part.0>
 8007278:	e7f2      	b.n	8007260 <__sinit+0xc>
 800727a:	bf00      	nop
 800727c:	080071c1 	.word	0x080071c1
 8007280:	200005a8 	.word	0x200005a8

08007284 <_fwalk_sglue>:
 8007284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007288:	4607      	mov	r7, r0
 800728a:	4688      	mov	r8, r1
 800728c:	4614      	mov	r4, r2
 800728e:	2600      	movs	r6, #0
 8007290:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007294:	f1b9 0901 	subs.w	r9, r9, #1
 8007298:	d505      	bpl.n	80072a6 <_fwalk_sglue+0x22>
 800729a:	6824      	ldr	r4, [r4, #0]
 800729c:	2c00      	cmp	r4, #0
 800729e:	d1f7      	bne.n	8007290 <_fwalk_sglue+0xc>
 80072a0:	4630      	mov	r0, r6
 80072a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072a6:	89ab      	ldrh	r3, [r5, #12]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d907      	bls.n	80072bc <_fwalk_sglue+0x38>
 80072ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072b0:	3301      	adds	r3, #1
 80072b2:	d003      	beq.n	80072bc <_fwalk_sglue+0x38>
 80072b4:	4629      	mov	r1, r5
 80072b6:	4638      	mov	r0, r7
 80072b8:	47c0      	blx	r8
 80072ba:	4306      	orrs	r6, r0
 80072bc:	3568      	adds	r5, #104	@ 0x68
 80072be:	e7e9      	b.n	8007294 <_fwalk_sglue+0x10>

080072c0 <siprintf>:
 80072c0:	b40e      	push	{r1, r2, r3}
 80072c2:	b500      	push	{lr}
 80072c4:	b09c      	sub	sp, #112	@ 0x70
 80072c6:	ab1d      	add	r3, sp, #116	@ 0x74
 80072c8:	9002      	str	r0, [sp, #8]
 80072ca:	9006      	str	r0, [sp, #24]
 80072cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072d0:	4809      	ldr	r0, [pc, #36]	@ (80072f8 <siprintf+0x38>)
 80072d2:	9107      	str	r1, [sp, #28]
 80072d4:	9104      	str	r1, [sp, #16]
 80072d6:	4909      	ldr	r1, [pc, #36]	@ (80072fc <siprintf+0x3c>)
 80072d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80072dc:	9105      	str	r1, [sp, #20]
 80072de:	6800      	ldr	r0, [r0, #0]
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	a902      	add	r1, sp, #8
 80072e4:	f001 fbfa 	bl	8008adc <_svfiprintf_r>
 80072e8:	9b02      	ldr	r3, [sp, #8]
 80072ea:	2200      	movs	r2, #0
 80072ec:	701a      	strb	r2, [r3, #0]
 80072ee:	b01c      	add	sp, #112	@ 0x70
 80072f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072f4:	b003      	add	sp, #12
 80072f6:	4770      	bx	lr
 80072f8:	20000018 	.word	0x20000018
 80072fc:	ffff0208 	.word	0xffff0208

08007300 <__sread>:
 8007300:	b510      	push	{r4, lr}
 8007302:	460c      	mov	r4, r1
 8007304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007308:	f000 f86c 	bl	80073e4 <_read_r>
 800730c:	2800      	cmp	r0, #0
 800730e:	bfab      	itete	ge
 8007310:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007312:	89a3      	ldrhlt	r3, [r4, #12]
 8007314:	181b      	addge	r3, r3, r0
 8007316:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800731a:	bfac      	ite	ge
 800731c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800731e:	81a3      	strhlt	r3, [r4, #12]
 8007320:	bd10      	pop	{r4, pc}

08007322 <__swrite>:
 8007322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007326:	461f      	mov	r7, r3
 8007328:	898b      	ldrh	r3, [r1, #12]
 800732a:	05db      	lsls	r3, r3, #23
 800732c:	4605      	mov	r5, r0
 800732e:	460c      	mov	r4, r1
 8007330:	4616      	mov	r6, r2
 8007332:	d505      	bpl.n	8007340 <__swrite+0x1e>
 8007334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007338:	2302      	movs	r3, #2
 800733a:	2200      	movs	r2, #0
 800733c:	f000 f840 	bl	80073c0 <_lseek_r>
 8007340:	89a3      	ldrh	r3, [r4, #12]
 8007342:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007346:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800734a:	81a3      	strh	r3, [r4, #12]
 800734c:	4632      	mov	r2, r6
 800734e:	463b      	mov	r3, r7
 8007350:	4628      	mov	r0, r5
 8007352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007356:	f000 b857 	b.w	8007408 <_write_r>

0800735a <__sseek>:
 800735a:	b510      	push	{r4, lr}
 800735c:	460c      	mov	r4, r1
 800735e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007362:	f000 f82d 	bl	80073c0 <_lseek_r>
 8007366:	1c43      	adds	r3, r0, #1
 8007368:	89a3      	ldrh	r3, [r4, #12]
 800736a:	bf15      	itete	ne
 800736c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800736e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007372:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007376:	81a3      	strheq	r3, [r4, #12]
 8007378:	bf18      	it	ne
 800737a:	81a3      	strhne	r3, [r4, #12]
 800737c:	bd10      	pop	{r4, pc}

0800737e <__sclose>:
 800737e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007382:	f000 b80d 	b.w	80073a0 <_close_r>

08007386 <memset>:
 8007386:	4402      	add	r2, r0
 8007388:	4603      	mov	r3, r0
 800738a:	4293      	cmp	r3, r2
 800738c:	d100      	bne.n	8007390 <memset+0xa>
 800738e:	4770      	bx	lr
 8007390:	f803 1b01 	strb.w	r1, [r3], #1
 8007394:	e7f9      	b.n	800738a <memset+0x4>
	...

08007398 <_localeconv_r>:
 8007398:	4800      	ldr	r0, [pc, #0]	@ (800739c <_localeconv_r+0x4>)
 800739a:	4770      	bx	lr
 800739c:	20000158 	.word	0x20000158

080073a0 <_close_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4d06      	ldr	r5, [pc, #24]	@ (80073bc <_close_r+0x1c>)
 80073a4:	2300      	movs	r3, #0
 80073a6:	4604      	mov	r4, r0
 80073a8:	4608      	mov	r0, r1
 80073aa:	602b      	str	r3, [r5, #0]
 80073ac:	f7fb f994 	bl	80026d8 <_close>
 80073b0:	1c43      	adds	r3, r0, #1
 80073b2:	d102      	bne.n	80073ba <_close_r+0x1a>
 80073b4:	682b      	ldr	r3, [r5, #0]
 80073b6:	b103      	cbz	r3, 80073ba <_close_r+0x1a>
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	bd38      	pop	{r3, r4, r5, pc}
 80073bc:	200005ac 	.word	0x200005ac

080073c0 <_lseek_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	4d07      	ldr	r5, [pc, #28]	@ (80073e0 <_lseek_r+0x20>)
 80073c4:	4604      	mov	r4, r0
 80073c6:	4608      	mov	r0, r1
 80073c8:	4611      	mov	r1, r2
 80073ca:	2200      	movs	r2, #0
 80073cc:	602a      	str	r2, [r5, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	f7fb f9a9 	bl	8002726 <_lseek>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d102      	bne.n	80073de <_lseek_r+0x1e>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	b103      	cbz	r3, 80073de <_lseek_r+0x1e>
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	200005ac 	.word	0x200005ac

080073e4 <_read_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d07      	ldr	r5, [pc, #28]	@ (8007404 <_read_r+0x20>)
 80073e8:	4604      	mov	r4, r0
 80073ea:	4608      	mov	r0, r1
 80073ec:	4611      	mov	r1, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	602a      	str	r2, [r5, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f7fb f937 	bl	8002666 <_read>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_read_r+0x1e>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_read_r+0x1e>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	200005ac 	.word	0x200005ac

08007408 <_write_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4d07      	ldr	r5, [pc, #28]	@ (8007428 <_write_r+0x20>)
 800740c:	4604      	mov	r4, r0
 800740e:	4608      	mov	r0, r1
 8007410:	4611      	mov	r1, r2
 8007412:	2200      	movs	r2, #0
 8007414:	602a      	str	r2, [r5, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	f7fb f942 	bl	80026a0 <_write>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d102      	bne.n	8007426 <_write_r+0x1e>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	b103      	cbz	r3, 8007426 <_write_r+0x1e>
 8007424:	6023      	str	r3, [r4, #0]
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	200005ac 	.word	0x200005ac

0800742c <__errno>:
 800742c:	4b01      	ldr	r3, [pc, #4]	@ (8007434 <__errno+0x8>)
 800742e:	6818      	ldr	r0, [r3, #0]
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20000018 	.word	0x20000018

08007438 <__libc_init_array>:
 8007438:	b570      	push	{r4, r5, r6, lr}
 800743a:	4d0d      	ldr	r5, [pc, #52]	@ (8007470 <__libc_init_array+0x38>)
 800743c:	4c0d      	ldr	r4, [pc, #52]	@ (8007474 <__libc_init_array+0x3c>)
 800743e:	1b64      	subs	r4, r4, r5
 8007440:	10a4      	asrs	r4, r4, #2
 8007442:	2600      	movs	r6, #0
 8007444:	42a6      	cmp	r6, r4
 8007446:	d109      	bne.n	800745c <__libc_init_array+0x24>
 8007448:	4d0b      	ldr	r5, [pc, #44]	@ (8007478 <__libc_init_array+0x40>)
 800744a:	4c0c      	ldr	r4, [pc, #48]	@ (800747c <__libc_init_array+0x44>)
 800744c:	f002 f864 	bl	8009518 <_init>
 8007450:	1b64      	subs	r4, r4, r5
 8007452:	10a4      	asrs	r4, r4, #2
 8007454:	2600      	movs	r6, #0
 8007456:	42a6      	cmp	r6, r4
 8007458:	d105      	bne.n	8007466 <__libc_init_array+0x2e>
 800745a:	bd70      	pop	{r4, r5, r6, pc}
 800745c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007460:	4798      	blx	r3
 8007462:	3601      	adds	r6, #1
 8007464:	e7ee      	b.n	8007444 <__libc_init_array+0xc>
 8007466:	f855 3b04 	ldr.w	r3, [r5], #4
 800746a:	4798      	blx	r3
 800746c:	3601      	adds	r6, #1
 800746e:	e7f2      	b.n	8007456 <__libc_init_array+0x1e>
 8007470:	080099b0 	.word	0x080099b0
 8007474:	080099b0 	.word	0x080099b0
 8007478:	080099b0 	.word	0x080099b0
 800747c:	080099b4 	.word	0x080099b4

08007480 <__retarget_lock_init_recursive>:
 8007480:	4770      	bx	lr

08007482 <__retarget_lock_acquire_recursive>:
 8007482:	4770      	bx	lr

08007484 <__retarget_lock_release_recursive>:
 8007484:	4770      	bx	lr

08007486 <quorem>:
 8007486:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800748a:	6903      	ldr	r3, [r0, #16]
 800748c:	690c      	ldr	r4, [r1, #16]
 800748e:	42a3      	cmp	r3, r4
 8007490:	4607      	mov	r7, r0
 8007492:	db7e      	blt.n	8007592 <quorem+0x10c>
 8007494:	3c01      	subs	r4, #1
 8007496:	f101 0814 	add.w	r8, r1, #20
 800749a:	00a3      	lsls	r3, r4, #2
 800749c:	f100 0514 	add.w	r5, r0, #20
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074a6:	9301      	str	r3, [sp, #4]
 80074a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074b0:	3301      	adds	r3, #1
 80074b2:	429a      	cmp	r2, r3
 80074b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80074bc:	d32e      	bcc.n	800751c <quorem+0x96>
 80074be:	f04f 0a00 	mov.w	sl, #0
 80074c2:	46c4      	mov	ip, r8
 80074c4:	46ae      	mov	lr, r5
 80074c6:	46d3      	mov	fp, sl
 80074c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80074cc:	b298      	uxth	r0, r3
 80074ce:	fb06 a000 	mla	r0, r6, r0, sl
 80074d2:	0c02      	lsrs	r2, r0, #16
 80074d4:	0c1b      	lsrs	r3, r3, #16
 80074d6:	fb06 2303 	mla	r3, r6, r3, r2
 80074da:	f8de 2000 	ldr.w	r2, [lr]
 80074de:	b280      	uxth	r0, r0
 80074e0:	b292      	uxth	r2, r2
 80074e2:	1a12      	subs	r2, r2, r0
 80074e4:	445a      	add	r2, fp
 80074e6:	f8de 0000 	ldr.w	r0, [lr]
 80074ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80074f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80074f8:	b292      	uxth	r2, r2
 80074fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074fe:	45e1      	cmp	r9, ip
 8007500:	f84e 2b04 	str.w	r2, [lr], #4
 8007504:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007508:	d2de      	bcs.n	80074c8 <quorem+0x42>
 800750a:	9b00      	ldr	r3, [sp, #0]
 800750c:	58eb      	ldr	r3, [r5, r3]
 800750e:	b92b      	cbnz	r3, 800751c <quorem+0x96>
 8007510:	9b01      	ldr	r3, [sp, #4]
 8007512:	3b04      	subs	r3, #4
 8007514:	429d      	cmp	r5, r3
 8007516:	461a      	mov	r2, r3
 8007518:	d32f      	bcc.n	800757a <quorem+0xf4>
 800751a:	613c      	str	r4, [r7, #16]
 800751c:	4638      	mov	r0, r7
 800751e:	f001 f979 	bl	8008814 <__mcmp>
 8007522:	2800      	cmp	r0, #0
 8007524:	db25      	blt.n	8007572 <quorem+0xec>
 8007526:	4629      	mov	r1, r5
 8007528:	2000      	movs	r0, #0
 800752a:	f858 2b04 	ldr.w	r2, [r8], #4
 800752e:	f8d1 c000 	ldr.w	ip, [r1]
 8007532:	fa1f fe82 	uxth.w	lr, r2
 8007536:	fa1f f38c 	uxth.w	r3, ip
 800753a:	eba3 030e 	sub.w	r3, r3, lr
 800753e:	4403      	add	r3, r0
 8007540:	0c12      	lsrs	r2, r2, #16
 8007542:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007546:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800754a:	b29b      	uxth	r3, r3
 800754c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007550:	45c1      	cmp	r9, r8
 8007552:	f841 3b04 	str.w	r3, [r1], #4
 8007556:	ea4f 4022 	mov.w	r0, r2, asr #16
 800755a:	d2e6      	bcs.n	800752a <quorem+0xa4>
 800755c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007560:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007564:	b922      	cbnz	r2, 8007570 <quorem+0xea>
 8007566:	3b04      	subs	r3, #4
 8007568:	429d      	cmp	r5, r3
 800756a:	461a      	mov	r2, r3
 800756c:	d30b      	bcc.n	8007586 <quorem+0x100>
 800756e:	613c      	str	r4, [r7, #16]
 8007570:	3601      	adds	r6, #1
 8007572:	4630      	mov	r0, r6
 8007574:	b003      	add	sp, #12
 8007576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757a:	6812      	ldr	r2, [r2, #0]
 800757c:	3b04      	subs	r3, #4
 800757e:	2a00      	cmp	r2, #0
 8007580:	d1cb      	bne.n	800751a <quorem+0x94>
 8007582:	3c01      	subs	r4, #1
 8007584:	e7c6      	b.n	8007514 <quorem+0x8e>
 8007586:	6812      	ldr	r2, [r2, #0]
 8007588:	3b04      	subs	r3, #4
 800758a:	2a00      	cmp	r2, #0
 800758c:	d1ef      	bne.n	800756e <quorem+0xe8>
 800758e:	3c01      	subs	r4, #1
 8007590:	e7ea      	b.n	8007568 <quorem+0xe2>
 8007592:	2000      	movs	r0, #0
 8007594:	e7ee      	b.n	8007574 <quorem+0xee>
	...

08007598 <_dtoa_r>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	69c7      	ldr	r7, [r0, #28]
 800759e:	b099      	sub	sp, #100	@ 0x64
 80075a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80075a4:	ec55 4b10 	vmov	r4, r5, d0
 80075a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80075aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ac:	4683      	mov	fp, r0
 80075ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80075b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075b2:	b97f      	cbnz	r7, 80075d4 <_dtoa_r+0x3c>
 80075b4:	2010      	movs	r0, #16
 80075b6:	f000 fdfd 	bl	80081b4 <malloc>
 80075ba:	4602      	mov	r2, r0
 80075bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80075c0:	b920      	cbnz	r0, 80075cc <_dtoa_r+0x34>
 80075c2:	4ba7      	ldr	r3, [pc, #668]	@ (8007860 <_dtoa_r+0x2c8>)
 80075c4:	21ef      	movs	r1, #239	@ 0xef
 80075c6:	48a7      	ldr	r0, [pc, #668]	@ (8007864 <_dtoa_r+0x2cc>)
 80075c8:	f001 fc68 	bl	8008e9c <__assert_func>
 80075cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80075d0:	6007      	str	r7, [r0, #0]
 80075d2:	60c7      	str	r7, [r0, #12]
 80075d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075d8:	6819      	ldr	r1, [r3, #0]
 80075da:	b159      	cbz	r1, 80075f4 <_dtoa_r+0x5c>
 80075dc:	685a      	ldr	r2, [r3, #4]
 80075de:	604a      	str	r2, [r1, #4]
 80075e0:	2301      	movs	r3, #1
 80075e2:	4093      	lsls	r3, r2
 80075e4:	608b      	str	r3, [r1, #8]
 80075e6:	4658      	mov	r0, fp
 80075e8:	f000 feda 	bl	80083a0 <_Bfree>
 80075ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075f0:	2200      	movs	r2, #0
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	1e2b      	subs	r3, r5, #0
 80075f6:	bfb9      	ittee	lt
 80075f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075fc:	9303      	strlt	r3, [sp, #12]
 80075fe:	2300      	movge	r3, #0
 8007600:	6033      	strge	r3, [r6, #0]
 8007602:	9f03      	ldr	r7, [sp, #12]
 8007604:	4b98      	ldr	r3, [pc, #608]	@ (8007868 <_dtoa_r+0x2d0>)
 8007606:	bfbc      	itt	lt
 8007608:	2201      	movlt	r2, #1
 800760a:	6032      	strlt	r2, [r6, #0]
 800760c:	43bb      	bics	r3, r7
 800760e:	d112      	bne.n	8007636 <_dtoa_r+0x9e>
 8007610:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007612:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007616:	6013      	str	r3, [r2, #0]
 8007618:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800761c:	4323      	orrs	r3, r4
 800761e:	f000 854d 	beq.w	80080bc <_dtoa_r+0xb24>
 8007622:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007624:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800787c <_dtoa_r+0x2e4>
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 854f 	beq.w	80080cc <_dtoa_r+0xb34>
 800762e:	f10a 0303 	add.w	r3, sl, #3
 8007632:	f000 bd49 	b.w	80080c8 <_dtoa_r+0xb30>
 8007636:	ed9d 7b02 	vldr	d7, [sp, #8]
 800763a:	2200      	movs	r2, #0
 800763c:	ec51 0b17 	vmov	r0, r1, d7
 8007640:	2300      	movs	r3, #0
 8007642:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007646:	f7f9 fa47 	bl	8000ad8 <__aeabi_dcmpeq>
 800764a:	4680      	mov	r8, r0
 800764c:	b158      	cbz	r0, 8007666 <_dtoa_r+0xce>
 800764e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007650:	2301      	movs	r3, #1
 8007652:	6013      	str	r3, [r2, #0]
 8007654:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007656:	b113      	cbz	r3, 800765e <_dtoa_r+0xc6>
 8007658:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800765a:	4b84      	ldr	r3, [pc, #528]	@ (800786c <_dtoa_r+0x2d4>)
 800765c:	6013      	str	r3, [r2, #0]
 800765e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007880 <_dtoa_r+0x2e8>
 8007662:	f000 bd33 	b.w	80080cc <_dtoa_r+0xb34>
 8007666:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800766a:	aa16      	add	r2, sp, #88	@ 0x58
 800766c:	a917      	add	r1, sp, #92	@ 0x5c
 800766e:	4658      	mov	r0, fp
 8007670:	f001 f980 	bl	8008974 <__d2b>
 8007674:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007678:	4681      	mov	r9, r0
 800767a:	2e00      	cmp	r6, #0
 800767c:	d077      	beq.n	800776e <_dtoa_r+0x1d6>
 800767e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007680:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007684:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007688:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800768c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007690:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007694:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007698:	4619      	mov	r1, r3
 800769a:	2200      	movs	r2, #0
 800769c:	4b74      	ldr	r3, [pc, #464]	@ (8007870 <_dtoa_r+0x2d8>)
 800769e:	f7f8 fdfb 	bl	8000298 <__aeabi_dsub>
 80076a2:	a369      	add	r3, pc, #420	@ (adr r3, 8007848 <_dtoa_r+0x2b0>)
 80076a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a8:	f7f8 ffae 	bl	8000608 <__aeabi_dmul>
 80076ac:	a368      	add	r3, pc, #416	@ (adr r3, 8007850 <_dtoa_r+0x2b8>)
 80076ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b2:	f7f8 fdf3 	bl	800029c <__adddf3>
 80076b6:	4604      	mov	r4, r0
 80076b8:	4630      	mov	r0, r6
 80076ba:	460d      	mov	r5, r1
 80076bc:	f7f8 ff3a 	bl	8000534 <__aeabi_i2d>
 80076c0:	a365      	add	r3, pc, #404	@ (adr r3, 8007858 <_dtoa_r+0x2c0>)
 80076c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c6:	f7f8 ff9f 	bl	8000608 <__aeabi_dmul>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4620      	mov	r0, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	f7f8 fde3 	bl	800029c <__adddf3>
 80076d6:	4604      	mov	r4, r0
 80076d8:	460d      	mov	r5, r1
 80076da:	f7f9 fa45 	bl	8000b68 <__aeabi_d2iz>
 80076de:	2200      	movs	r2, #0
 80076e0:	4607      	mov	r7, r0
 80076e2:	2300      	movs	r3, #0
 80076e4:	4620      	mov	r0, r4
 80076e6:	4629      	mov	r1, r5
 80076e8:	f7f9 fa00 	bl	8000aec <__aeabi_dcmplt>
 80076ec:	b140      	cbz	r0, 8007700 <_dtoa_r+0x168>
 80076ee:	4638      	mov	r0, r7
 80076f0:	f7f8 ff20 	bl	8000534 <__aeabi_i2d>
 80076f4:	4622      	mov	r2, r4
 80076f6:	462b      	mov	r3, r5
 80076f8:	f7f9 f9ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80076fc:	b900      	cbnz	r0, 8007700 <_dtoa_r+0x168>
 80076fe:	3f01      	subs	r7, #1
 8007700:	2f16      	cmp	r7, #22
 8007702:	d851      	bhi.n	80077a8 <_dtoa_r+0x210>
 8007704:	4b5b      	ldr	r3, [pc, #364]	@ (8007874 <_dtoa_r+0x2dc>)
 8007706:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007712:	f7f9 f9eb 	bl	8000aec <__aeabi_dcmplt>
 8007716:	2800      	cmp	r0, #0
 8007718:	d048      	beq.n	80077ac <_dtoa_r+0x214>
 800771a:	3f01      	subs	r7, #1
 800771c:	2300      	movs	r3, #0
 800771e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007720:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007722:	1b9b      	subs	r3, r3, r6
 8007724:	1e5a      	subs	r2, r3, #1
 8007726:	bf44      	itt	mi
 8007728:	f1c3 0801 	rsbmi	r8, r3, #1
 800772c:	2300      	movmi	r3, #0
 800772e:	9208      	str	r2, [sp, #32]
 8007730:	bf54      	ite	pl
 8007732:	f04f 0800 	movpl.w	r8, #0
 8007736:	9308      	strmi	r3, [sp, #32]
 8007738:	2f00      	cmp	r7, #0
 800773a:	db39      	blt.n	80077b0 <_dtoa_r+0x218>
 800773c:	9b08      	ldr	r3, [sp, #32]
 800773e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007740:	443b      	add	r3, r7
 8007742:	9308      	str	r3, [sp, #32]
 8007744:	2300      	movs	r3, #0
 8007746:	930a      	str	r3, [sp, #40]	@ 0x28
 8007748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800774a:	2b09      	cmp	r3, #9
 800774c:	d864      	bhi.n	8007818 <_dtoa_r+0x280>
 800774e:	2b05      	cmp	r3, #5
 8007750:	bfc4      	itt	gt
 8007752:	3b04      	subgt	r3, #4
 8007754:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007758:	f1a3 0302 	sub.w	r3, r3, #2
 800775c:	bfcc      	ite	gt
 800775e:	2400      	movgt	r4, #0
 8007760:	2401      	movle	r4, #1
 8007762:	2b03      	cmp	r3, #3
 8007764:	d863      	bhi.n	800782e <_dtoa_r+0x296>
 8007766:	e8df f003 	tbb	[pc, r3]
 800776a:	372a      	.short	0x372a
 800776c:	5535      	.short	0x5535
 800776e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007772:	441e      	add	r6, r3
 8007774:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007778:	2b20      	cmp	r3, #32
 800777a:	bfc1      	itttt	gt
 800777c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007780:	409f      	lslgt	r7, r3
 8007782:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007786:	fa24 f303 	lsrgt.w	r3, r4, r3
 800778a:	bfd6      	itet	le
 800778c:	f1c3 0320 	rsble	r3, r3, #32
 8007790:	ea47 0003 	orrgt.w	r0, r7, r3
 8007794:	fa04 f003 	lslle.w	r0, r4, r3
 8007798:	f7f8 febc 	bl	8000514 <__aeabi_ui2d>
 800779c:	2201      	movs	r2, #1
 800779e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80077a2:	3e01      	subs	r6, #1
 80077a4:	9214      	str	r2, [sp, #80]	@ 0x50
 80077a6:	e777      	b.n	8007698 <_dtoa_r+0x100>
 80077a8:	2301      	movs	r3, #1
 80077aa:	e7b8      	b.n	800771e <_dtoa_r+0x186>
 80077ac:	9012      	str	r0, [sp, #72]	@ 0x48
 80077ae:	e7b7      	b.n	8007720 <_dtoa_r+0x188>
 80077b0:	427b      	negs	r3, r7
 80077b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80077b4:	2300      	movs	r3, #0
 80077b6:	eba8 0807 	sub.w	r8, r8, r7
 80077ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077bc:	e7c4      	b.n	8007748 <_dtoa_r+0x1b0>
 80077be:	2300      	movs	r3, #0
 80077c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	dc35      	bgt.n	8007834 <_dtoa_r+0x29c>
 80077c8:	2301      	movs	r3, #1
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	9307      	str	r3, [sp, #28]
 80077ce:	461a      	mov	r2, r3
 80077d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80077d2:	e00b      	b.n	80077ec <_dtoa_r+0x254>
 80077d4:	2301      	movs	r3, #1
 80077d6:	e7f3      	b.n	80077c0 <_dtoa_r+0x228>
 80077d8:	2300      	movs	r3, #0
 80077da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077de:	18fb      	adds	r3, r7, r3
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	3301      	adds	r3, #1
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	9307      	str	r3, [sp, #28]
 80077e8:	bfb8      	it	lt
 80077ea:	2301      	movlt	r3, #1
 80077ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 80077f0:	2100      	movs	r1, #0
 80077f2:	2204      	movs	r2, #4
 80077f4:	f102 0514 	add.w	r5, r2, #20
 80077f8:	429d      	cmp	r5, r3
 80077fa:	d91f      	bls.n	800783c <_dtoa_r+0x2a4>
 80077fc:	6041      	str	r1, [r0, #4]
 80077fe:	4658      	mov	r0, fp
 8007800:	f000 fd8e 	bl	8008320 <_Balloc>
 8007804:	4682      	mov	sl, r0
 8007806:	2800      	cmp	r0, #0
 8007808:	d13c      	bne.n	8007884 <_dtoa_r+0x2ec>
 800780a:	4b1b      	ldr	r3, [pc, #108]	@ (8007878 <_dtoa_r+0x2e0>)
 800780c:	4602      	mov	r2, r0
 800780e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007812:	e6d8      	b.n	80075c6 <_dtoa_r+0x2e>
 8007814:	2301      	movs	r3, #1
 8007816:	e7e0      	b.n	80077da <_dtoa_r+0x242>
 8007818:	2401      	movs	r4, #1
 800781a:	2300      	movs	r3, #0
 800781c:	9309      	str	r3, [sp, #36]	@ 0x24
 800781e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007820:	f04f 33ff 	mov.w	r3, #4294967295
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	9307      	str	r3, [sp, #28]
 8007828:	2200      	movs	r2, #0
 800782a:	2312      	movs	r3, #18
 800782c:	e7d0      	b.n	80077d0 <_dtoa_r+0x238>
 800782e:	2301      	movs	r3, #1
 8007830:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007832:	e7f5      	b.n	8007820 <_dtoa_r+0x288>
 8007834:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	9307      	str	r3, [sp, #28]
 800783a:	e7d7      	b.n	80077ec <_dtoa_r+0x254>
 800783c:	3101      	adds	r1, #1
 800783e:	0052      	lsls	r2, r2, #1
 8007840:	e7d8      	b.n	80077f4 <_dtoa_r+0x25c>
 8007842:	bf00      	nop
 8007844:	f3af 8000 	nop.w
 8007848:	636f4361 	.word	0x636f4361
 800784c:	3fd287a7 	.word	0x3fd287a7
 8007850:	8b60c8b3 	.word	0x8b60c8b3
 8007854:	3fc68a28 	.word	0x3fc68a28
 8007858:	509f79fb 	.word	0x509f79fb
 800785c:	3fd34413 	.word	0x3fd34413
 8007860:	08009675 	.word	0x08009675
 8007864:	0800968c 	.word	0x0800968c
 8007868:	7ff00000 	.word	0x7ff00000
 800786c:	08009645 	.word	0x08009645
 8007870:	3ff80000 	.word	0x3ff80000
 8007874:	08009788 	.word	0x08009788
 8007878:	080096e4 	.word	0x080096e4
 800787c:	08009671 	.word	0x08009671
 8007880:	08009644 	.word	0x08009644
 8007884:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007888:	6018      	str	r0, [r3, #0]
 800788a:	9b07      	ldr	r3, [sp, #28]
 800788c:	2b0e      	cmp	r3, #14
 800788e:	f200 80a4 	bhi.w	80079da <_dtoa_r+0x442>
 8007892:	2c00      	cmp	r4, #0
 8007894:	f000 80a1 	beq.w	80079da <_dtoa_r+0x442>
 8007898:	2f00      	cmp	r7, #0
 800789a:	dd33      	ble.n	8007904 <_dtoa_r+0x36c>
 800789c:	4bad      	ldr	r3, [pc, #692]	@ (8007b54 <_dtoa_r+0x5bc>)
 800789e:	f007 020f 	and.w	r2, r7, #15
 80078a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078a6:	ed93 7b00 	vldr	d7, [r3]
 80078aa:	05f8      	lsls	r0, r7, #23
 80078ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 80078b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80078b4:	d516      	bpl.n	80078e4 <_dtoa_r+0x34c>
 80078b6:	4ba8      	ldr	r3, [pc, #672]	@ (8007b58 <_dtoa_r+0x5c0>)
 80078b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078c0:	f7f8 ffcc 	bl	800085c <__aeabi_ddiv>
 80078c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078c8:	f004 040f 	and.w	r4, r4, #15
 80078cc:	2603      	movs	r6, #3
 80078ce:	4da2      	ldr	r5, [pc, #648]	@ (8007b58 <_dtoa_r+0x5c0>)
 80078d0:	b954      	cbnz	r4, 80078e8 <_dtoa_r+0x350>
 80078d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078da:	f7f8 ffbf 	bl	800085c <__aeabi_ddiv>
 80078de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078e2:	e028      	b.n	8007936 <_dtoa_r+0x39e>
 80078e4:	2602      	movs	r6, #2
 80078e6:	e7f2      	b.n	80078ce <_dtoa_r+0x336>
 80078e8:	07e1      	lsls	r1, r4, #31
 80078ea:	d508      	bpl.n	80078fe <_dtoa_r+0x366>
 80078ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078f4:	f7f8 fe88 	bl	8000608 <__aeabi_dmul>
 80078f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078fc:	3601      	adds	r6, #1
 80078fe:	1064      	asrs	r4, r4, #1
 8007900:	3508      	adds	r5, #8
 8007902:	e7e5      	b.n	80078d0 <_dtoa_r+0x338>
 8007904:	f000 80d2 	beq.w	8007aac <_dtoa_r+0x514>
 8007908:	427c      	negs	r4, r7
 800790a:	4b92      	ldr	r3, [pc, #584]	@ (8007b54 <_dtoa_r+0x5bc>)
 800790c:	4d92      	ldr	r5, [pc, #584]	@ (8007b58 <_dtoa_r+0x5c0>)
 800790e:	f004 020f 	and.w	r2, r4, #15
 8007912:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800791e:	f7f8 fe73 	bl	8000608 <__aeabi_dmul>
 8007922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007926:	1124      	asrs	r4, r4, #4
 8007928:	2300      	movs	r3, #0
 800792a:	2602      	movs	r6, #2
 800792c:	2c00      	cmp	r4, #0
 800792e:	f040 80b2 	bne.w	8007a96 <_dtoa_r+0x4fe>
 8007932:	2b00      	cmp	r3, #0
 8007934:	d1d3      	bne.n	80078de <_dtoa_r+0x346>
 8007936:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007938:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	f000 80b7 	beq.w	8007ab0 <_dtoa_r+0x518>
 8007942:	4b86      	ldr	r3, [pc, #536]	@ (8007b5c <_dtoa_r+0x5c4>)
 8007944:	2200      	movs	r2, #0
 8007946:	4620      	mov	r0, r4
 8007948:	4629      	mov	r1, r5
 800794a:	f7f9 f8cf 	bl	8000aec <__aeabi_dcmplt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f000 80ae 	beq.w	8007ab0 <_dtoa_r+0x518>
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 80aa 	beq.w	8007ab0 <_dtoa_r+0x518>
 800795c:	9b00      	ldr	r3, [sp, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	dd37      	ble.n	80079d2 <_dtoa_r+0x43a>
 8007962:	1e7b      	subs	r3, r7, #1
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	4620      	mov	r0, r4
 8007968:	4b7d      	ldr	r3, [pc, #500]	@ (8007b60 <_dtoa_r+0x5c8>)
 800796a:	2200      	movs	r2, #0
 800796c:	4629      	mov	r1, r5
 800796e:	f7f8 fe4b 	bl	8000608 <__aeabi_dmul>
 8007972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007976:	9c00      	ldr	r4, [sp, #0]
 8007978:	3601      	adds	r6, #1
 800797a:	4630      	mov	r0, r6
 800797c:	f7f8 fdda 	bl	8000534 <__aeabi_i2d>
 8007980:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007984:	f7f8 fe40 	bl	8000608 <__aeabi_dmul>
 8007988:	4b76      	ldr	r3, [pc, #472]	@ (8007b64 <_dtoa_r+0x5cc>)
 800798a:	2200      	movs	r2, #0
 800798c:	f7f8 fc86 	bl	800029c <__adddf3>
 8007990:	4605      	mov	r5, r0
 8007992:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007996:	2c00      	cmp	r4, #0
 8007998:	f040 808d 	bne.w	8007ab6 <_dtoa_r+0x51e>
 800799c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079a0:	4b71      	ldr	r3, [pc, #452]	@ (8007b68 <_dtoa_r+0x5d0>)
 80079a2:	2200      	movs	r2, #0
 80079a4:	f7f8 fc78 	bl	8000298 <__aeabi_dsub>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80079b0:	462a      	mov	r2, r5
 80079b2:	4633      	mov	r3, r6
 80079b4:	f7f9 f8b8 	bl	8000b28 <__aeabi_dcmpgt>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f040 828b 	bne.w	8007ed4 <_dtoa_r+0x93c>
 80079be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079c2:	462a      	mov	r2, r5
 80079c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80079c8:	f7f9 f890 	bl	8000aec <__aeabi_dcmplt>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	f040 8128 	bne.w	8007c22 <_dtoa_r+0x68a>
 80079d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80079d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80079da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f2c0 815a 	blt.w	8007c96 <_dtoa_r+0x6fe>
 80079e2:	2f0e      	cmp	r7, #14
 80079e4:	f300 8157 	bgt.w	8007c96 <_dtoa_r+0x6fe>
 80079e8:	4b5a      	ldr	r3, [pc, #360]	@ (8007b54 <_dtoa_r+0x5bc>)
 80079ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079ee:	ed93 7b00 	vldr	d7, [r3]
 80079f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	ed8d 7b00 	vstr	d7, [sp]
 80079fa:	da03      	bge.n	8007a04 <_dtoa_r+0x46c>
 80079fc:	9b07      	ldr	r3, [sp, #28]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f340 8101 	ble.w	8007c06 <_dtoa_r+0x66e>
 8007a04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a08:	4656      	mov	r6, sl
 8007a0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a0e:	4620      	mov	r0, r4
 8007a10:	4629      	mov	r1, r5
 8007a12:	f7f8 ff23 	bl	800085c <__aeabi_ddiv>
 8007a16:	f7f9 f8a7 	bl	8000b68 <__aeabi_d2iz>
 8007a1a:	4680      	mov	r8, r0
 8007a1c:	f7f8 fd8a 	bl	8000534 <__aeabi_i2d>
 8007a20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a24:	f7f8 fdf0 	bl	8000608 <__aeabi_dmul>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	4629      	mov	r1, r5
 8007a30:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a34:	f7f8 fc30 	bl	8000298 <__aeabi_dsub>
 8007a38:	f806 4b01 	strb.w	r4, [r6], #1
 8007a3c:	9d07      	ldr	r5, [sp, #28]
 8007a3e:	eba6 040a 	sub.w	r4, r6, sl
 8007a42:	42a5      	cmp	r5, r4
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	f040 8117 	bne.w	8007c7a <_dtoa_r+0x6e2>
 8007a4c:	f7f8 fc26 	bl	800029c <__adddf3>
 8007a50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a54:	4604      	mov	r4, r0
 8007a56:	460d      	mov	r5, r1
 8007a58:	f7f9 f866 	bl	8000b28 <__aeabi_dcmpgt>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	f040 80f9 	bne.w	8007c54 <_dtoa_r+0x6bc>
 8007a62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a66:	4620      	mov	r0, r4
 8007a68:	4629      	mov	r1, r5
 8007a6a:	f7f9 f835 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a6e:	b118      	cbz	r0, 8007a78 <_dtoa_r+0x4e0>
 8007a70:	f018 0f01 	tst.w	r8, #1
 8007a74:	f040 80ee 	bne.w	8007c54 <_dtoa_r+0x6bc>
 8007a78:	4649      	mov	r1, r9
 8007a7a:	4658      	mov	r0, fp
 8007a7c:	f000 fc90 	bl	80083a0 <_Bfree>
 8007a80:	2300      	movs	r3, #0
 8007a82:	7033      	strb	r3, [r6, #0]
 8007a84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a86:	3701      	adds	r7, #1
 8007a88:	601f      	str	r7, [r3, #0]
 8007a8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f000 831d 	beq.w	80080cc <_dtoa_r+0xb34>
 8007a92:	601e      	str	r6, [r3, #0]
 8007a94:	e31a      	b.n	80080cc <_dtoa_r+0xb34>
 8007a96:	07e2      	lsls	r2, r4, #31
 8007a98:	d505      	bpl.n	8007aa6 <_dtoa_r+0x50e>
 8007a9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a9e:	f7f8 fdb3 	bl	8000608 <__aeabi_dmul>
 8007aa2:	3601      	adds	r6, #1
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	1064      	asrs	r4, r4, #1
 8007aa8:	3508      	adds	r5, #8
 8007aaa:	e73f      	b.n	800792c <_dtoa_r+0x394>
 8007aac:	2602      	movs	r6, #2
 8007aae:	e742      	b.n	8007936 <_dtoa_r+0x39e>
 8007ab0:	9c07      	ldr	r4, [sp, #28]
 8007ab2:	9704      	str	r7, [sp, #16]
 8007ab4:	e761      	b.n	800797a <_dtoa_r+0x3e2>
 8007ab6:	4b27      	ldr	r3, [pc, #156]	@ (8007b54 <_dtoa_r+0x5bc>)
 8007ab8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007abe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ac2:	4454      	add	r4, sl
 8007ac4:	2900      	cmp	r1, #0
 8007ac6:	d053      	beq.n	8007b70 <_dtoa_r+0x5d8>
 8007ac8:	4928      	ldr	r1, [pc, #160]	@ (8007b6c <_dtoa_r+0x5d4>)
 8007aca:	2000      	movs	r0, #0
 8007acc:	f7f8 fec6 	bl	800085c <__aeabi_ddiv>
 8007ad0:	4633      	mov	r3, r6
 8007ad2:	462a      	mov	r2, r5
 8007ad4:	f7f8 fbe0 	bl	8000298 <__aeabi_dsub>
 8007ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007adc:	4656      	mov	r6, sl
 8007ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ae2:	f7f9 f841 	bl	8000b68 <__aeabi_d2iz>
 8007ae6:	4605      	mov	r5, r0
 8007ae8:	f7f8 fd24 	bl	8000534 <__aeabi_i2d>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007af4:	f7f8 fbd0 	bl	8000298 <__aeabi_dsub>
 8007af8:	3530      	adds	r5, #48	@ 0x30
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b02:	f806 5b01 	strb.w	r5, [r6], #1
 8007b06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b0a:	f7f8 ffef 	bl	8000aec <__aeabi_dcmplt>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	d171      	bne.n	8007bf6 <_dtoa_r+0x65e>
 8007b12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b16:	4911      	ldr	r1, [pc, #68]	@ (8007b5c <_dtoa_r+0x5c4>)
 8007b18:	2000      	movs	r0, #0
 8007b1a:	f7f8 fbbd 	bl	8000298 <__aeabi_dsub>
 8007b1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b22:	f7f8 ffe3 	bl	8000aec <__aeabi_dcmplt>
 8007b26:	2800      	cmp	r0, #0
 8007b28:	f040 8095 	bne.w	8007c56 <_dtoa_r+0x6be>
 8007b2c:	42a6      	cmp	r6, r4
 8007b2e:	f43f af50 	beq.w	80079d2 <_dtoa_r+0x43a>
 8007b32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b36:	4b0a      	ldr	r3, [pc, #40]	@ (8007b60 <_dtoa_r+0x5c8>)
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f7f8 fd65 	bl	8000608 <__aeabi_dmul>
 8007b3e:	4b08      	ldr	r3, [pc, #32]	@ (8007b60 <_dtoa_r+0x5c8>)
 8007b40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b44:	2200      	movs	r2, #0
 8007b46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b4a:	f7f8 fd5d 	bl	8000608 <__aeabi_dmul>
 8007b4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b52:	e7c4      	b.n	8007ade <_dtoa_r+0x546>
 8007b54:	08009788 	.word	0x08009788
 8007b58:	08009760 	.word	0x08009760
 8007b5c:	3ff00000 	.word	0x3ff00000
 8007b60:	40240000 	.word	0x40240000
 8007b64:	401c0000 	.word	0x401c0000
 8007b68:	40140000 	.word	0x40140000
 8007b6c:	3fe00000 	.word	0x3fe00000
 8007b70:	4631      	mov	r1, r6
 8007b72:	4628      	mov	r0, r5
 8007b74:	f7f8 fd48 	bl	8000608 <__aeabi_dmul>
 8007b78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b7c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007b7e:	4656      	mov	r6, sl
 8007b80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b84:	f7f8 fff0 	bl	8000b68 <__aeabi_d2iz>
 8007b88:	4605      	mov	r5, r0
 8007b8a:	f7f8 fcd3 	bl	8000534 <__aeabi_i2d>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b96:	f7f8 fb7f 	bl	8000298 <__aeabi_dsub>
 8007b9a:	3530      	adds	r5, #48	@ 0x30
 8007b9c:	f806 5b01 	strb.w	r5, [r6], #1
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	42a6      	cmp	r6, r4
 8007ba6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	d124      	bne.n	8007bfa <_dtoa_r+0x662>
 8007bb0:	4bac      	ldr	r3, [pc, #688]	@ (8007e64 <_dtoa_r+0x8cc>)
 8007bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bb6:	f7f8 fb71 	bl	800029c <__adddf3>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bc2:	f7f8 ffb1 	bl	8000b28 <__aeabi_dcmpgt>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	d145      	bne.n	8007c56 <_dtoa_r+0x6be>
 8007bca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bce:	49a5      	ldr	r1, [pc, #660]	@ (8007e64 <_dtoa_r+0x8cc>)
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	f7f8 fb61 	bl	8000298 <__aeabi_dsub>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	460b      	mov	r3, r1
 8007bda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bde:	f7f8 ff85 	bl	8000aec <__aeabi_dcmplt>
 8007be2:	2800      	cmp	r0, #0
 8007be4:	f43f aef5 	beq.w	80079d2 <_dtoa_r+0x43a>
 8007be8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007bea:	1e73      	subs	r3, r6, #1
 8007bec:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007bf2:	2b30      	cmp	r3, #48	@ 0x30
 8007bf4:	d0f8      	beq.n	8007be8 <_dtoa_r+0x650>
 8007bf6:	9f04      	ldr	r7, [sp, #16]
 8007bf8:	e73e      	b.n	8007a78 <_dtoa_r+0x4e0>
 8007bfa:	4b9b      	ldr	r3, [pc, #620]	@ (8007e68 <_dtoa_r+0x8d0>)
 8007bfc:	f7f8 fd04 	bl	8000608 <__aeabi_dmul>
 8007c00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c04:	e7bc      	b.n	8007b80 <_dtoa_r+0x5e8>
 8007c06:	d10c      	bne.n	8007c22 <_dtoa_r+0x68a>
 8007c08:	4b98      	ldr	r3, [pc, #608]	@ (8007e6c <_dtoa_r+0x8d4>)
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c10:	f7f8 fcfa 	bl	8000608 <__aeabi_dmul>
 8007c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c18:	f7f8 ff7c 	bl	8000b14 <__aeabi_dcmpge>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	f000 8157 	beq.w	8007ed0 <_dtoa_r+0x938>
 8007c22:	2400      	movs	r4, #0
 8007c24:	4625      	mov	r5, r4
 8007c26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c28:	43db      	mvns	r3, r3
 8007c2a:	9304      	str	r3, [sp, #16]
 8007c2c:	4656      	mov	r6, sl
 8007c2e:	2700      	movs	r7, #0
 8007c30:	4621      	mov	r1, r4
 8007c32:	4658      	mov	r0, fp
 8007c34:	f000 fbb4 	bl	80083a0 <_Bfree>
 8007c38:	2d00      	cmp	r5, #0
 8007c3a:	d0dc      	beq.n	8007bf6 <_dtoa_r+0x65e>
 8007c3c:	b12f      	cbz	r7, 8007c4a <_dtoa_r+0x6b2>
 8007c3e:	42af      	cmp	r7, r5
 8007c40:	d003      	beq.n	8007c4a <_dtoa_r+0x6b2>
 8007c42:	4639      	mov	r1, r7
 8007c44:	4658      	mov	r0, fp
 8007c46:	f000 fbab 	bl	80083a0 <_Bfree>
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	4658      	mov	r0, fp
 8007c4e:	f000 fba7 	bl	80083a0 <_Bfree>
 8007c52:	e7d0      	b.n	8007bf6 <_dtoa_r+0x65e>
 8007c54:	9704      	str	r7, [sp, #16]
 8007c56:	4633      	mov	r3, r6
 8007c58:	461e      	mov	r6, r3
 8007c5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c5e:	2a39      	cmp	r2, #57	@ 0x39
 8007c60:	d107      	bne.n	8007c72 <_dtoa_r+0x6da>
 8007c62:	459a      	cmp	sl, r3
 8007c64:	d1f8      	bne.n	8007c58 <_dtoa_r+0x6c0>
 8007c66:	9a04      	ldr	r2, [sp, #16]
 8007c68:	3201      	adds	r2, #1
 8007c6a:	9204      	str	r2, [sp, #16]
 8007c6c:	2230      	movs	r2, #48	@ 0x30
 8007c6e:	f88a 2000 	strb.w	r2, [sl]
 8007c72:	781a      	ldrb	r2, [r3, #0]
 8007c74:	3201      	adds	r2, #1
 8007c76:	701a      	strb	r2, [r3, #0]
 8007c78:	e7bd      	b.n	8007bf6 <_dtoa_r+0x65e>
 8007c7a:	4b7b      	ldr	r3, [pc, #492]	@ (8007e68 <_dtoa_r+0x8d0>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f7f8 fcc3 	bl	8000608 <__aeabi_dmul>
 8007c82:	2200      	movs	r2, #0
 8007c84:	2300      	movs	r3, #0
 8007c86:	4604      	mov	r4, r0
 8007c88:	460d      	mov	r5, r1
 8007c8a:	f7f8 ff25 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	f43f aebb 	beq.w	8007a0a <_dtoa_r+0x472>
 8007c94:	e6f0      	b.n	8007a78 <_dtoa_r+0x4e0>
 8007c96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c98:	2a00      	cmp	r2, #0
 8007c9a:	f000 80db 	beq.w	8007e54 <_dtoa_r+0x8bc>
 8007c9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ca0:	2a01      	cmp	r2, #1
 8007ca2:	f300 80bf 	bgt.w	8007e24 <_dtoa_r+0x88c>
 8007ca6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ca8:	2a00      	cmp	r2, #0
 8007caa:	f000 80b7 	beq.w	8007e1c <_dtoa_r+0x884>
 8007cae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007cb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cb4:	4646      	mov	r6, r8
 8007cb6:	9a08      	ldr	r2, [sp, #32]
 8007cb8:	2101      	movs	r1, #1
 8007cba:	441a      	add	r2, r3
 8007cbc:	4658      	mov	r0, fp
 8007cbe:	4498      	add	r8, r3
 8007cc0:	9208      	str	r2, [sp, #32]
 8007cc2:	f000 fc21 	bl	8008508 <__i2b>
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	b15e      	cbz	r6, 8007ce2 <_dtoa_r+0x74a>
 8007cca:	9b08      	ldr	r3, [sp, #32]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dd08      	ble.n	8007ce2 <_dtoa_r+0x74a>
 8007cd0:	42b3      	cmp	r3, r6
 8007cd2:	9a08      	ldr	r2, [sp, #32]
 8007cd4:	bfa8      	it	ge
 8007cd6:	4633      	movge	r3, r6
 8007cd8:	eba8 0803 	sub.w	r8, r8, r3
 8007cdc:	1af6      	subs	r6, r6, r3
 8007cde:	1ad3      	subs	r3, r2, r3
 8007ce0:	9308      	str	r3, [sp, #32]
 8007ce2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ce4:	b1f3      	cbz	r3, 8007d24 <_dtoa_r+0x78c>
 8007ce6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 80b7 	beq.w	8007e5c <_dtoa_r+0x8c4>
 8007cee:	b18c      	cbz	r4, 8007d14 <_dtoa_r+0x77c>
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	4622      	mov	r2, r4
 8007cf4:	4658      	mov	r0, fp
 8007cf6:	f000 fcc7 	bl	8008688 <__pow5mult>
 8007cfa:	464a      	mov	r2, r9
 8007cfc:	4601      	mov	r1, r0
 8007cfe:	4605      	mov	r5, r0
 8007d00:	4658      	mov	r0, fp
 8007d02:	f000 fc17 	bl	8008534 <__multiply>
 8007d06:	4649      	mov	r1, r9
 8007d08:	9004      	str	r0, [sp, #16]
 8007d0a:	4658      	mov	r0, fp
 8007d0c:	f000 fb48 	bl	80083a0 <_Bfree>
 8007d10:	9b04      	ldr	r3, [sp, #16]
 8007d12:	4699      	mov	r9, r3
 8007d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d16:	1b1a      	subs	r2, r3, r4
 8007d18:	d004      	beq.n	8007d24 <_dtoa_r+0x78c>
 8007d1a:	4649      	mov	r1, r9
 8007d1c:	4658      	mov	r0, fp
 8007d1e:	f000 fcb3 	bl	8008688 <__pow5mult>
 8007d22:	4681      	mov	r9, r0
 8007d24:	2101      	movs	r1, #1
 8007d26:	4658      	mov	r0, fp
 8007d28:	f000 fbee 	bl	8008508 <__i2b>
 8007d2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d2e:	4604      	mov	r4, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 81cf 	beq.w	80080d4 <_dtoa_r+0xb3c>
 8007d36:	461a      	mov	r2, r3
 8007d38:	4601      	mov	r1, r0
 8007d3a:	4658      	mov	r0, fp
 8007d3c:	f000 fca4 	bl	8008688 <__pow5mult>
 8007d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	4604      	mov	r4, r0
 8007d46:	f300 8095 	bgt.w	8007e74 <_dtoa_r+0x8dc>
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f040 8087 	bne.w	8007e60 <_dtoa_r+0x8c8>
 8007d52:	9b03      	ldr	r3, [sp, #12]
 8007d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f040 8089 	bne.w	8007e70 <_dtoa_r+0x8d8>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d64:	0d1b      	lsrs	r3, r3, #20
 8007d66:	051b      	lsls	r3, r3, #20
 8007d68:	b12b      	cbz	r3, 8007d76 <_dtoa_r+0x7de>
 8007d6a:	9b08      	ldr	r3, [sp, #32]
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	9308      	str	r3, [sp, #32]
 8007d70:	f108 0801 	add.w	r8, r8, #1
 8007d74:	2301      	movs	r3, #1
 8007d76:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 81b0 	beq.w	80080e0 <_dtoa_r+0xb48>
 8007d80:	6923      	ldr	r3, [r4, #16]
 8007d82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d86:	6918      	ldr	r0, [r3, #16]
 8007d88:	f000 fb72 	bl	8008470 <__hi0bits>
 8007d8c:	f1c0 0020 	rsb	r0, r0, #32
 8007d90:	9b08      	ldr	r3, [sp, #32]
 8007d92:	4418      	add	r0, r3
 8007d94:	f010 001f 	ands.w	r0, r0, #31
 8007d98:	d077      	beq.n	8007e8a <_dtoa_r+0x8f2>
 8007d9a:	f1c0 0320 	rsb	r3, r0, #32
 8007d9e:	2b04      	cmp	r3, #4
 8007da0:	dd6b      	ble.n	8007e7a <_dtoa_r+0x8e2>
 8007da2:	9b08      	ldr	r3, [sp, #32]
 8007da4:	f1c0 001c 	rsb	r0, r0, #28
 8007da8:	4403      	add	r3, r0
 8007daa:	4480      	add	r8, r0
 8007dac:	4406      	add	r6, r0
 8007dae:	9308      	str	r3, [sp, #32]
 8007db0:	f1b8 0f00 	cmp.w	r8, #0
 8007db4:	dd05      	ble.n	8007dc2 <_dtoa_r+0x82a>
 8007db6:	4649      	mov	r1, r9
 8007db8:	4642      	mov	r2, r8
 8007dba:	4658      	mov	r0, fp
 8007dbc:	f000 fcbe 	bl	800873c <__lshift>
 8007dc0:	4681      	mov	r9, r0
 8007dc2:	9b08      	ldr	r3, [sp, #32]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	dd05      	ble.n	8007dd4 <_dtoa_r+0x83c>
 8007dc8:	4621      	mov	r1, r4
 8007dca:	461a      	mov	r2, r3
 8007dcc:	4658      	mov	r0, fp
 8007dce:	f000 fcb5 	bl	800873c <__lshift>
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d059      	beq.n	8007e8e <_dtoa_r+0x8f6>
 8007dda:	4621      	mov	r1, r4
 8007ddc:	4648      	mov	r0, r9
 8007dde:	f000 fd19 	bl	8008814 <__mcmp>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	da53      	bge.n	8007e8e <_dtoa_r+0x8f6>
 8007de6:	1e7b      	subs	r3, r7, #1
 8007de8:	9304      	str	r3, [sp, #16]
 8007dea:	4649      	mov	r1, r9
 8007dec:	2300      	movs	r3, #0
 8007dee:	220a      	movs	r2, #10
 8007df0:	4658      	mov	r0, fp
 8007df2:	f000 faf7 	bl	80083e4 <__multadd>
 8007df6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007df8:	4681      	mov	r9, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 8172 	beq.w	80080e4 <_dtoa_r+0xb4c>
 8007e00:	2300      	movs	r3, #0
 8007e02:	4629      	mov	r1, r5
 8007e04:	220a      	movs	r2, #10
 8007e06:	4658      	mov	r0, fp
 8007e08:	f000 faec 	bl	80083e4 <__multadd>
 8007e0c:	9b00      	ldr	r3, [sp, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	4605      	mov	r5, r0
 8007e12:	dc67      	bgt.n	8007ee4 <_dtoa_r+0x94c>
 8007e14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	dc41      	bgt.n	8007e9e <_dtoa_r+0x906>
 8007e1a:	e063      	b.n	8007ee4 <_dtoa_r+0x94c>
 8007e1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007e1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e22:	e746      	b.n	8007cb2 <_dtoa_r+0x71a>
 8007e24:	9b07      	ldr	r3, [sp, #28]
 8007e26:	1e5c      	subs	r4, r3, #1
 8007e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e2a:	42a3      	cmp	r3, r4
 8007e2c:	bfbf      	itttt	lt
 8007e2e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007e30:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007e32:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007e34:	1ae3      	sublt	r3, r4, r3
 8007e36:	bfb4      	ite	lt
 8007e38:	18d2      	addlt	r2, r2, r3
 8007e3a:	1b1c      	subge	r4, r3, r4
 8007e3c:	9b07      	ldr	r3, [sp, #28]
 8007e3e:	bfbc      	itt	lt
 8007e40:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007e42:	2400      	movlt	r4, #0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	bfb5      	itete	lt
 8007e48:	eba8 0603 	sublt.w	r6, r8, r3
 8007e4c:	9b07      	ldrge	r3, [sp, #28]
 8007e4e:	2300      	movlt	r3, #0
 8007e50:	4646      	movge	r6, r8
 8007e52:	e730      	b.n	8007cb6 <_dtoa_r+0x71e>
 8007e54:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007e58:	4646      	mov	r6, r8
 8007e5a:	e735      	b.n	8007cc8 <_dtoa_r+0x730>
 8007e5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e5e:	e75c      	b.n	8007d1a <_dtoa_r+0x782>
 8007e60:	2300      	movs	r3, #0
 8007e62:	e788      	b.n	8007d76 <_dtoa_r+0x7de>
 8007e64:	3fe00000 	.word	0x3fe00000
 8007e68:	40240000 	.word	0x40240000
 8007e6c:	40140000 	.word	0x40140000
 8007e70:	9b02      	ldr	r3, [sp, #8]
 8007e72:	e780      	b.n	8007d76 <_dtoa_r+0x7de>
 8007e74:	2300      	movs	r3, #0
 8007e76:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e78:	e782      	b.n	8007d80 <_dtoa_r+0x7e8>
 8007e7a:	d099      	beq.n	8007db0 <_dtoa_r+0x818>
 8007e7c:	9a08      	ldr	r2, [sp, #32]
 8007e7e:	331c      	adds	r3, #28
 8007e80:	441a      	add	r2, r3
 8007e82:	4498      	add	r8, r3
 8007e84:	441e      	add	r6, r3
 8007e86:	9208      	str	r2, [sp, #32]
 8007e88:	e792      	b.n	8007db0 <_dtoa_r+0x818>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	e7f6      	b.n	8007e7c <_dtoa_r+0x8e4>
 8007e8e:	9b07      	ldr	r3, [sp, #28]
 8007e90:	9704      	str	r7, [sp, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	dc20      	bgt.n	8007ed8 <_dtoa_r+0x940>
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	dd1e      	ble.n	8007edc <_dtoa_r+0x944>
 8007e9e:	9b00      	ldr	r3, [sp, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f47f aec0 	bne.w	8007c26 <_dtoa_r+0x68e>
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	2205      	movs	r2, #5
 8007eaa:	4658      	mov	r0, fp
 8007eac:	f000 fa9a 	bl	80083e4 <__multadd>
 8007eb0:	4601      	mov	r1, r0
 8007eb2:	4604      	mov	r4, r0
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	f000 fcad 	bl	8008814 <__mcmp>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	f77f aeb3 	ble.w	8007c26 <_dtoa_r+0x68e>
 8007ec0:	4656      	mov	r6, sl
 8007ec2:	2331      	movs	r3, #49	@ 0x31
 8007ec4:	f806 3b01 	strb.w	r3, [r6], #1
 8007ec8:	9b04      	ldr	r3, [sp, #16]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	9304      	str	r3, [sp, #16]
 8007ece:	e6ae      	b.n	8007c2e <_dtoa_r+0x696>
 8007ed0:	9c07      	ldr	r4, [sp, #28]
 8007ed2:	9704      	str	r7, [sp, #16]
 8007ed4:	4625      	mov	r5, r4
 8007ed6:	e7f3      	b.n	8007ec0 <_dtoa_r+0x928>
 8007ed8:	9b07      	ldr	r3, [sp, #28]
 8007eda:	9300      	str	r3, [sp, #0]
 8007edc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f000 8104 	beq.w	80080ec <_dtoa_r+0xb54>
 8007ee4:	2e00      	cmp	r6, #0
 8007ee6:	dd05      	ble.n	8007ef4 <_dtoa_r+0x95c>
 8007ee8:	4629      	mov	r1, r5
 8007eea:	4632      	mov	r2, r6
 8007eec:	4658      	mov	r0, fp
 8007eee:	f000 fc25 	bl	800873c <__lshift>
 8007ef2:	4605      	mov	r5, r0
 8007ef4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d05a      	beq.n	8007fb0 <_dtoa_r+0xa18>
 8007efa:	6869      	ldr	r1, [r5, #4]
 8007efc:	4658      	mov	r0, fp
 8007efe:	f000 fa0f 	bl	8008320 <_Balloc>
 8007f02:	4606      	mov	r6, r0
 8007f04:	b928      	cbnz	r0, 8007f12 <_dtoa_r+0x97a>
 8007f06:	4b84      	ldr	r3, [pc, #528]	@ (8008118 <_dtoa_r+0xb80>)
 8007f08:	4602      	mov	r2, r0
 8007f0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f0e:	f7ff bb5a 	b.w	80075c6 <_dtoa_r+0x2e>
 8007f12:	692a      	ldr	r2, [r5, #16]
 8007f14:	3202      	adds	r2, #2
 8007f16:	0092      	lsls	r2, r2, #2
 8007f18:	f105 010c 	add.w	r1, r5, #12
 8007f1c:	300c      	adds	r0, #12
 8007f1e:	f000 ffaf 	bl	8008e80 <memcpy>
 8007f22:	2201      	movs	r2, #1
 8007f24:	4631      	mov	r1, r6
 8007f26:	4658      	mov	r0, fp
 8007f28:	f000 fc08 	bl	800873c <__lshift>
 8007f2c:	f10a 0301 	add.w	r3, sl, #1
 8007f30:	9307      	str	r3, [sp, #28]
 8007f32:	9b00      	ldr	r3, [sp, #0]
 8007f34:	4453      	add	r3, sl
 8007f36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f38:	9b02      	ldr	r3, [sp, #8]
 8007f3a:	f003 0301 	and.w	r3, r3, #1
 8007f3e:	462f      	mov	r7, r5
 8007f40:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f42:	4605      	mov	r5, r0
 8007f44:	9b07      	ldr	r3, [sp, #28]
 8007f46:	4621      	mov	r1, r4
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	4648      	mov	r0, r9
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	f7ff fa9a 	bl	8007486 <quorem>
 8007f52:	4639      	mov	r1, r7
 8007f54:	9002      	str	r0, [sp, #8]
 8007f56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007f5a:	4648      	mov	r0, r9
 8007f5c:	f000 fc5a 	bl	8008814 <__mcmp>
 8007f60:	462a      	mov	r2, r5
 8007f62:	9008      	str	r0, [sp, #32]
 8007f64:	4621      	mov	r1, r4
 8007f66:	4658      	mov	r0, fp
 8007f68:	f000 fc70 	bl	800884c <__mdiff>
 8007f6c:	68c2      	ldr	r2, [r0, #12]
 8007f6e:	4606      	mov	r6, r0
 8007f70:	bb02      	cbnz	r2, 8007fb4 <_dtoa_r+0xa1c>
 8007f72:	4601      	mov	r1, r0
 8007f74:	4648      	mov	r0, r9
 8007f76:	f000 fc4d 	bl	8008814 <__mcmp>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	4631      	mov	r1, r6
 8007f7e:	4658      	mov	r0, fp
 8007f80:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f82:	f000 fa0d 	bl	80083a0 <_Bfree>
 8007f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f8a:	9e07      	ldr	r6, [sp, #28]
 8007f8c:	ea43 0102 	orr.w	r1, r3, r2
 8007f90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f92:	4319      	orrs	r1, r3
 8007f94:	d110      	bne.n	8007fb8 <_dtoa_r+0xa20>
 8007f96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f9a:	d029      	beq.n	8007ff0 <_dtoa_r+0xa58>
 8007f9c:	9b08      	ldr	r3, [sp, #32]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	dd02      	ble.n	8007fa8 <_dtoa_r+0xa10>
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007fa8:	9b00      	ldr	r3, [sp, #0]
 8007faa:	f883 8000 	strb.w	r8, [r3]
 8007fae:	e63f      	b.n	8007c30 <_dtoa_r+0x698>
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	e7bb      	b.n	8007f2c <_dtoa_r+0x994>
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	e7e1      	b.n	8007f7c <_dtoa_r+0x9e4>
 8007fb8:	9b08      	ldr	r3, [sp, #32]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	db04      	blt.n	8007fc8 <_dtoa_r+0xa30>
 8007fbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007fc0:	430b      	orrs	r3, r1
 8007fc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007fc4:	430b      	orrs	r3, r1
 8007fc6:	d120      	bne.n	800800a <_dtoa_r+0xa72>
 8007fc8:	2a00      	cmp	r2, #0
 8007fca:	dded      	ble.n	8007fa8 <_dtoa_r+0xa10>
 8007fcc:	4649      	mov	r1, r9
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4658      	mov	r0, fp
 8007fd2:	f000 fbb3 	bl	800873c <__lshift>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4681      	mov	r9, r0
 8007fda:	f000 fc1b 	bl	8008814 <__mcmp>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	dc03      	bgt.n	8007fea <_dtoa_r+0xa52>
 8007fe2:	d1e1      	bne.n	8007fa8 <_dtoa_r+0xa10>
 8007fe4:	f018 0f01 	tst.w	r8, #1
 8007fe8:	d0de      	beq.n	8007fa8 <_dtoa_r+0xa10>
 8007fea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007fee:	d1d8      	bne.n	8007fa2 <_dtoa_r+0xa0a>
 8007ff0:	9a00      	ldr	r2, [sp, #0]
 8007ff2:	2339      	movs	r3, #57	@ 0x39
 8007ff4:	7013      	strb	r3, [r2, #0]
 8007ff6:	4633      	mov	r3, r6
 8007ff8:	461e      	mov	r6, r3
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008000:	2a39      	cmp	r2, #57	@ 0x39
 8008002:	d052      	beq.n	80080aa <_dtoa_r+0xb12>
 8008004:	3201      	adds	r2, #1
 8008006:	701a      	strb	r2, [r3, #0]
 8008008:	e612      	b.n	8007c30 <_dtoa_r+0x698>
 800800a:	2a00      	cmp	r2, #0
 800800c:	dd07      	ble.n	800801e <_dtoa_r+0xa86>
 800800e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008012:	d0ed      	beq.n	8007ff0 <_dtoa_r+0xa58>
 8008014:	9a00      	ldr	r2, [sp, #0]
 8008016:	f108 0301 	add.w	r3, r8, #1
 800801a:	7013      	strb	r3, [r2, #0]
 800801c:	e608      	b.n	8007c30 <_dtoa_r+0x698>
 800801e:	9b07      	ldr	r3, [sp, #28]
 8008020:	9a07      	ldr	r2, [sp, #28]
 8008022:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008028:	4293      	cmp	r3, r2
 800802a:	d028      	beq.n	800807e <_dtoa_r+0xae6>
 800802c:	4649      	mov	r1, r9
 800802e:	2300      	movs	r3, #0
 8008030:	220a      	movs	r2, #10
 8008032:	4658      	mov	r0, fp
 8008034:	f000 f9d6 	bl	80083e4 <__multadd>
 8008038:	42af      	cmp	r7, r5
 800803a:	4681      	mov	r9, r0
 800803c:	f04f 0300 	mov.w	r3, #0
 8008040:	f04f 020a 	mov.w	r2, #10
 8008044:	4639      	mov	r1, r7
 8008046:	4658      	mov	r0, fp
 8008048:	d107      	bne.n	800805a <_dtoa_r+0xac2>
 800804a:	f000 f9cb 	bl	80083e4 <__multadd>
 800804e:	4607      	mov	r7, r0
 8008050:	4605      	mov	r5, r0
 8008052:	9b07      	ldr	r3, [sp, #28]
 8008054:	3301      	adds	r3, #1
 8008056:	9307      	str	r3, [sp, #28]
 8008058:	e774      	b.n	8007f44 <_dtoa_r+0x9ac>
 800805a:	f000 f9c3 	bl	80083e4 <__multadd>
 800805e:	4629      	mov	r1, r5
 8008060:	4607      	mov	r7, r0
 8008062:	2300      	movs	r3, #0
 8008064:	220a      	movs	r2, #10
 8008066:	4658      	mov	r0, fp
 8008068:	f000 f9bc 	bl	80083e4 <__multadd>
 800806c:	4605      	mov	r5, r0
 800806e:	e7f0      	b.n	8008052 <_dtoa_r+0xaba>
 8008070:	9b00      	ldr	r3, [sp, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	bfcc      	ite	gt
 8008076:	461e      	movgt	r6, r3
 8008078:	2601      	movle	r6, #1
 800807a:	4456      	add	r6, sl
 800807c:	2700      	movs	r7, #0
 800807e:	4649      	mov	r1, r9
 8008080:	2201      	movs	r2, #1
 8008082:	4658      	mov	r0, fp
 8008084:	f000 fb5a 	bl	800873c <__lshift>
 8008088:	4621      	mov	r1, r4
 800808a:	4681      	mov	r9, r0
 800808c:	f000 fbc2 	bl	8008814 <__mcmp>
 8008090:	2800      	cmp	r0, #0
 8008092:	dcb0      	bgt.n	8007ff6 <_dtoa_r+0xa5e>
 8008094:	d102      	bne.n	800809c <_dtoa_r+0xb04>
 8008096:	f018 0f01 	tst.w	r8, #1
 800809a:	d1ac      	bne.n	8007ff6 <_dtoa_r+0xa5e>
 800809c:	4633      	mov	r3, r6
 800809e:	461e      	mov	r6, r3
 80080a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080a4:	2a30      	cmp	r2, #48	@ 0x30
 80080a6:	d0fa      	beq.n	800809e <_dtoa_r+0xb06>
 80080a8:	e5c2      	b.n	8007c30 <_dtoa_r+0x698>
 80080aa:	459a      	cmp	sl, r3
 80080ac:	d1a4      	bne.n	8007ff8 <_dtoa_r+0xa60>
 80080ae:	9b04      	ldr	r3, [sp, #16]
 80080b0:	3301      	adds	r3, #1
 80080b2:	9304      	str	r3, [sp, #16]
 80080b4:	2331      	movs	r3, #49	@ 0x31
 80080b6:	f88a 3000 	strb.w	r3, [sl]
 80080ba:	e5b9      	b.n	8007c30 <_dtoa_r+0x698>
 80080bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80080be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800811c <_dtoa_r+0xb84>
 80080c2:	b11b      	cbz	r3, 80080cc <_dtoa_r+0xb34>
 80080c4:	f10a 0308 	add.w	r3, sl, #8
 80080c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80080ca:	6013      	str	r3, [r2, #0]
 80080cc:	4650      	mov	r0, sl
 80080ce:	b019      	add	sp, #100	@ 0x64
 80080d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	f77f ae37 	ble.w	8007d4a <_dtoa_r+0x7b2>
 80080dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080de:	930a      	str	r3, [sp, #40]	@ 0x28
 80080e0:	2001      	movs	r0, #1
 80080e2:	e655      	b.n	8007d90 <_dtoa_r+0x7f8>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f77f aed6 	ble.w	8007e98 <_dtoa_r+0x900>
 80080ec:	4656      	mov	r6, sl
 80080ee:	4621      	mov	r1, r4
 80080f0:	4648      	mov	r0, r9
 80080f2:	f7ff f9c8 	bl	8007486 <quorem>
 80080f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80080fa:	f806 8b01 	strb.w	r8, [r6], #1
 80080fe:	9b00      	ldr	r3, [sp, #0]
 8008100:	eba6 020a 	sub.w	r2, r6, sl
 8008104:	4293      	cmp	r3, r2
 8008106:	ddb3      	ble.n	8008070 <_dtoa_r+0xad8>
 8008108:	4649      	mov	r1, r9
 800810a:	2300      	movs	r3, #0
 800810c:	220a      	movs	r2, #10
 800810e:	4658      	mov	r0, fp
 8008110:	f000 f968 	bl	80083e4 <__multadd>
 8008114:	4681      	mov	r9, r0
 8008116:	e7ea      	b.n	80080ee <_dtoa_r+0xb56>
 8008118:	080096e4 	.word	0x080096e4
 800811c:	08009668 	.word	0x08009668

08008120 <_free_r>:
 8008120:	b538      	push	{r3, r4, r5, lr}
 8008122:	4605      	mov	r5, r0
 8008124:	2900      	cmp	r1, #0
 8008126:	d041      	beq.n	80081ac <_free_r+0x8c>
 8008128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800812c:	1f0c      	subs	r4, r1, #4
 800812e:	2b00      	cmp	r3, #0
 8008130:	bfb8      	it	lt
 8008132:	18e4      	addlt	r4, r4, r3
 8008134:	f000 f8e8 	bl	8008308 <__malloc_lock>
 8008138:	4a1d      	ldr	r2, [pc, #116]	@ (80081b0 <_free_r+0x90>)
 800813a:	6813      	ldr	r3, [r2, #0]
 800813c:	b933      	cbnz	r3, 800814c <_free_r+0x2c>
 800813e:	6063      	str	r3, [r4, #4]
 8008140:	6014      	str	r4, [r2, #0]
 8008142:	4628      	mov	r0, r5
 8008144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008148:	f000 b8e4 	b.w	8008314 <__malloc_unlock>
 800814c:	42a3      	cmp	r3, r4
 800814e:	d908      	bls.n	8008162 <_free_r+0x42>
 8008150:	6820      	ldr	r0, [r4, #0]
 8008152:	1821      	adds	r1, r4, r0
 8008154:	428b      	cmp	r3, r1
 8008156:	bf01      	itttt	eq
 8008158:	6819      	ldreq	r1, [r3, #0]
 800815a:	685b      	ldreq	r3, [r3, #4]
 800815c:	1809      	addeq	r1, r1, r0
 800815e:	6021      	streq	r1, [r4, #0]
 8008160:	e7ed      	b.n	800813e <_free_r+0x1e>
 8008162:	461a      	mov	r2, r3
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	b10b      	cbz	r3, 800816c <_free_r+0x4c>
 8008168:	42a3      	cmp	r3, r4
 800816a:	d9fa      	bls.n	8008162 <_free_r+0x42>
 800816c:	6811      	ldr	r1, [r2, #0]
 800816e:	1850      	adds	r0, r2, r1
 8008170:	42a0      	cmp	r0, r4
 8008172:	d10b      	bne.n	800818c <_free_r+0x6c>
 8008174:	6820      	ldr	r0, [r4, #0]
 8008176:	4401      	add	r1, r0
 8008178:	1850      	adds	r0, r2, r1
 800817a:	4283      	cmp	r3, r0
 800817c:	6011      	str	r1, [r2, #0]
 800817e:	d1e0      	bne.n	8008142 <_free_r+0x22>
 8008180:	6818      	ldr	r0, [r3, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	6053      	str	r3, [r2, #4]
 8008186:	4408      	add	r0, r1
 8008188:	6010      	str	r0, [r2, #0]
 800818a:	e7da      	b.n	8008142 <_free_r+0x22>
 800818c:	d902      	bls.n	8008194 <_free_r+0x74>
 800818e:	230c      	movs	r3, #12
 8008190:	602b      	str	r3, [r5, #0]
 8008192:	e7d6      	b.n	8008142 <_free_r+0x22>
 8008194:	6820      	ldr	r0, [r4, #0]
 8008196:	1821      	adds	r1, r4, r0
 8008198:	428b      	cmp	r3, r1
 800819a:	bf04      	itt	eq
 800819c:	6819      	ldreq	r1, [r3, #0]
 800819e:	685b      	ldreq	r3, [r3, #4]
 80081a0:	6063      	str	r3, [r4, #4]
 80081a2:	bf04      	itt	eq
 80081a4:	1809      	addeq	r1, r1, r0
 80081a6:	6021      	streq	r1, [r4, #0]
 80081a8:	6054      	str	r4, [r2, #4]
 80081aa:	e7ca      	b.n	8008142 <_free_r+0x22>
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	bf00      	nop
 80081b0:	200005b8 	.word	0x200005b8

080081b4 <malloc>:
 80081b4:	4b02      	ldr	r3, [pc, #8]	@ (80081c0 <malloc+0xc>)
 80081b6:	4601      	mov	r1, r0
 80081b8:	6818      	ldr	r0, [r3, #0]
 80081ba:	f000 b825 	b.w	8008208 <_malloc_r>
 80081be:	bf00      	nop
 80081c0:	20000018 	.word	0x20000018

080081c4 <sbrk_aligned>:
 80081c4:	b570      	push	{r4, r5, r6, lr}
 80081c6:	4e0f      	ldr	r6, [pc, #60]	@ (8008204 <sbrk_aligned+0x40>)
 80081c8:	460c      	mov	r4, r1
 80081ca:	6831      	ldr	r1, [r6, #0]
 80081cc:	4605      	mov	r5, r0
 80081ce:	b911      	cbnz	r1, 80081d6 <sbrk_aligned+0x12>
 80081d0:	f000 fe46 	bl	8008e60 <_sbrk_r>
 80081d4:	6030      	str	r0, [r6, #0]
 80081d6:	4621      	mov	r1, r4
 80081d8:	4628      	mov	r0, r5
 80081da:	f000 fe41 	bl	8008e60 <_sbrk_r>
 80081de:	1c43      	adds	r3, r0, #1
 80081e0:	d103      	bne.n	80081ea <sbrk_aligned+0x26>
 80081e2:	f04f 34ff 	mov.w	r4, #4294967295
 80081e6:	4620      	mov	r0, r4
 80081e8:	bd70      	pop	{r4, r5, r6, pc}
 80081ea:	1cc4      	adds	r4, r0, #3
 80081ec:	f024 0403 	bic.w	r4, r4, #3
 80081f0:	42a0      	cmp	r0, r4
 80081f2:	d0f8      	beq.n	80081e6 <sbrk_aligned+0x22>
 80081f4:	1a21      	subs	r1, r4, r0
 80081f6:	4628      	mov	r0, r5
 80081f8:	f000 fe32 	bl	8008e60 <_sbrk_r>
 80081fc:	3001      	adds	r0, #1
 80081fe:	d1f2      	bne.n	80081e6 <sbrk_aligned+0x22>
 8008200:	e7ef      	b.n	80081e2 <sbrk_aligned+0x1e>
 8008202:	bf00      	nop
 8008204:	200005b4 	.word	0x200005b4

08008208 <_malloc_r>:
 8008208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800820c:	1ccd      	adds	r5, r1, #3
 800820e:	f025 0503 	bic.w	r5, r5, #3
 8008212:	3508      	adds	r5, #8
 8008214:	2d0c      	cmp	r5, #12
 8008216:	bf38      	it	cc
 8008218:	250c      	movcc	r5, #12
 800821a:	2d00      	cmp	r5, #0
 800821c:	4606      	mov	r6, r0
 800821e:	db01      	blt.n	8008224 <_malloc_r+0x1c>
 8008220:	42a9      	cmp	r1, r5
 8008222:	d904      	bls.n	800822e <_malloc_r+0x26>
 8008224:	230c      	movs	r3, #12
 8008226:	6033      	str	r3, [r6, #0]
 8008228:	2000      	movs	r0, #0
 800822a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800822e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008304 <_malloc_r+0xfc>
 8008232:	f000 f869 	bl	8008308 <__malloc_lock>
 8008236:	f8d8 3000 	ldr.w	r3, [r8]
 800823a:	461c      	mov	r4, r3
 800823c:	bb44      	cbnz	r4, 8008290 <_malloc_r+0x88>
 800823e:	4629      	mov	r1, r5
 8008240:	4630      	mov	r0, r6
 8008242:	f7ff ffbf 	bl	80081c4 <sbrk_aligned>
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	4604      	mov	r4, r0
 800824a:	d158      	bne.n	80082fe <_malloc_r+0xf6>
 800824c:	f8d8 4000 	ldr.w	r4, [r8]
 8008250:	4627      	mov	r7, r4
 8008252:	2f00      	cmp	r7, #0
 8008254:	d143      	bne.n	80082de <_malloc_r+0xd6>
 8008256:	2c00      	cmp	r4, #0
 8008258:	d04b      	beq.n	80082f2 <_malloc_r+0xea>
 800825a:	6823      	ldr	r3, [r4, #0]
 800825c:	4639      	mov	r1, r7
 800825e:	4630      	mov	r0, r6
 8008260:	eb04 0903 	add.w	r9, r4, r3
 8008264:	f000 fdfc 	bl	8008e60 <_sbrk_r>
 8008268:	4581      	cmp	r9, r0
 800826a:	d142      	bne.n	80082f2 <_malloc_r+0xea>
 800826c:	6821      	ldr	r1, [r4, #0]
 800826e:	1a6d      	subs	r5, r5, r1
 8008270:	4629      	mov	r1, r5
 8008272:	4630      	mov	r0, r6
 8008274:	f7ff ffa6 	bl	80081c4 <sbrk_aligned>
 8008278:	3001      	adds	r0, #1
 800827a:	d03a      	beq.n	80082f2 <_malloc_r+0xea>
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	442b      	add	r3, r5
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	f8d8 3000 	ldr.w	r3, [r8]
 8008286:	685a      	ldr	r2, [r3, #4]
 8008288:	bb62      	cbnz	r2, 80082e4 <_malloc_r+0xdc>
 800828a:	f8c8 7000 	str.w	r7, [r8]
 800828e:	e00f      	b.n	80082b0 <_malloc_r+0xa8>
 8008290:	6822      	ldr	r2, [r4, #0]
 8008292:	1b52      	subs	r2, r2, r5
 8008294:	d420      	bmi.n	80082d8 <_malloc_r+0xd0>
 8008296:	2a0b      	cmp	r2, #11
 8008298:	d917      	bls.n	80082ca <_malloc_r+0xc2>
 800829a:	1961      	adds	r1, r4, r5
 800829c:	42a3      	cmp	r3, r4
 800829e:	6025      	str	r5, [r4, #0]
 80082a0:	bf18      	it	ne
 80082a2:	6059      	strne	r1, [r3, #4]
 80082a4:	6863      	ldr	r3, [r4, #4]
 80082a6:	bf08      	it	eq
 80082a8:	f8c8 1000 	streq.w	r1, [r8]
 80082ac:	5162      	str	r2, [r4, r5]
 80082ae:	604b      	str	r3, [r1, #4]
 80082b0:	4630      	mov	r0, r6
 80082b2:	f000 f82f 	bl	8008314 <__malloc_unlock>
 80082b6:	f104 000b 	add.w	r0, r4, #11
 80082ba:	1d23      	adds	r3, r4, #4
 80082bc:	f020 0007 	bic.w	r0, r0, #7
 80082c0:	1ac2      	subs	r2, r0, r3
 80082c2:	bf1c      	itt	ne
 80082c4:	1a1b      	subne	r3, r3, r0
 80082c6:	50a3      	strne	r3, [r4, r2]
 80082c8:	e7af      	b.n	800822a <_malloc_r+0x22>
 80082ca:	6862      	ldr	r2, [r4, #4]
 80082cc:	42a3      	cmp	r3, r4
 80082ce:	bf0c      	ite	eq
 80082d0:	f8c8 2000 	streq.w	r2, [r8]
 80082d4:	605a      	strne	r2, [r3, #4]
 80082d6:	e7eb      	b.n	80082b0 <_malloc_r+0xa8>
 80082d8:	4623      	mov	r3, r4
 80082da:	6864      	ldr	r4, [r4, #4]
 80082dc:	e7ae      	b.n	800823c <_malloc_r+0x34>
 80082de:	463c      	mov	r4, r7
 80082e0:	687f      	ldr	r7, [r7, #4]
 80082e2:	e7b6      	b.n	8008252 <_malloc_r+0x4a>
 80082e4:	461a      	mov	r2, r3
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	d1fb      	bne.n	80082e4 <_malloc_r+0xdc>
 80082ec:	2300      	movs	r3, #0
 80082ee:	6053      	str	r3, [r2, #4]
 80082f0:	e7de      	b.n	80082b0 <_malloc_r+0xa8>
 80082f2:	230c      	movs	r3, #12
 80082f4:	6033      	str	r3, [r6, #0]
 80082f6:	4630      	mov	r0, r6
 80082f8:	f000 f80c 	bl	8008314 <__malloc_unlock>
 80082fc:	e794      	b.n	8008228 <_malloc_r+0x20>
 80082fe:	6005      	str	r5, [r0, #0]
 8008300:	e7d6      	b.n	80082b0 <_malloc_r+0xa8>
 8008302:	bf00      	nop
 8008304:	200005b8 	.word	0x200005b8

08008308 <__malloc_lock>:
 8008308:	4801      	ldr	r0, [pc, #4]	@ (8008310 <__malloc_lock+0x8>)
 800830a:	f7ff b8ba 	b.w	8007482 <__retarget_lock_acquire_recursive>
 800830e:	bf00      	nop
 8008310:	200005b0 	.word	0x200005b0

08008314 <__malloc_unlock>:
 8008314:	4801      	ldr	r0, [pc, #4]	@ (800831c <__malloc_unlock+0x8>)
 8008316:	f7ff b8b5 	b.w	8007484 <__retarget_lock_release_recursive>
 800831a:	bf00      	nop
 800831c:	200005b0 	.word	0x200005b0

08008320 <_Balloc>:
 8008320:	b570      	push	{r4, r5, r6, lr}
 8008322:	69c6      	ldr	r6, [r0, #28]
 8008324:	4604      	mov	r4, r0
 8008326:	460d      	mov	r5, r1
 8008328:	b976      	cbnz	r6, 8008348 <_Balloc+0x28>
 800832a:	2010      	movs	r0, #16
 800832c:	f7ff ff42 	bl	80081b4 <malloc>
 8008330:	4602      	mov	r2, r0
 8008332:	61e0      	str	r0, [r4, #28]
 8008334:	b920      	cbnz	r0, 8008340 <_Balloc+0x20>
 8008336:	4b18      	ldr	r3, [pc, #96]	@ (8008398 <_Balloc+0x78>)
 8008338:	4818      	ldr	r0, [pc, #96]	@ (800839c <_Balloc+0x7c>)
 800833a:	216b      	movs	r1, #107	@ 0x6b
 800833c:	f000 fdae 	bl	8008e9c <__assert_func>
 8008340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008344:	6006      	str	r6, [r0, #0]
 8008346:	60c6      	str	r6, [r0, #12]
 8008348:	69e6      	ldr	r6, [r4, #28]
 800834a:	68f3      	ldr	r3, [r6, #12]
 800834c:	b183      	cbz	r3, 8008370 <_Balloc+0x50>
 800834e:	69e3      	ldr	r3, [r4, #28]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008356:	b9b8      	cbnz	r0, 8008388 <_Balloc+0x68>
 8008358:	2101      	movs	r1, #1
 800835a:	fa01 f605 	lsl.w	r6, r1, r5
 800835e:	1d72      	adds	r2, r6, #5
 8008360:	0092      	lsls	r2, r2, #2
 8008362:	4620      	mov	r0, r4
 8008364:	f000 fdb8 	bl	8008ed8 <_calloc_r>
 8008368:	b160      	cbz	r0, 8008384 <_Balloc+0x64>
 800836a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800836e:	e00e      	b.n	800838e <_Balloc+0x6e>
 8008370:	2221      	movs	r2, #33	@ 0x21
 8008372:	2104      	movs	r1, #4
 8008374:	4620      	mov	r0, r4
 8008376:	f000 fdaf 	bl	8008ed8 <_calloc_r>
 800837a:	69e3      	ldr	r3, [r4, #28]
 800837c:	60f0      	str	r0, [r6, #12]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1e4      	bne.n	800834e <_Balloc+0x2e>
 8008384:	2000      	movs	r0, #0
 8008386:	bd70      	pop	{r4, r5, r6, pc}
 8008388:	6802      	ldr	r2, [r0, #0]
 800838a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800838e:	2300      	movs	r3, #0
 8008390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008394:	e7f7      	b.n	8008386 <_Balloc+0x66>
 8008396:	bf00      	nop
 8008398:	08009675 	.word	0x08009675
 800839c:	080096f5 	.word	0x080096f5

080083a0 <_Bfree>:
 80083a0:	b570      	push	{r4, r5, r6, lr}
 80083a2:	69c6      	ldr	r6, [r0, #28]
 80083a4:	4605      	mov	r5, r0
 80083a6:	460c      	mov	r4, r1
 80083a8:	b976      	cbnz	r6, 80083c8 <_Bfree+0x28>
 80083aa:	2010      	movs	r0, #16
 80083ac:	f7ff ff02 	bl	80081b4 <malloc>
 80083b0:	4602      	mov	r2, r0
 80083b2:	61e8      	str	r0, [r5, #28]
 80083b4:	b920      	cbnz	r0, 80083c0 <_Bfree+0x20>
 80083b6:	4b09      	ldr	r3, [pc, #36]	@ (80083dc <_Bfree+0x3c>)
 80083b8:	4809      	ldr	r0, [pc, #36]	@ (80083e0 <_Bfree+0x40>)
 80083ba:	218f      	movs	r1, #143	@ 0x8f
 80083bc:	f000 fd6e 	bl	8008e9c <__assert_func>
 80083c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083c4:	6006      	str	r6, [r0, #0]
 80083c6:	60c6      	str	r6, [r0, #12]
 80083c8:	b13c      	cbz	r4, 80083da <_Bfree+0x3a>
 80083ca:	69eb      	ldr	r3, [r5, #28]
 80083cc:	6862      	ldr	r2, [r4, #4]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083d4:	6021      	str	r1, [r4, #0]
 80083d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083da:	bd70      	pop	{r4, r5, r6, pc}
 80083dc:	08009675 	.word	0x08009675
 80083e0:	080096f5 	.word	0x080096f5

080083e4 <__multadd>:
 80083e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e8:	690d      	ldr	r5, [r1, #16]
 80083ea:	4607      	mov	r7, r0
 80083ec:	460c      	mov	r4, r1
 80083ee:	461e      	mov	r6, r3
 80083f0:	f101 0c14 	add.w	ip, r1, #20
 80083f4:	2000      	movs	r0, #0
 80083f6:	f8dc 3000 	ldr.w	r3, [ip]
 80083fa:	b299      	uxth	r1, r3
 80083fc:	fb02 6101 	mla	r1, r2, r1, r6
 8008400:	0c1e      	lsrs	r6, r3, #16
 8008402:	0c0b      	lsrs	r3, r1, #16
 8008404:	fb02 3306 	mla	r3, r2, r6, r3
 8008408:	b289      	uxth	r1, r1
 800840a:	3001      	adds	r0, #1
 800840c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008410:	4285      	cmp	r5, r0
 8008412:	f84c 1b04 	str.w	r1, [ip], #4
 8008416:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800841a:	dcec      	bgt.n	80083f6 <__multadd+0x12>
 800841c:	b30e      	cbz	r6, 8008462 <__multadd+0x7e>
 800841e:	68a3      	ldr	r3, [r4, #8]
 8008420:	42ab      	cmp	r3, r5
 8008422:	dc19      	bgt.n	8008458 <__multadd+0x74>
 8008424:	6861      	ldr	r1, [r4, #4]
 8008426:	4638      	mov	r0, r7
 8008428:	3101      	adds	r1, #1
 800842a:	f7ff ff79 	bl	8008320 <_Balloc>
 800842e:	4680      	mov	r8, r0
 8008430:	b928      	cbnz	r0, 800843e <__multadd+0x5a>
 8008432:	4602      	mov	r2, r0
 8008434:	4b0c      	ldr	r3, [pc, #48]	@ (8008468 <__multadd+0x84>)
 8008436:	480d      	ldr	r0, [pc, #52]	@ (800846c <__multadd+0x88>)
 8008438:	21ba      	movs	r1, #186	@ 0xba
 800843a:	f000 fd2f 	bl	8008e9c <__assert_func>
 800843e:	6922      	ldr	r2, [r4, #16]
 8008440:	3202      	adds	r2, #2
 8008442:	f104 010c 	add.w	r1, r4, #12
 8008446:	0092      	lsls	r2, r2, #2
 8008448:	300c      	adds	r0, #12
 800844a:	f000 fd19 	bl	8008e80 <memcpy>
 800844e:	4621      	mov	r1, r4
 8008450:	4638      	mov	r0, r7
 8008452:	f7ff ffa5 	bl	80083a0 <_Bfree>
 8008456:	4644      	mov	r4, r8
 8008458:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800845c:	3501      	adds	r5, #1
 800845e:	615e      	str	r6, [r3, #20]
 8008460:	6125      	str	r5, [r4, #16]
 8008462:	4620      	mov	r0, r4
 8008464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008468:	080096e4 	.word	0x080096e4
 800846c:	080096f5 	.word	0x080096f5

08008470 <__hi0bits>:
 8008470:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008474:	4603      	mov	r3, r0
 8008476:	bf36      	itet	cc
 8008478:	0403      	lslcc	r3, r0, #16
 800847a:	2000      	movcs	r0, #0
 800847c:	2010      	movcc	r0, #16
 800847e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008482:	bf3c      	itt	cc
 8008484:	021b      	lslcc	r3, r3, #8
 8008486:	3008      	addcc	r0, #8
 8008488:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800848c:	bf3c      	itt	cc
 800848e:	011b      	lslcc	r3, r3, #4
 8008490:	3004      	addcc	r0, #4
 8008492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008496:	bf3c      	itt	cc
 8008498:	009b      	lslcc	r3, r3, #2
 800849a:	3002      	addcc	r0, #2
 800849c:	2b00      	cmp	r3, #0
 800849e:	db05      	blt.n	80084ac <__hi0bits+0x3c>
 80084a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80084a4:	f100 0001 	add.w	r0, r0, #1
 80084a8:	bf08      	it	eq
 80084aa:	2020      	moveq	r0, #32
 80084ac:	4770      	bx	lr

080084ae <__lo0bits>:
 80084ae:	6803      	ldr	r3, [r0, #0]
 80084b0:	4602      	mov	r2, r0
 80084b2:	f013 0007 	ands.w	r0, r3, #7
 80084b6:	d00b      	beq.n	80084d0 <__lo0bits+0x22>
 80084b8:	07d9      	lsls	r1, r3, #31
 80084ba:	d421      	bmi.n	8008500 <__lo0bits+0x52>
 80084bc:	0798      	lsls	r0, r3, #30
 80084be:	bf49      	itett	mi
 80084c0:	085b      	lsrmi	r3, r3, #1
 80084c2:	089b      	lsrpl	r3, r3, #2
 80084c4:	2001      	movmi	r0, #1
 80084c6:	6013      	strmi	r3, [r2, #0]
 80084c8:	bf5c      	itt	pl
 80084ca:	6013      	strpl	r3, [r2, #0]
 80084cc:	2002      	movpl	r0, #2
 80084ce:	4770      	bx	lr
 80084d0:	b299      	uxth	r1, r3
 80084d2:	b909      	cbnz	r1, 80084d8 <__lo0bits+0x2a>
 80084d4:	0c1b      	lsrs	r3, r3, #16
 80084d6:	2010      	movs	r0, #16
 80084d8:	b2d9      	uxtb	r1, r3
 80084da:	b909      	cbnz	r1, 80084e0 <__lo0bits+0x32>
 80084dc:	3008      	adds	r0, #8
 80084de:	0a1b      	lsrs	r3, r3, #8
 80084e0:	0719      	lsls	r1, r3, #28
 80084e2:	bf04      	itt	eq
 80084e4:	091b      	lsreq	r3, r3, #4
 80084e6:	3004      	addeq	r0, #4
 80084e8:	0799      	lsls	r1, r3, #30
 80084ea:	bf04      	itt	eq
 80084ec:	089b      	lsreq	r3, r3, #2
 80084ee:	3002      	addeq	r0, #2
 80084f0:	07d9      	lsls	r1, r3, #31
 80084f2:	d403      	bmi.n	80084fc <__lo0bits+0x4e>
 80084f4:	085b      	lsrs	r3, r3, #1
 80084f6:	f100 0001 	add.w	r0, r0, #1
 80084fa:	d003      	beq.n	8008504 <__lo0bits+0x56>
 80084fc:	6013      	str	r3, [r2, #0]
 80084fe:	4770      	bx	lr
 8008500:	2000      	movs	r0, #0
 8008502:	4770      	bx	lr
 8008504:	2020      	movs	r0, #32
 8008506:	4770      	bx	lr

08008508 <__i2b>:
 8008508:	b510      	push	{r4, lr}
 800850a:	460c      	mov	r4, r1
 800850c:	2101      	movs	r1, #1
 800850e:	f7ff ff07 	bl	8008320 <_Balloc>
 8008512:	4602      	mov	r2, r0
 8008514:	b928      	cbnz	r0, 8008522 <__i2b+0x1a>
 8008516:	4b05      	ldr	r3, [pc, #20]	@ (800852c <__i2b+0x24>)
 8008518:	4805      	ldr	r0, [pc, #20]	@ (8008530 <__i2b+0x28>)
 800851a:	f240 1145 	movw	r1, #325	@ 0x145
 800851e:	f000 fcbd 	bl	8008e9c <__assert_func>
 8008522:	2301      	movs	r3, #1
 8008524:	6144      	str	r4, [r0, #20]
 8008526:	6103      	str	r3, [r0, #16]
 8008528:	bd10      	pop	{r4, pc}
 800852a:	bf00      	nop
 800852c:	080096e4 	.word	0x080096e4
 8008530:	080096f5 	.word	0x080096f5

08008534 <__multiply>:
 8008534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008538:	4614      	mov	r4, r2
 800853a:	690a      	ldr	r2, [r1, #16]
 800853c:	6923      	ldr	r3, [r4, #16]
 800853e:	429a      	cmp	r2, r3
 8008540:	bfa8      	it	ge
 8008542:	4623      	movge	r3, r4
 8008544:	460f      	mov	r7, r1
 8008546:	bfa4      	itt	ge
 8008548:	460c      	movge	r4, r1
 800854a:	461f      	movge	r7, r3
 800854c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008550:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008554:	68a3      	ldr	r3, [r4, #8]
 8008556:	6861      	ldr	r1, [r4, #4]
 8008558:	eb0a 0609 	add.w	r6, sl, r9
 800855c:	42b3      	cmp	r3, r6
 800855e:	b085      	sub	sp, #20
 8008560:	bfb8      	it	lt
 8008562:	3101      	addlt	r1, #1
 8008564:	f7ff fedc 	bl	8008320 <_Balloc>
 8008568:	b930      	cbnz	r0, 8008578 <__multiply+0x44>
 800856a:	4602      	mov	r2, r0
 800856c:	4b44      	ldr	r3, [pc, #272]	@ (8008680 <__multiply+0x14c>)
 800856e:	4845      	ldr	r0, [pc, #276]	@ (8008684 <__multiply+0x150>)
 8008570:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008574:	f000 fc92 	bl	8008e9c <__assert_func>
 8008578:	f100 0514 	add.w	r5, r0, #20
 800857c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008580:	462b      	mov	r3, r5
 8008582:	2200      	movs	r2, #0
 8008584:	4543      	cmp	r3, r8
 8008586:	d321      	bcc.n	80085cc <__multiply+0x98>
 8008588:	f107 0114 	add.w	r1, r7, #20
 800858c:	f104 0214 	add.w	r2, r4, #20
 8008590:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008594:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008598:	9302      	str	r3, [sp, #8]
 800859a:	1b13      	subs	r3, r2, r4
 800859c:	3b15      	subs	r3, #21
 800859e:	f023 0303 	bic.w	r3, r3, #3
 80085a2:	3304      	adds	r3, #4
 80085a4:	f104 0715 	add.w	r7, r4, #21
 80085a8:	42ba      	cmp	r2, r7
 80085aa:	bf38      	it	cc
 80085ac:	2304      	movcc	r3, #4
 80085ae:	9301      	str	r3, [sp, #4]
 80085b0:	9b02      	ldr	r3, [sp, #8]
 80085b2:	9103      	str	r1, [sp, #12]
 80085b4:	428b      	cmp	r3, r1
 80085b6:	d80c      	bhi.n	80085d2 <__multiply+0x9e>
 80085b8:	2e00      	cmp	r6, #0
 80085ba:	dd03      	ble.n	80085c4 <__multiply+0x90>
 80085bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d05b      	beq.n	800867c <__multiply+0x148>
 80085c4:	6106      	str	r6, [r0, #16]
 80085c6:	b005      	add	sp, #20
 80085c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085cc:	f843 2b04 	str.w	r2, [r3], #4
 80085d0:	e7d8      	b.n	8008584 <__multiply+0x50>
 80085d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80085d6:	f1ba 0f00 	cmp.w	sl, #0
 80085da:	d024      	beq.n	8008626 <__multiply+0xf2>
 80085dc:	f104 0e14 	add.w	lr, r4, #20
 80085e0:	46a9      	mov	r9, r5
 80085e2:	f04f 0c00 	mov.w	ip, #0
 80085e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80085ea:	f8d9 3000 	ldr.w	r3, [r9]
 80085ee:	fa1f fb87 	uxth.w	fp, r7
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80085f8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80085fc:	f8d9 7000 	ldr.w	r7, [r9]
 8008600:	4463      	add	r3, ip
 8008602:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008606:	fb0a c70b 	mla	r7, sl, fp, ip
 800860a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800860e:	b29b      	uxth	r3, r3
 8008610:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008614:	4572      	cmp	r2, lr
 8008616:	f849 3b04 	str.w	r3, [r9], #4
 800861a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800861e:	d8e2      	bhi.n	80085e6 <__multiply+0xb2>
 8008620:	9b01      	ldr	r3, [sp, #4]
 8008622:	f845 c003 	str.w	ip, [r5, r3]
 8008626:	9b03      	ldr	r3, [sp, #12]
 8008628:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800862c:	3104      	adds	r1, #4
 800862e:	f1b9 0f00 	cmp.w	r9, #0
 8008632:	d021      	beq.n	8008678 <__multiply+0x144>
 8008634:	682b      	ldr	r3, [r5, #0]
 8008636:	f104 0c14 	add.w	ip, r4, #20
 800863a:	46ae      	mov	lr, r5
 800863c:	f04f 0a00 	mov.w	sl, #0
 8008640:	f8bc b000 	ldrh.w	fp, [ip]
 8008644:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008648:	fb09 770b 	mla	r7, r9, fp, r7
 800864c:	4457      	add	r7, sl
 800864e:	b29b      	uxth	r3, r3
 8008650:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008654:	f84e 3b04 	str.w	r3, [lr], #4
 8008658:	f85c 3b04 	ldr.w	r3, [ip], #4
 800865c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008660:	f8be 3000 	ldrh.w	r3, [lr]
 8008664:	fb09 330a 	mla	r3, r9, sl, r3
 8008668:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800866c:	4562      	cmp	r2, ip
 800866e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008672:	d8e5      	bhi.n	8008640 <__multiply+0x10c>
 8008674:	9f01      	ldr	r7, [sp, #4]
 8008676:	51eb      	str	r3, [r5, r7]
 8008678:	3504      	adds	r5, #4
 800867a:	e799      	b.n	80085b0 <__multiply+0x7c>
 800867c:	3e01      	subs	r6, #1
 800867e:	e79b      	b.n	80085b8 <__multiply+0x84>
 8008680:	080096e4 	.word	0x080096e4
 8008684:	080096f5 	.word	0x080096f5

08008688 <__pow5mult>:
 8008688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800868c:	4615      	mov	r5, r2
 800868e:	f012 0203 	ands.w	r2, r2, #3
 8008692:	4607      	mov	r7, r0
 8008694:	460e      	mov	r6, r1
 8008696:	d007      	beq.n	80086a8 <__pow5mult+0x20>
 8008698:	4c25      	ldr	r4, [pc, #148]	@ (8008730 <__pow5mult+0xa8>)
 800869a:	3a01      	subs	r2, #1
 800869c:	2300      	movs	r3, #0
 800869e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086a2:	f7ff fe9f 	bl	80083e4 <__multadd>
 80086a6:	4606      	mov	r6, r0
 80086a8:	10ad      	asrs	r5, r5, #2
 80086aa:	d03d      	beq.n	8008728 <__pow5mult+0xa0>
 80086ac:	69fc      	ldr	r4, [r7, #28]
 80086ae:	b97c      	cbnz	r4, 80086d0 <__pow5mult+0x48>
 80086b0:	2010      	movs	r0, #16
 80086b2:	f7ff fd7f 	bl	80081b4 <malloc>
 80086b6:	4602      	mov	r2, r0
 80086b8:	61f8      	str	r0, [r7, #28]
 80086ba:	b928      	cbnz	r0, 80086c8 <__pow5mult+0x40>
 80086bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008734 <__pow5mult+0xac>)
 80086be:	481e      	ldr	r0, [pc, #120]	@ (8008738 <__pow5mult+0xb0>)
 80086c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80086c4:	f000 fbea 	bl	8008e9c <__assert_func>
 80086c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086cc:	6004      	str	r4, [r0, #0]
 80086ce:	60c4      	str	r4, [r0, #12]
 80086d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80086d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80086d8:	b94c      	cbnz	r4, 80086ee <__pow5mult+0x66>
 80086da:	f240 2171 	movw	r1, #625	@ 0x271
 80086de:	4638      	mov	r0, r7
 80086e0:	f7ff ff12 	bl	8008508 <__i2b>
 80086e4:	2300      	movs	r3, #0
 80086e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80086ea:	4604      	mov	r4, r0
 80086ec:	6003      	str	r3, [r0, #0]
 80086ee:	f04f 0900 	mov.w	r9, #0
 80086f2:	07eb      	lsls	r3, r5, #31
 80086f4:	d50a      	bpl.n	800870c <__pow5mult+0x84>
 80086f6:	4631      	mov	r1, r6
 80086f8:	4622      	mov	r2, r4
 80086fa:	4638      	mov	r0, r7
 80086fc:	f7ff ff1a 	bl	8008534 <__multiply>
 8008700:	4631      	mov	r1, r6
 8008702:	4680      	mov	r8, r0
 8008704:	4638      	mov	r0, r7
 8008706:	f7ff fe4b 	bl	80083a0 <_Bfree>
 800870a:	4646      	mov	r6, r8
 800870c:	106d      	asrs	r5, r5, #1
 800870e:	d00b      	beq.n	8008728 <__pow5mult+0xa0>
 8008710:	6820      	ldr	r0, [r4, #0]
 8008712:	b938      	cbnz	r0, 8008724 <__pow5mult+0x9c>
 8008714:	4622      	mov	r2, r4
 8008716:	4621      	mov	r1, r4
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff ff0b 	bl	8008534 <__multiply>
 800871e:	6020      	str	r0, [r4, #0]
 8008720:	f8c0 9000 	str.w	r9, [r0]
 8008724:	4604      	mov	r4, r0
 8008726:	e7e4      	b.n	80086f2 <__pow5mult+0x6a>
 8008728:	4630      	mov	r0, r6
 800872a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800872e:	bf00      	nop
 8008730:	08009750 	.word	0x08009750
 8008734:	08009675 	.word	0x08009675
 8008738:	080096f5 	.word	0x080096f5

0800873c <__lshift>:
 800873c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008740:	460c      	mov	r4, r1
 8008742:	6849      	ldr	r1, [r1, #4]
 8008744:	6923      	ldr	r3, [r4, #16]
 8008746:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800874a:	68a3      	ldr	r3, [r4, #8]
 800874c:	4607      	mov	r7, r0
 800874e:	4691      	mov	r9, r2
 8008750:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008754:	f108 0601 	add.w	r6, r8, #1
 8008758:	42b3      	cmp	r3, r6
 800875a:	db0b      	blt.n	8008774 <__lshift+0x38>
 800875c:	4638      	mov	r0, r7
 800875e:	f7ff fddf 	bl	8008320 <_Balloc>
 8008762:	4605      	mov	r5, r0
 8008764:	b948      	cbnz	r0, 800877a <__lshift+0x3e>
 8008766:	4602      	mov	r2, r0
 8008768:	4b28      	ldr	r3, [pc, #160]	@ (800880c <__lshift+0xd0>)
 800876a:	4829      	ldr	r0, [pc, #164]	@ (8008810 <__lshift+0xd4>)
 800876c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008770:	f000 fb94 	bl	8008e9c <__assert_func>
 8008774:	3101      	adds	r1, #1
 8008776:	005b      	lsls	r3, r3, #1
 8008778:	e7ee      	b.n	8008758 <__lshift+0x1c>
 800877a:	2300      	movs	r3, #0
 800877c:	f100 0114 	add.w	r1, r0, #20
 8008780:	f100 0210 	add.w	r2, r0, #16
 8008784:	4618      	mov	r0, r3
 8008786:	4553      	cmp	r3, sl
 8008788:	db33      	blt.n	80087f2 <__lshift+0xb6>
 800878a:	6920      	ldr	r0, [r4, #16]
 800878c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008790:	f104 0314 	add.w	r3, r4, #20
 8008794:	f019 091f 	ands.w	r9, r9, #31
 8008798:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800879c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80087a0:	d02b      	beq.n	80087fa <__lshift+0xbe>
 80087a2:	f1c9 0e20 	rsb	lr, r9, #32
 80087a6:	468a      	mov	sl, r1
 80087a8:	2200      	movs	r2, #0
 80087aa:	6818      	ldr	r0, [r3, #0]
 80087ac:	fa00 f009 	lsl.w	r0, r0, r9
 80087b0:	4310      	orrs	r0, r2
 80087b2:	f84a 0b04 	str.w	r0, [sl], #4
 80087b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ba:	459c      	cmp	ip, r3
 80087bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80087c0:	d8f3      	bhi.n	80087aa <__lshift+0x6e>
 80087c2:	ebac 0304 	sub.w	r3, ip, r4
 80087c6:	3b15      	subs	r3, #21
 80087c8:	f023 0303 	bic.w	r3, r3, #3
 80087cc:	3304      	adds	r3, #4
 80087ce:	f104 0015 	add.w	r0, r4, #21
 80087d2:	4584      	cmp	ip, r0
 80087d4:	bf38      	it	cc
 80087d6:	2304      	movcc	r3, #4
 80087d8:	50ca      	str	r2, [r1, r3]
 80087da:	b10a      	cbz	r2, 80087e0 <__lshift+0xa4>
 80087dc:	f108 0602 	add.w	r6, r8, #2
 80087e0:	3e01      	subs	r6, #1
 80087e2:	4638      	mov	r0, r7
 80087e4:	612e      	str	r6, [r5, #16]
 80087e6:	4621      	mov	r1, r4
 80087e8:	f7ff fdda 	bl	80083a0 <_Bfree>
 80087ec:	4628      	mov	r0, r5
 80087ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80087f6:	3301      	adds	r3, #1
 80087f8:	e7c5      	b.n	8008786 <__lshift+0x4a>
 80087fa:	3904      	subs	r1, #4
 80087fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008800:	f841 2f04 	str.w	r2, [r1, #4]!
 8008804:	459c      	cmp	ip, r3
 8008806:	d8f9      	bhi.n	80087fc <__lshift+0xc0>
 8008808:	e7ea      	b.n	80087e0 <__lshift+0xa4>
 800880a:	bf00      	nop
 800880c:	080096e4 	.word	0x080096e4
 8008810:	080096f5 	.word	0x080096f5

08008814 <__mcmp>:
 8008814:	690a      	ldr	r2, [r1, #16]
 8008816:	4603      	mov	r3, r0
 8008818:	6900      	ldr	r0, [r0, #16]
 800881a:	1a80      	subs	r0, r0, r2
 800881c:	b530      	push	{r4, r5, lr}
 800881e:	d10e      	bne.n	800883e <__mcmp+0x2a>
 8008820:	3314      	adds	r3, #20
 8008822:	3114      	adds	r1, #20
 8008824:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008828:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800882c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008830:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008834:	4295      	cmp	r5, r2
 8008836:	d003      	beq.n	8008840 <__mcmp+0x2c>
 8008838:	d205      	bcs.n	8008846 <__mcmp+0x32>
 800883a:	f04f 30ff 	mov.w	r0, #4294967295
 800883e:	bd30      	pop	{r4, r5, pc}
 8008840:	42a3      	cmp	r3, r4
 8008842:	d3f3      	bcc.n	800882c <__mcmp+0x18>
 8008844:	e7fb      	b.n	800883e <__mcmp+0x2a>
 8008846:	2001      	movs	r0, #1
 8008848:	e7f9      	b.n	800883e <__mcmp+0x2a>
	...

0800884c <__mdiff>:
 800884c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008850:	4689      	mov	r9, r1
 8008852:	4606      	mov	r6, r0
 8008854:	4611      	mov	r1, r2
 8008856:	4648      	mov	r0, r9
 8008858:	4614      	mov	r4, r2
 800885a:	f7ff ffdb 	bl	8008814 <__mcmp>
 800885e:	1e05      	subs	r5, r0, #0
 8008860:	d112      	bne.n	8008888 <__mdiff+0x3c>
 8008862:	4629      	mov	r1, r5
 8008864:	4630      	mov	r0, r6
 8008866:	f7ff fd5b 	bl	8008320 <_Balloc>
 800886a:	4602      	mov	r2, r0
 800886c:	b928      	cbnz	r0, 800887a <__mdiff+0x2e>
 800886e:	4b3f      	ldr	r3, [pc, #252]	@ (800896c <__mdiff+0x120>)
 8008870:	f240 2137 	movw	r1, #567	@ 0x237
 8008874:	483e      	ldr	r0, [pc, #248]	@ (8008970 <__mdiff+0x124>)
 8008876:	f000 fb11 	bl	8008e9c <__assert_func>
 800887a:	2301      	movs	r3, #1
 800887c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008880:	4610      	mov	r0, r2
 8008882:	b003      	add	sp, #12
 8008884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008888:	bfbc      	itt	lt
 800888a:	464b      	movlt	r3, r9
 800888c:	46a1      	movlt	r9, r4
 800888e:	4630      	mov	r0, r6
 8008890:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008894:	bfba      	itte	lt
 8008896:	461c      	movlt	r4, r3
 8008898:	2501      	movlt	r5, #1
 800889a:	2500      	movge	r5, #0
 800889c:	f7ff fd40 	bl	8008320 <_Balloc>
 80088a0:	4602      	mov	r2, r0
 80088a2:	b918      	cbnz	r0, 80088ac <__mdiff+0x60>
 80088a4:	4b31      	ldr	r3, [pc, #196]	@ (800896c <__mdiff+0x120>)
 80088a6:	f240 2145 	movw	r1, #581	@ 0x245
 80088aa:	e7e3      	b.n	8008874 <__mdiff+0x28>
 80088ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80088b0:	6926      	ldr	r6, [r4, #16]
 80088b2:	60c5      	str	r5, [r0, #12]
 80088b4:	f109 0310 	add.w	r3, r9, #16
 80088b8:	f109 0514 	add.w	r5, r9, #20
 80088bc:	f104 0e14 	add.w	lr, r4, #20
 80088c0:	f100 0b14 	add.w	fp, r0, #20
 80088c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80088c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80088cc:	9301      	str	r3, [sp, #4]
 80088ce:	46d9      	mov	r9, fp
 80088d0:	f04f 0c00 	mov.w	ip, #0
 80088d4:	9b01      	ldr	r3, [sp, #4]
 80088d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80088da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80088de:	9301      	str	r3, [sp, #4]
 80088e0:	fa1f f38a 	uxth.w	r3, sl
 80088e4:	4619      	mov	r1, r3
 80088e6:	b283      	uxth	r3, r0
 80088e8:	1acb      	subs	r3, r1, r3
 80088ea:	0c00      	lsrs	r0, r0, #16
 80088ec:	4463      	add	r3, ip
 80088ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80088f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80088fc:	4576      	cmp	r6, lr
 80088fe:	f849 3b04 	str.w	r3, [r9], #4
 8008902:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008906:	d8e5      	bhi.n	80088d4 <__mdiff+0x88>
 8008908:	1b33      	subs	r3, r6, r4
 800890a:	3b15      	subs	r3, #21
 800890c:	f023 0303 	bic.w	r3, r3, #3
 8008910:	3415      	adds	r4, #21
 8008912:	3304      	adds	r3, #4
 8008914:	42a6      	cmp	r6, r4
 8008916:	bf38      	it	cc
 8008918:	2304      	movcc	r3, #4
 800891a:	441d      	add	r5, r3
 800891c:	445b      	add	r3, fp
 800891e:	461e      	mov	r6, r3
 8008920:	462c      	mov	r4, r5
 8008922:	4544      	cmp	r4, r8
 8008924:	d30e      	bcc.n	8008944 <__mdiff+0xf8>
 8008926:	f108 0103 	add.w	r1, r8, #3
 800892a:	1b49      	subs	r1, r1, r5
 800892c:	f021 0103 	bic.w	r1, r1, #3
 8008930:	3d03      	subs	r5, #3
 8008932:	45a8      	cmp	r8, r5
 8008934:	bf38      	it	cc
 8008936:	2100      	movcc	r1, #0
 8008938:	440b      	add	r3, r1
 800893a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800893e:	b191      	cbz	r1, 8008966 <__mdiff+0x11a>
 8008940:	6117      	str	r7, [r2, #16]
 8008942:	e79d      	b.n	8008880 <__mdiff+0x34>
 8008944:	f854 1b04 	ldr.w	r1, [r4], #4
 8008948:	46e6      	mov	lr, ip
 800894a:	0c08      	lsrs	r0, r1, #16
 800894c:	fa1c fc81 	uxtah	ip, ip, r1
 8008950:	4471      	add	r1, lr
 8008952:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008956:	b289      	uxth	r1, r1
 8008958:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800895c:	f846 1b04 	str.w	r1, [r6], #4
 8008960:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008964:	e7dd      	b.n	8008922 <__mdiff+0xd6>
 8008966:	3f01      	subs	r7, #1
 8008968:	e7e7      	b.n	800893a <__mdiff+0xee>
 800896a:	bf00      	nop
 800896c:	080096e4 	.word	0x080096e4
 8008970:	080096f5 	.word	0x080096f5

08008974 <__d2b>:
 8008974:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008978:	460f      	mov	r7, r1
 800897a:	2101      	movs	r1, #1
 800897c:	ec59 8b10 	vmov	r8, r9, d0
 8008980:	4616      	mov	r6, r2
 8008982:	f7ff fccd 	bl	8008320 <_Balloc>
 8008986:	4604      	mov	r4, r0
 8008988:	b930      	cbnz	r0, 8008998 <__d2b+0x24>
 800898a:	4602      	mov	r2, r0
 800898c:	4b23      	ldr	r3, [pc, #140]	@ (8008a1c <__d2b+0xa8>)
 800898e:	4824      	ldr	r0, [pc, #144]	@ (8008a20 <__d2b+0xac>)
 8008990:	f240 310f 	movw	r1, #783	@ 0x30f
 8008994:	f000 fa82 	bl	8008e9c <__assert_func>
 8008998:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800899c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089a0:	b10d      	cbz	r5, 80089a6 <__d2b+0x32>
 80089a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80089a6:	9301      	str	r3, [sp, #4]
 80089a8:	f1b8 0300 	subs.w	r3, r8, #0
 80089ac:	d023      	beq.n	80089f6 <__d2b+0x82>
 80089ae:	4668      	mov	r0, sp
 80089b0:	9300      	str	r3, [sp, #0]
 80089b2:	f7ff fd7c 	bl	80084ae <__lo0bits>
 80089b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80089ba:	b1d0      	cbz	r0, 80089f2 <__d2b+0x7e>
 80089bc:	f1c0 0320 	rsb	r3, r0, #32
 80089c0:	fa02 f303 	lsl.w	r3, r2, r3
 80089c4:	430b      	orrs	r3, r1
 80089c6:	40c2      	lsrs	r2, r0
 80089c8:	6163      	str	r3, [r4, #20]
 80089ca:	9201      	str	r2, [sp, #4]
 80089cc:	9b01      	ldr	r3, [sp, #4]
 80089ce:	61a3      	str	r3, [r4, #24]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bf0c      	ite	eq
 80089d4:	2201      	moveq	r2, #1
 80089d6:	2202      	movne	r2, #2
 80089d8:	6122      	str	r2, [r4, #16]
 80089da:	b1a5      	cbz	r5, 8008a06 <__d2b+0x92>
 80089dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80089e0:	4405      	add	r5, r0
 80089e2:	603d      	str	r5, [r7, #0]
 80089e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80089e8:	6030      	str	r0, [r6, #0]
 80089ea:	4620      	mov	r0, r4
 80089ec:	b003      	add	sp, #12
 80089ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089f2:	6161      	str	r1, [r4, #20]
 80089f4:	e7ea      	b.n	80089cc <__d2b+0x58>
 80089f6:	a801      	add	r0, sp, #4
 80089f8:	f7ff fd59 	bl	80084ae <__lo0bits>
 80089fc:	9b01      	ldr	r3, [sp, #4]
 80089fe:	6163      	str	r3, [r4, #20]
 8008a00:	3020      	adds	r0, #32
 8008a02:	2201      	movs	r2, #1
 8008a04:	e7e8      	b.n	80089d8 <__d2b+0x64>
 8008a06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008a0e:	6038      	str	r0, [r7, #0]
 8008a10:	6918      	ldr	r0, [r3, #16]
 8008a12:	f7ff fd2d 	bl	8008470 <__hi0bits>
 8008a16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008a1a:	e7e5      	b.n	80089e8 <__d2b+0x74>
 8008a1c:	080096e4 	.word	0x080096e4
 8008a20:	080096f5 	.word	0x080096f5

08008a24 <__ssputs_r>:
 8008a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a28:	688e      	ldr	r6, [r1, #8]
 8008a2a:	461f      	mov	r7, r3
 8008a2c:	42be      	cmp	r6, r7
 8008a2e:	680b      	ldr	r3, [r1, #0]
 8008a30:	4682      	mov	sl, r0
 8008a32:	460c      	mov	r4, r1
 8008a34:	4690      	mov	r8, r2
 8008a36:	d82d      	bhi.n	8008a94 <__ssputs_r+0x70>
 8008a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008a40:	d026      	beq.n	8008a90 <__ssputs_r+0x6c>
 8008a42:	6965      	ldr	r5, [r4, #20]
 8008a44:	6909      	ldr	r1, [r1, #16]
 8008a46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a4a:	eba3 0901 	sub.w	r9, r3, r1
 8008a4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a52:	1c7b      	adds	r3, r7, #1
 8008a54:	444b      	add	r3, r9
 8008a56:	106d      	asrs	r5, r5, #1
 8008a58:	429d      	cmp	r5, r3
 8008a5a:	bf38      	it	cc
 8008a5c:	461d      	movcc	r5, r3
 8008a5e:	0553      	lsls	r3, r2, #21
 8008a60:	d527      	bpl.n	8008ab2 <__ssputs_r+0x8e>
 8008a62:	4629      	mov	r1, r5
 8008a64:	f7ff fbd0 	bl	8008208 <_malloc_r>
 8008a68:	4606      	mov	r6, r0
 8008a6a:	b360      	cbz	r0, 8008ac6 <__ssputs_r+0xa2>
 8008a6c:	6921      	ldr	r1, [r4, #16]
 8008a6e:	464a      	mov	r2, r9
 8008a70:	f000 fa06 	bl	8008e80 <memcpy>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	6126      	str	r6, [r4, #16]
 8008a82:	6165      	str	r5, [r4, #20]
 8008a84:	444e      	add	r6, r9
 8008a86:	eba5 0509 	sub.w	r5, r5, r9
 8008a8a:	6026      	str	r6, [r4, #0]
 8008a8c:	60a5      	str	r5, [r4, #8]
 8008a8e:	463e      	mov	r6, r7
 8008a90:	42be      	cmp	r6, r7
 8008a92:	d900      	bls.n	8008a96 <__ssputs_r+0x72>
 8008a94:	463e      	mov	r6, r7
 8008a96:	6820      	ldr	r0, [r4, #0]
 8008a98:	4632      	mov	r2, r6
 8008a9a:	4641      	mov	r1, r8
 8008a9c:	f000 f9c6 	bl	8008e2c <memmove>
 8008aa0:	68a3      	ldr	r3, [r4, #8]
 8008aa2:	1b9b      	subs	r3, r3, r6
 8008aa4:	60a3      	str	r3, [r4, #8]
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	4433      	add	r3, r6
 8008aaa:	6023      	str	r3, [r4, #0]
 8008aac:	2000      	movs	r0, #0
 8008aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	f000 fa36 	bl	8008f24 <_realloc_r>
 8008ab8:	4606      	mov	r6, r0
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d1e0      	bne.n	8008a80 <__ssputs_r+0x5c>
 8008abe:	6921      	ldr	r1, [r4, #16]
 8008ac0:	4650      	mov	r0, sl
 8008ac2:	f7ff fb2d 	bl	8008120 <_free_r>
 8008ac6:	230c      	movs	r3, #12
 8008ac8:	f8ca 3000 	str.w	r3, [sl]
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ad2:	81a3      	strh	r3, [r4, #12]
 8008ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad8:	e7e9      	b.n	8008aae <__ssputs_r+0x8a>
	...

08008adc <_svfiprintf_r>:
 8008adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae0:	4698      	mov	r8, r3
 8008ae2:	898b      	ldrh	r3, [r1, #12]
 8008ae4:	061b      	lsls	r3, r3, #24
 8008ae6:	b09d      	sub	sp, #116	@ 0x74
 8008ae8:	4607      	mov	r7, r0
 8008aea:	460d      	mov	r5, r1
 8008aec:	4614      	mov	r4, r2
 8008aee:	d510      	bpl.n	8008b12 <_svfiprintf_r+0x36>
 8008af0:	690b      	ldr	r3, [r1, #16]
 8008af2:	b973      	cbnz	r3, 8008b12 <_svfiprintf_r+0x36>
 8008af4:	2140      	movs	r1, #64	@ 0x40
 8008af6:	f7ff fb87 	bl	8008208 <_malloc_r>
 8008afa:	6028      	str	r0, [r5, #0]
 8008afc:	6128      	str	r0, [r5, #16]
 8008afe:	b930      	cbnz	r0, 8008b0e <_svfiprintf_r+0x32>
 8008b00:	230c      	movs	r3, #12
 8008b02:	603b      	str	r3, [r7, #0]
 8008b04:	f04f 30ff 	mov.w	r0, #4294967295
 8008b08:	b01d      	add	sp, #116	@ 0x74
 8008b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b0e:	2340      	movs	r3, #64	@ 0x40
 8008b10:	616b      	str	r3, [r5, #20]
 8008b12:	2300      	movs	r3, #0
 8008b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b16:	2320      	movs	r3, #32
 8008b18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b20:	2330      	movs	r3, #48	@ 0x30
 8008b22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008cc0 <_svfiprintf_r+0x1e4>
 8008b26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b2a:	f04f 0901 	mov.w	r9, #1
 8008b2e:	4623      	mov	r3, r4
 8008b30:	469a      	mov	sl, r3
 8008b32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b36:	b10a      	cbz	r2, 8008b3c <_svfiprintf_r+0x60>
 8008b38:	2a25      	cmp	r2, #37	@ 0x25
 8008b3a:	d1f9      	bne.n	8008b30 <_svfiprintf_r+0x54>
 8008b3c:	ebba 0b04 	subs.w	fp, sl, r4
 8008b40:	d00b      	beq.n	8008b5a <_svfiprintf_r+0x7e>
 8008b42:	465b      	mov	r3, fp
 8008b44:	4622      	mov	r2, r4
 8008b46:	4629      	mov	r1, r5
 8008b48:	4638      	mov	r0, r7
 8008b4a:	f7ff ff6b 	bl	8008a24 <__ssputs_r>
 8008b4e:	3001      	adds	r0, #1
 8008b50:	f000 80a7 	beq.w	8008ca2 <_svfiprintf_r+0x1c6>
 8008b54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b56:	445a      	add	r2, fp
 8008b58:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b5a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f000 809f 	beq.w	8008ca2 <_svfiprintf_r+0x1c6>
 8008b64:	2300      	movs	r3, #0
 8008b66:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b6e:	f10a 0a01 	add.w	sl, sl, #1
 8008b72:	9304      	str	r3, [sp, #16]
 8008b74:	9307      	str	r3, [sp, #28]
 8008b76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b7c:	4654      	mov	r4, sl
 8008b7e:	2205      	movs	r2, #5
 8008b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b84:	484e      	ldr	r0, [pc, #312]	@ (8008cc0 <_svfiprintf_r+0x1e4>)
 8008b86:	f7f7 fb2b 	bl	80001e0 <memchr>
 8008b8a:	9a04      	ldr	r2, [sp, #16]
 8008b8c:	b9d8      	cbnz	r0, 8008bc6 <_svfiprintf_r+0xea>
 8008b8e:	06d0      	lsls	r0, r2, #27
 8008b90:	bf44      	itt	mi
 8008b92:	2320      	movmi	r3, #32
 8008b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b98:	0711      	lsls	r1, r2, #28
 8008b9a:	bf44      	itt	mi
 8008b9c:	232b      	movmi	r3, #43	@ 0x2b
 8008b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ba6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ba8:	d015      	beq.n	8008bd6 <_svfiprintf_r+0xfa>
 8008baa:	9a07      	ldr	r2, [sp, #28]
 8008bac:	4654      	mov	r4, sl
 8008bae:	2000      	movs	r0, #0
 8008bb0:	f04f 0c0a 	mov.w	ip, #10
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bba:	3b30      	subs	r3, #48	@ 0x30
 8008bbc:	2b09      	cmp	r3, #9
 8008bbe:	d94b      	bls.n	8008c58 <_svfiprintf_r+0x17c>
 8008bc0:	b1b0      	cbz	r0, 8008bf0 <_svfiprintf_r+0x114>
 8008bc2:	9207      	str	r2, [sp, #28]
 8008bc4:	e014      	b.n	8008bf0 <_svfiprintf_r+0x114>
 8008bc6:	eba0 0308 	sub.w	r3, r0, r8
 8008bca:	fa09 f303 	lsl.w	r3, r9, r3
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	9304      	str	r3, [sp, #16]
 8008bd2:	46a2      	mov	sl, r4
 8008bd4:	e7d2      	b.n	8008b7c <_svfiprintf_r+0xa0>
 8008bd6:	9b03      	ldr	r3, [sp, #12]
 8008bd8:	1d19      	adds	r1, r3, #4
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	9103      	str	r1, [sp, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	bfbb      	ittet	lt
 8008be2:	425b      	neglt	r3, r3
 8008be4:	f042 0202 	orrlt.w	r2, r2, #2
 8008be8:	9307      	strge	r3, [sp, #28]
 8008bea:	9307      	strlt	r3, [sp, #28]
 8008bec:	bfb8      	it	lt
 8008bee:	9204      	strlt	r2, [sp, #16]
 8008bf0:	7823      	ldrb	r3, [r4, #0]
 8008bf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bf4:	d10a      	bne.n	8008c0c <_svfiprintf_r+0x130>
 8008bf6:	7863      	ldrb	r3, [r4, #1]
 8008bf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bfa:	d132      	bne.n	8008c62 <_svfiprintf_r+0x186>
 8008bfc:	9b03      	ldr	r3, [sp, #12]
 8008bfe:	1d1a      	adds	r2, r3, #4
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	9203      	str	r2, [sp, #12]
 8008c04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c08:	3402      	adds	r4, #2
 8008c0a:	9305      	str	r3, [sp, #20]
 8008c0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008cd0 <_svfiprintf_r+0x1f4>
 8008c10:	7821      	ldrb	r1, [r4, #0]
 8008c12:	2203      	movs	r2, #3
 8008c14:	4650      	mov	r0, sl
 8008c16:	f7f7 fae3 	bl	80001e0 <memchr>
 8008c1a:	b138      	cbz	r0, 8008c2c <_svfiprintf_r+0x150>
 8008c1c:	9b04      	ldr	r3, [sp, #16]
 8008c1e:	eba0 000a 	sub.w	r0, r0, sl
 8008c22:	2240      	movs	r2, #64	@ 0x40
 8008c24:	4082      	lsls	r2, r0
 8008c26:	4313      	orrs	r3, r2
 8008c28:	3401      	adds	r4, #1
 8008c2a:	9304      	str	r3, [sp, #16]
 8008c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c30:	4824      	ldr	r0, [pc, #144]	@ (8008cc4 <_svfiprintf_r+0x1e8>)
 8008c32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c36:	2206      	movs	r2, #6
 8008c38:	f7f7 fad2 	bl	80001e0 <memchr>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d036      	beq.n	8008cae <_svfiprintf_r+0x1d2>
 8008c40:	4b21      	ldr	r3, [pc, #132]	@ (8008cc8 <_svfiprintf_r+0x1ec>)
 8008c42:	bb1b      	cbnz	r3, 8008c8c <_svfiprintf_r+0x1b0>
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	3307      	adds	r3, #7
 8008c48:	f023 0307 	bic.w	r3, r3, #7
 8008c4c:	3308      	adds	r3, #8
 8008c4e:	9303      	str	r3, [sp, #12]
 8008c50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c52:	4433      	add	r3, r6
 8008c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c56:	e76a      	b.n	8008b2e <_svfiprintf_r+0x52>
 8008c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c5c:	460c      	mov	r4, r1
 8008c5e:	2001      	movs	r0, #1
 8008c60:	e7a8      	b.n	8008bb4 <_svfiprintf_r+0xd8>
 8008c62:	2300      	movs	r3, #0
 8008c64:	3401      	adds	r4, #1
 8008c66:	9305      	str	r3, [sp, #20]
 8008c68:	4619      	mov	r1, r3
 8008c6a:	f04f 0c0a 	mov.w	ip, #10
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c74:	3a30      	subs	r2, #48	@ 0x30
 8008c76:	2a09      	cmp	r2, #9
 8008c78:	d903      	bls.n	8008c82 <_svfiprintf_r+0x1a6>
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d0c6      	beq.n	8008c0c <_svfiprintf_r+0x130>
 8008c7e:	9105      	str	r1, [sp, #20]
 8008c80:	e7c4      	b.n	8008c0c <_svfiprintf_r+0x130>
 8008c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c86:	4604      	mov	r4, r0
 8008c88:	2301      	movs	r3, #1
 8008c8a:	e7f0      	b.n	8008c6e <_svfiprintf_r+0x192>
 8008c8c:	ab03      	add	r3, sp, #12
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	462a      	mov	r2, r5
 8008c92:	4b0e      	ldr	r3, [pc, #56]	@ (8008ccc <_svfiprintf_r+0x1f0>)
 8008c94:	a904      	add	r1, sp, #16
 8008c96:	4638      	mov	r0, r7
 8008c98:	f7fd fe98 	bl	80069cc <_printf_float>
 8008c9c:	1c42      	adds	r2, r0, #1
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	d1d6      	bne.n	8008c50 <_svfiprintf_r+0x174>
 8008ca2:	89ab      	ldrh	r3, [r5, #12]
 8008ca4:	065b      	lsls	r3, r3, #25
 8008ca6:	f53f af2d 	bmi.w	8008b04 <_svfiprintf_r+0x28>
 8008caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cac:	e72c      	b.n	8008b08 <_svfiprintf_r+0x2c>
 8008cae:	ab03      	add	r3, sp, #12
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	462a      	mov	r2, r5
 8008cb4:	4b05      	ldr	r3, [pc, #20]	@ (8008ccc <_svfiprintf_r+0x1f0>)
 8008cb6:	a904      	add	r1, sp, #16
 8008cb8:	4638      	mov	r0, r7
 8008cba:	f7fe f91f 	bl	8006efc <_printf_i>
 8008cbe:	e7ed      	b.n	8008c9c <_svfiprintf_r+0x1c0>
 8008cc0:	08009850 	.word	0x08009850
 8008cc4:	0800985a 	.word	0x0800985a
 8008cc8:	080069cd 	.word	0x080069cd
 8008ccc:	08008a25 	.word	0x08008a25
 8008cd0:	08009856 	.word	0x08009856

08008cd4 <__sflush_r>:
 8008cd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cdc:	0716      	lsls	r6, r2, #28
 8008cde:	4605      	mov	r5, r0
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	d454      	bmi.n	8008d8e <__sflush_r+0xba>
 8008ce4:	684b      	ldr	r3, [r1, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	dc02      	bgt.n	8008cf0 <__sflush_r+0x1c>
 8008cea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dd48      	ble.n	8008d82 <__sflush_r+0xae>
 8008cf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cf2:	2e00      	cmp	r6, #0
 8008cf4:	d045      	beq.n	8008d82 <__sflush_r+0xae>
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008cfc:	682f      	ldr	r7, [r5, #0]
 8008cfe:	6a21      	ldr	r1, [r4, #32]
 8008d00:	602b      	str	r3, [r5, #0]
 8008d02:	d030      	beq.n	8008d66 <__sflush_r+0x92>
 8008d04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d06:	89a3      	ldrh	r3, [r4, #12]
 8008d08:	0759      	lsls	r1, r3, #29
 8008d0a:	d505      	bpl.n	8008d18 <__sflush_r+0x44>
 8008d0c:	6863      	ldr	r3, [r4, #4]
 8008d0e:	1ad2      	subs	r2, r2, r3
 8008d10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d12:	b10b      	cbz	r3, 8008d18 <__sflush_r+0x44>
 8008d14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d16:	1ad2      	subs	r2, r2, r3
 8008d18:	2300      	movs	r3, #0
 8008d1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d1c:	6a21      	ldr	r1, [r4, #32]
 8008d1e:	4628      	mov	r0, r5
 8008d20:	47b0      	blx	r6
 8008d22:	1c43      	adds	r3, r0, #1
 8008d24:	89a3      	ldrh	r3, [r4, #12]
 8008d26:	d106      	bne.n	8008d36 <__sflush_r+0x62>
 8008d28:	6829      	ldr	r1, [r5, #0]
 8008d2a:	291d      	cmp	r1, #29
 8008d2c:	d82b      	bhi.n	8008d86 <__sflush_r+0xb2>
 8008d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8008dd8 <__sflush_r+0x104>)
 8008d30:	410a      	asrs	r2, r1
 8008d32:	07d6      	lsls	r6, r2, #31
 8008d34:	d427      	bmi.n	8008d86 <__sflush_r+0xb2>
 8008d36:	2200      	movs	r2, #0
 8008d38:	6062      	str	r2, [r4, #4]
 8008d3a:	04d9      	lsls	r1, r3, #19
 8008d3c:	6922      	ldr	r2, [r4, #16]
 8008d3e:	6022      	str	r2, [r4, #0]
 8008d40:	d504      	bpl.n	8008d4c <__sflush_r+0x78>
 8008d42:	1c42      	adds	r2, r0, #1
 8008d44:	d101      	bne.n	8008d4a <__sflush_r+0x76>
 8008d46:	682b      	ldr	r3, [r5, #0]
 8008d48:	b903      	cbnz	r3, 8008d4c <__sflush_r+0x78>
 8008d4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d4e:	602f      	str	r7, [r5, #0]
 8008d50:	b1b9      	cbz	r1, 8008d82 <__sflush_r+0xae>
 8008d52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d56:	4299      	cmp	r1, r3
 8008d58:	d002      	beq.n	8008d60 <__sflush_r+0x8c>
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	f7ff f9e0 	bl	8008120 <_free_r>
 8008d60:	2300      	movs	r3, #0
 8008d62:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d64:	e00d      	b.n	8008d82 <__sflush_r+0xae>
 8008d66:	2301      	movs	r3, #1
 8008d68:	4628      	mov	r0, r5
 8008d6a:	47b0      	blx	r6
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	1c50      	adds	r0, r2, #1
 8008d70:	d1c9      	bne.n	8008d06 <__sflush_r+0x32>
 8008d72:	682b      	ldr	r3, [r5, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d0c6      	beq.n	8008d06 <__sflush_r+0x32>
 8008d78:	2b1d      	cmp	r3, #29
 8008d7a:	d001      	beq.n	8008d80 <__sflush_r+0xac>
 8008d7c:	2b16      	cmp	r3, #22
 8008d7e:	d11e      	bne.n	8008dbe <__sflush_r+0xea>
 8008d80:	602f      	str	r7, [r5, #0]
 8008d82:	2000      	movs	r0, #0
 8008d84:	e022      	b.n	8008dcc <__sflush_r+0xf8>
 8008d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d8a:	b21b      	sxth	r3, r3
 8008d8c:	e01b      	b.n	8008dc6 <__sflush_r+0xf2>
 8008d8e:	690f      	ldr	r7, [r1, #16]
 8008d90:	2f00      	cmp	r7, #0
 8008d92:	d0f6      	beq.n	8008d82 <__sflush_r+0xae>
 8008d94:	0793      	lsls	r3, r2, #30
 8008d96:	680e      	ldr	r6, [r1, #0]
 8008d98:	bf08      	it	eq
 8008d9a:	694b      	ldreq	r3, [r1, #20]
 8008d9c:	600f      	str	r7, [r1, #0]
 8008d9e:	bf18      	it	ne
 8008da0:	2300      	movne	r3, #0
 8008da2:	eba6 0807 	sub.w	r8, r6, r7
 8008da6:	608b      	str	r3, [r1, #8]
 8008da8:	f1b8 0f00 	cmp.w	r8, #0
 8008dac:	dde9      	ble.n	8008d82 <__sflush_r+0xae>
 8008dae:	6a21      	ldr	r1, [r4, #32]
 8008db0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008db2:	4643      	mov	r3, r8
 8008db4:	463a      	mov	r2, r7
 8008db6:	4628      	mov	r0, r5
 8008db8:	47b0      	blx	r6
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	dc08      	bgt.n	8008dd0 <__sflush_r+0xfc>
 8008dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dd0:	4407      	add	r7, r0
 8008dd2:	eba8 0800 	sub.w	r8, r8, r0
 8008dd6:	e7e7      	b.n	8008da8 <__sflush_r+0xd4>
 8008dd8:	dfbffffe 	.word	0xdfbffffe

08008ddc <_fflush_r>:
 8008ddc:	b538      	push	{r3, r4, r5, lr}
 8008dde:	690b      	ldr	r3, [r1, #16]
 8008de0:	4605      	mov	r5, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	b913      	cbnz	r3, 8008dec <_fflush_r+0x10>
 8008de6:	2500      	movs	r5, #0
 8008de8:	4628      	mov	r0, r5
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	b118      	cbz	r0, 8008df6 <_fflush_r+0x1a>
 8008dee:	6a03      	ldr	r3, [r0, #32]
 8008df0:	b90b      	cbnz	r3, 8008df6 <_fflush_r+0x1a>
 8008df2:	f7fe fa2f 	bl	8007254 <__sinit>
 8008df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d0f3      	beq.n	8008de6 <_fflush_r+0xa>
 8008dfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e00:	07d0      	lsls	r0, r2, #31
 8008e02:	d404      	bmi.n	8008e0e <_fflush_r+0x32>
 8008e04:	0599      	lsls	r1, r3, #22
 8008e06:	d402      	bmi.n	8008e0e <_fflush_r+0x32>
 8008e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e0a:	f7fe fb3a 	bl	8007482 <__retarget_lock_acquire_recursive>
 8008e0e:	4628      	mov	r0, r5
 8008e10:	4621      	mov	r1, r4
 8008e12:	f7ff ff5f 	bl	8008cd4 <__sflush_r>
 8008e16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e18:	07da      	lsls	r2, r3, #31
 8008e1a:	4605      	mov	r5, r0
 8008e1c:	d4e4      	bmi.n	8008de8 <_fflush_r+0xc>
 8008e1e:	89a3      	ldrh	r3, [r4, #12]
 8008e20:	059b      	lsls	r3, r3, #22
 8008e22:	d4e1      	bmi.n	8008de8 <_fflush_r+0xc>
 8008e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e26:	f7fe fb2d 	bl	8007484 <__retarget_lock_release_recursive>
 8008e2a:	e7dd      	b.n	8008de8 <_fflush_r+0xc>

08008e2c <memmove>:
 8008e2c:	4288      	cmp	r0, r1
 8008e2e:	b510      	push	{r4, lr}
 8008e30:	eb01 0402 	add.w	r4, r1, r2
 8008e34:	d902      	bls.n	8008e3c <memmove+0x10>
 8008e36:	4284      	cmp	r4, r0
 8008e38:	4623      	mov	r3, r4
 8008e3a:	d807      	bhi.n	8008e4c <memmove+0x20>
 8008e3c:	1e43      	subs	r3, r0, #1
 8008e3e:	42a1      	cmp	r1, r4
 8008e40:	d008      	beq.n	8008e54 <memmove+0x28>
 8008e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e4a:	e7f8      	b.n	8008e3e <memmove+0x12>
 8008e4c:	4402      	add	r2, r0
 8008e4e:	4601      	mov	r1, r0
 8008e50:	428a      	cmp	r2, r1
 8008e52:	d100      	bne.n	8008e56 <memmove+0x2a>
 8008e54:	bd10      	pop	{r4, pc}
 8008e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e5e:	e7f7      	b.n	8008e50 <memmove+0x24>

08008e60 <_sbrk_r>:
 8008e60:	b538      	push	{r3, r4, r5, lr}
 8008e62:	4d06      	ldr	r5, [pc, #24]	@ (8008e7c <_sbrk_r+0x1c>)
 8008e64:	2300      	movs	r3, #0
 8008e66:	4604      	mov	r4, r0
 8008e68:	4608      	mov	r0, r1
 8008e6a:	602b      	str	r3, [r5, #0]
 8008e6c:	f7f9 fc68 	bl	8002740 <_sbrk>
 8008e70:	1c43      	adds	r3, r0, #1
 8008e72:	d102      	bne.n	8008e7a <_sbrk_r+0x1a>
 8008e74:	682b      	ldr	r3, [r5, #0]
 8008e76:	b103      	cbz	r3, 8008e7a <_sbrk_r+0x1a>
 8008e78:	6023      	str	r3, [r4, #0]
 8008e7a:	bd38      	pop	{r3, r4, r5, pc}
 8008e7c:	200005ac 	.word	0x200005ac

08008e80 <memcpy>:
 8008e80:	440a      	add	r2, r1
 8008e82:	4291      	cmp	r1, r2
 8008e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e88:	d100      	bne.n	8008e8c <memcpy+0xc>
 8008e8a:	4770      	bx	lr
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e96:	4291      	cmp	r1, r2
 8008e98:	d1f9      	bne.n	8008e8e <memcpy+0xe>
 8008e9a:	bd10      	pop	{r4, pc}

08008e9c <__assert_func>:
 8008e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e9e:	4614      	mov	r4, r2
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	4b09      	ldr	r3, [pc, #36]	@ (8008ec8 <__assert_func+0x2c>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4605      	mov	r5, r0
 8008ea8:	68d8      	ldr	r0, [r3, #12]
 8008eaa:	b954      	cbnz	r4, 8008ec2 <__assert_func+0x26>
 8008eac:	4b07      	ldr	r3, [pc, #28]	@ (8008ecc <__assert_func+0x30>)
 8008eae:	461c      	mov	r4, r3
 8008eb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008eb4:	9100      	str	r1, [sp, #0]
 8008eb6:	462b      	mov	r3, r5
 8008eb8:	4905      	ldr	r1, [pc, #20]	@ (8008ed0 <__assert_func+0x34>)
 8008eba:	f000 f86f 	bl	8008f9c <fiprintf>
 8008ebe:	f000 f87f 	bl	8008fc0 <abort>
 8008ec2:	4b04      	ldr	r3, [pc, #16]	@ (8008ed4 <__assert_func+0x38>)
 8008ec4:	e7f4      	b.n	8008eb0 <__assert_func+0x14>
 8008ec6:	bf00      	nop
 8008ec8:	20000018 	.word	0x20000018
 8008ecc:	080098a6 	.word	0x080098a6
 8008ed0:	08009878 	.word	0x08009878
 8008ed4:	0800986b 	.word	0x0800986b

08008ed8 <_calloc_r>:
 8008ed8:	b570      	push	{r4, r5, r6, lr}
 8008eda:	fba1 5402 	umull	r5, r4, r1, r2
 8008ede:	b93c      	cbnz	r4, 8008ef0 <_calloc_r+0x18>
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	f7ff f991 	bl	8008208 <_malloc_r>
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	b928      	cbnz	r0, 8008ef6 <_calloc_r+0x1e>
 8008eea:	2600      	movs	r6, #0
 8008eec:	4630      	mov	r0, r6
 8008eee:	bd70      	pop	{r4, r5, r6, pc}
 8008ef0:	220c      	movs	r2, #12
 8008ef2:	6002      	str	r2, [r0, #0]
 8008ef4:	e7f9      	b.n	8008eea <_calloc_r+0x12>
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	4621      	mov	r1, r4
 8008efa:	f7fe fa44 	bl	8007386 <memset>
 8008efe:	e7f5      	b.n	8008eec <_calloc_r+0x14>

08008f00 <__ascii_mbtowc>:
 8008f00:	b082      	sub	sp, #8
 8008f02:	b901      	cbnz	r1, 8008f06 <__ascii_mbtowc+0x6>
 8008f04:	a901      	add	r1, sp, #4
 8008f06:	b142      	cbz	r2, 8008f1a <__ascii_mbtowc+0x1a>
 8008f08:	b14b      	cbz	r3, 8008f1e <__ascii_mbtowc+0x1e>
 8008f0a:	7813      	ldrb	r3, [r2, #0]
 8008f0c:	600b      	str	r3, [r1, #0]
 8008f0e:	7812      	ldrb	r2, [r2, #0]
 8008f10:	1e10      	subs	r0, r2, #0
 8008f12:	bf18      	it	ne
 8008f14:	2001      	movne	r0, #1
 8008f16:	b002      	add	sp, #8
 8008f18:	4770      	bx	lr
 8008f1a:	4610      	mov	r0, r2
 8008f1c:	e7fb      	b.n	8008f16 <__ascii_mbtowc+0x16>
 8008f1e:	f06f 0001 	mvn.w	r0, #1
 8008f22:	e7f8      	b.n	8008f16 <__ascii_mbtowc+0x16>

08008f24 <_realloc_r>:
 8008f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f28:	4680      	mov	r8, r0
 8008f2a:	4615      	mov	r5, r2
 8008f2c:	460c      	mov	r4, r1
 8008f2e:	b921      	cbnz	r1, 8008f3a <_realloc_r+0x16>
 8008f30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f34:	4611      	mov	r1, r2
 8008f36:	f7ff b967 	b.w	8008208 <_malloc_r>
 8008f3a:	b92a      	cbnz	r2, 8008f48 <_realloc_r+0x24>
 8008f3c:	f7ff f8f0 	bl	8008120 <_free_r>
 8008f40:	2400      	movs	r4, #0
 8008f42:	4620      	mov	r0, r4
 8008f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f48:	f000 f841 	bl	8008fce <_malloc_usable_size_r>
 8008f4c:	4285      	cmp	r5, r0
 8008f4e:	4606      	mov	r6, r0
 8008f50:	d802      	bhi.n	8008f58 <_realloc_r+0x34>
 8008f52:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008f56:	d8f4      	bhi.n	8008f42 <_realloc_r+0x1e>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4640      	mov	r0, r8
 8008f5c:	f7ff f954 	bl	8008208 <_malloc_r>
 8008f60:	4607      	mov	r7, r0
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d0ec      	beq.n	8008f40 <_realloc_r+0x1c>
 8008f66:	42b5      	cmp	r5, r6
 8008f68:	462a      	mov	r2, r5
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	bf28      	it	cs
 8008f6e:	4632      	movcs	r2, r6
 8008f70:	f7ff ff86 	bl	8008e80 <memcpy>
 8008f74:	4621      	mov	r1, r4
 8008f76:	4640      	mov	r0, r8
 8008f78:	f7ff f8d2 	bl	8008120 <_free_r>
 8008f7c:	463c      	mov	r4, r7
 8008f7e:	e7e0      	b.n	8008f42 <_realloc_r+0x1e>

08008f80 <__ascii_wctomb>:
 8008f80:	4603      	mov	r3, r0
 8008f82:	4608      	mov	r0, r1
 8008f84:	b141      	cbz	r1, 8008f98 <__ascii_wctomb+0x18>
 8008f86:	2aff      	cmp	r2, #255	@ 0xff
 8008f88:	d904      	bls.n	8008f94 <__ascii_wctomb+0x14>
 8008f8a:	228a      	movs	r2, #138	@ 0x8a
 8008f8c:	601a      	str	r2, [r3, #0]
 8008f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f92:	4770      	bx	lr
 8008f94:	700a      	strb	r2, [r1, #0]
 8008f96:	2001      	movs	r0, #1
 8008f98:	4770      	bx	lr
	...

08008f9c <fiprintf>:
 8008f9c:	b40e      	push	{r1, r2, r3}
 8008f9e:	b503      	push	{r0, r1, lr}
 8008fa0:	4601      	mov	r1, r0
 8008fa2:	ab03      	add	r3, sp, #12
 8008fa4:	4805      	ldr	r0, [pc, #20]	@ (8008fbc <fiprintf+0x20>)
 8008fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008faa:	6800      	ldr	r0, [r0, #0]
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	f000 f83f 	bl	8009030 <_vfiprintf_r>
 8008fb2:	b002      	add	sp, #8
 8008fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fb8:	b003      	add	sp, #12
 8008fba:	4770      	bx	lr
 8008fbc:	20000018 	.word	0x20000018

08008fc0 <abort>:
 8008fc0:	b508      	push	{r3, lr}
 8008fc2:	2006      	movs	r0, #6
 8008fc4:	f000 fa08 	bl	80093d8 <raise>
 8008fc8:	2001      	movs	r0, #1
 8008fca:	f7f9 fb41 	bl	8002650 <_exit>

08008fce <_malloc_usable_size_r>:
 8008fce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fd2:	1f18      	subs	r0, r3, #4
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bfbc      	itt	lt
 8008fd8:	580b      	ldrlt	r3, [r1, r0]
 8008fda:	18c0      	addlt	r0, r0, r3
 8008fdc:	4770      	bx	lr

08008fde <__sfputc_r>:
 8008fde:	6893      	ldr	r3, [r2, #8]
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	b410      	push	{r4}
 8008fe6:	6093      	str	r3, [r2, #8]
 8008fe8:	da08      	bge.n	8008ffc <__sfputc_r+0x1e>
 8008fea:	6994      	ldr	r4, [r2, #24]
 8008fec:	42a3      	cmp	r3, r4
 8008fee:	db01      	blt.n	8008ff4 <__sfputc_r+0x16>
 8008ff0:	290a      	cmp	r1, #10
 8008ff2:	d103      	bne.n	8008ffc <__sfputc_r+0x1e>
 8008ff4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ff8:	f000 b932 	b.w	8009260 <__swbuf_r>
 8008ffc:	6813      	ldr	r3, [r2, #0]
 8008ffe:	1c58      	adds	r0, r3, #1
 8009000:	6010      	str	r0, [r2, #0]
 8009002:	7019      	strb	r1, [r3, #0]
 8009004:	4608      	mov	r0, r1
 8009006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800900a:	4770      	bx	lr

0800900c <__sfputs_r>:
 800900c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800900e:	4606      	mov	r6, r0
 8009010:	460f      	mov	r7, r1
 8009012:	4614      	mov	r4, r2
 8009014:	18d5      	adds	r5, r2, r3
 8009016:	42ac      	cmp	r4, r5
 8009018:	d101      	bne.n	800901e <__sfputs_r+0x12>
 800901a:	2000      	movs	r0, #0
 800901c:	e007      	b.n	800902e <__sfputs_r+0x22>
 800901e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009022:	463a      	mov	r2, r7
 8009024:	4630      	mov	r0, r6
 8009026:	f7ff ffda 	bl	8008fde <__sfputc_r>
 800902a:	1c43      	adds	r3, r0, #1
 800902c:	d1f3      	bne.n	8009016 <__sfputs_r+0xa>
 800902e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009030 <_vfiprintf_r>:
 8009030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	460d      	mov	r5, r1
 8009036:	b09d      	sub	sp, #116	@ 0x74
 8009038:	4614      	mov	r4, r2
 800903a:	4698      	mov	r8, r3
 800903c:	4606      	mov	r6, r0
 800903e:	b118      	cbz	r0, 8009048 <_vfiprintf_r+0x18>
 8009040:	6a03      	ldr	r3, [r0, #32]
 8009042:	b90b      	cbnz	r3, 8009048 <_vfiprintf_r+0x18>
 8009044:	f7fe f906 	bl	8007254 <__sinit>
 8009048:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800904a:	07d9      	lsls	r1, r3, #31
 800904c:	d405      	bmi.n	800905a <_vfiprintf_r+0x2a>
 800904e:	89ab      	ldrh	r3, [r5, #12]
 8009050:	059a      	lsls	r2, r3, #22
 8009052:	d402      	bmi.n	800905a <_vfiprintf_r+0x2a>
 8009054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009056:	f7fe fa14 	bl	8007482 <__retarget_lock_acquire_recursive>
 800905a:	89ab      	ldrh	r3, [r5, #12]
 800905c:	071b      	lsls	r3, r3, #28
 800905e:	d501      	bpl.n	8009064 <_vfiprintf_r+0x34>
 8009060:	692b      	ldr	r3, [r5, #16]
 8009062:	b99b      	cbnz	r3, 800908c <_vfiprintf_r+0x5c>
 8009064:	4629      	mov	r1, r5
 8009066:	4630      	mov	r0, r6
 8009068:	f000 f938 	bl	80092dc <__swsetup_r>
 800906c:	b170      	cbz	r0, 800908c <_vfiprintf_r+0x5c>
 800906e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009070:	07dc      	lsls	r4, r3, #31
 8009072:	d504      	bpl.n	800907e <_vfiprintf_r+0x4e>
 8009074:	f04f 30ff 	mov.w	r0, #4294967295
 8009078:	b01d      	add	sp, #116	@ 0x74
 800907a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907e:	89ab      	ldrh	r3, [r5, #12]
 8009080:	0598      	lsls	r0, r3, #22
 8009082:	d4f7      	bmi.n	8009074 <_vfiprintf_r+0x44>
 8009084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009086:	f7fe f9fd 	bl	8007484 <__retarget_lock_release_recursive>
 800908a:	e7f3      	b.n	8009074 <_vfiprintf_r+0x44>
 800908c:	2300      	movs	r3, #0
 800908e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009090:	2320      	movs	r3, #32
 8009092:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009096:	f8cd 800c 	str.w	r8, [sp, #12]
 800909a:	2330      	movs	r3, #48	@ 0x30
 800909c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800924c <_vfiprintf_r+0x21c>
 80090a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090a4:	f04f 0901 	mov.w	r9, #1
 80090a8:	4623      	mov	r3, r4
 80090aa:	469a      	mov	sl, r3
 80090ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090b0:	b10a      	cbz	r2, 80090b6 <_vfiprintf_r+0x86>
 80090b2:	2a25      	cmp	r2, #37	@ 0x25
 80090b4:	d1f9      	bne.n	80090aa <_vfiprintf_r+0x7a>
 80090b6:	ebba 0b04 	subs.w	fp, sl, r4
 80090ba:	d00b      	beq.n	80090d4 <_vfiprintf_r+0xa4>
 80090bc:	465b      	mov	r3, fp
 80090be:	4622      	mov	r2, r4
 80090c0:	4629      	mov	r1, r5
 80090c2:	4630      	mov	r0, r6
 80090c4:	f7ff ffa2 	bl	800900c <__sfputs_r>
 80090c8:	3001      	adds	r0, #1
 80090ca:	f000 80a7 	beq.w	800921c <_vfiprintf_r+0x1ec>
 80090ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090d0:	445a      	add	r2, fp
 80090d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80090d4:	f89a 3000 	ldrb.w	r3, [sl]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f000 809f 	beq.w	800921c <_vfiprintf_r+0x1ec>
 80090de:	2300      	movs	r3, #0
 80090e0:	f04f 32ff 	mov.w	r2, #4294967295
 80090e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090e8:	f10a 0a01 	add.w	sl, sl, #1
 80090ec:	9304      	str	r3, [sp, #16]
 80090ee:	9307      	str	r3, [sp, #28]
 80090f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80090f6:	4654      	mov	r4, sl
 80090f8:	2205      	movs	r2, #5
 80090fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090fe:	4853      	ldr	r0, [pc, #332]	@ (800924c <_vfiprintf_r+0x21c>)
 8009100:	f7f7 f86e 	bl	80001e0 <memchr>
 8009104:	9a04      	ldr	r2, [sp, #16]
 8009106:	b9d8      	cbnz	r0, 8009140 <_vfiprintf_r+0x110>
 8009108:	06d1      	lsls	r1, r2, #27
 800910a:	bf44      	itt	mi
 800910c:	2320      	movmi	r3, #32
 800910e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009112:	0713      	lsls	r3, r2, #28
 8009114:	bf44      	itt	mi
 8009116:	232b      	movmi	r3, #43	@ 0x2b
 8009118:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800911c:	f89a 3000 	ldrb.w	r3, [sl]
 8009120:	2b2a      	cmp	r3, #42	@ 0x2a
 8009122:	d015      	beq.n	8009150 <_vfiprintf_r+0x120>
 8009124:	9a07      	ldr	r2, [sp, #28]
 8009126:	4654      	mov	r4, sl
 8009128:	2000      	movs	r0, #0
 800912a:	f04f 0c0a 	mov.w	ip, #10
 800912e:	4621      	mov	r1, r4
 8009130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009134:	3b30      	subs	r3, #48	@ 0x30
 8009136:	2b09      	cmp	r3, #9
 8009138:	d94b      	bls.n	80091d2 <_vfiprintf_r+0x1a2>
 800913a:	b1b0      	cbz	r0, 800916a <_vfiprintf_r+0x13a>
 800913c:	9207      	str	r2, [sp, #28]
 800913e:	e014      	b.n	800916a <_vfiprintf_r+0x13a>
 8009140:	eba0 0308 	sub.w	r3, r0, r8
 8009144:	fa09 f303 	lsl.w	r3, r9, r3
 8009148:	4313      	orrs	r3, r2
 800914a:	9304      	str	r3, [sp, #16]
 800914c:	46a2      	mov	sl, r4
 800914e:	e7d2      	b.n	80090f6 <_vfiprintf_r+0xc6>
 8009150:	9b03      	ldr	r3, [sp, #12]
 8009152:	1d19      	adds	r1, r3, #4
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	9103      	str	r1, [sp, #12]
 8009158:	2b00      	cmp	r3, #0
 800915a:	bfbb      	ittet	lt
 800915c:	425b      	neglt	r3, r3
 800915e:	f042 0202 	orrlt.w	r2, r2, #2
 8009162:	9307      	strge	r3, [sp, #28]
 8009164:	9307      	strlt	r3, [sp, #28]
 8009166:	bfb8      	it	lt
 8009168:	9204      	strlt	r2, [sp, #16]
 800916a:	7823      	ldrb	r3, [r4, #0]
 800916c:	2b2e      	cmp	r3, #46	@ 0x2e
 800916e:	d10a      	bne.n	8009186 <_vfiprintf_r+0x156>
 8009170:	7863      	ldrb	r3, [r4, #1]
 8009172:	2b2a      	cmp	r3, #42	@ 0x2a
 8009174:	d132      	bne.n	80091dc <_vfiprintf_r+0x1ac>
 8009176:	9b03      	ldr	r3, [sp, #12]
 8009178:	1d1a      	adds	r2, r3, #4
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	9203      	str	r2, [sp, #12]
 800917e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009182:	3402      	adds	r4, #2
 8009184:	9305      	str	r3, [sp, #20]
 8009186:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800925c <_vfiprintf_r+0x22c>
 800918a:	7821      	ldrb	r1, [r4, #0]
 800918c:	2203      	movs	r2, #3
 800918e:	4650      	mov	r0, sl
 8009190:	f7f7 f826 	bl	80001e0 <memchr>
 8009194:	b138      	cbz	r0, 80091a6 <_vfiprintf_r+0x176>
 8009196:	9b04      	ldr	r3, [sp, #16]
 8009198:	eba0 000a 	sub.w	r0, r0, sl
 800919c:	2240      	movs	r2, #64	@ 0x40
 800919e:	4082      	lsls	r2, r0
 80091a0:	4313      	orrs	r3, r2
 80091a2:	3401      	adds	r4, #1
 80091a4:	9304      	str	r3, [sp, #16]
 80091a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091aa:	4829      	ldr	r0, [pc, #164]	@ (8009250 <_vfiprintf_r+0x220>)
 80091ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091b0:	2206      	movs	r2, #6
 80091b2:	f7f7 f815 	bl	80001e0 <memchr>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d03f      	beq.n	800923a <_vfiprintf_r+0x20a>
 80091ba:	4b26      	ldr	r3, [pc, #152]	@ (8009254 <_vfiprintf_r+0x224>)
 80091bc:	bb1b      	cbnz	r3, 8009206 <_vfiprintf_r+0x1d6>
 80091be:	9b03      	ldr	r3, [sp, #12]
 80091c0:	3307      	adds	r3, #7
 80091c2:	f023 0307 	bic.w	r3, r3, #7
 80091c6:	3308      	adds	r3, #8
 80091c8:	9303      	str	r3, [sp, #12]
 80091ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091cc:	443b      	add	r3, r7
 80091ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80091d0:	e76a      	b.n	80090a8 <_vfiprintf_r+0x78>
 80091d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80091d6:	460c      	mov	r4, r1
 80091d8:	2001      	movs	r0, #1
 80091da:	e7a8      	b.n	800912e <_vfiprintf_r+0xfe>
 80091dc:	2300      	movs	r3, #0
 80091de:	3401      	adds	r4, #1
 80091e0:	9305      	str	r3, [sp, #20]
 80091e2:	4619      	mov	r1, r3
 80091e4:	f04f 0c0a 	mov.w	ip, #10
 80091e8:	4620      	mov	r0, r4
 80091ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091ee:	3a30      	subs	r2, #48	@ 0x30
 80091f0:	2a09      	cmp	r2, #9
 80091f2:	d903      	bls.n	80091fc <_vfiprintf_r+0x1cc>
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d0c6      	beq.n	8009186 <_vfiprintf_r+0x156>
 80091f8:	9105      	str	r1, [sp, #20]
 80091fa:	e7c4      	b.n	8009186 <_vfiprintf_r+0x156>
 80091fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009200:	4604      	mov	r4, r0
 8009202:	2301      	movs	r3, #1
 8009204:	e7f0      	b.n	80091e8 <_vfiprintf_r+0x1b8>
 8009206:	ab03      	add	r3, sp, #12
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	462a      	mov	r2, r5
 800920c:	4b12      	ldr	r3, [pc, #72]	@ (8009258 <_vfiprintf_r+0x228>)
 800920e:	a904      	add	r1, sp, #16
 8009210:	4630      	mov	r0, r6
 8009212:	f7fd fbdb 	bl	80069cc <_printf_float>
 8009216:	4607      	mov	r7, r0
 8009218:	1c78      	adds	r0, r7, #1
 800921a:	d1d6      	bne.n	80091ca <_vfiprintf_r+0x19a>
 800921c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800921e:	07d9      	lsls	r1, r3, #31
 8009220:	d405      	bmi.n	800922e <_vfiprintf_r+0x1fe>
 8009222:	89ab      	ldrh	r3, [r5, #12]
 8009224:	059a      	lsls	r2, r3, #22
 8009226:	d402      	bmi.n	800922e <_vfiprintf_r+0x1fe>
 8009228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800922a:	f7fe f92b 	bl	8007484 <__retarget_lock_release_recursive>
 800922e:	89ab      	ldrh	r3, [r5, #12]
 8009230:	065b      	lsls	r3, r3, #25
 8009232:	f53f af1f 	bmi.w	8009074 <_vfiprintf_r+0x44>
 8009236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009238:	e71e      	b.n	8009078 <_vfiprintf_r+0x48>
 800923a:	ab03      	add	r3, sp, #12
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	462a      	mov	r2, r5
 8009240:	4b05      	ldr	r3, [pc, #20]	@ (8009258 <_vfiprintf_r+0x228>)
 8009242:	a904      	add	r1, sp, #16
 8009244:	4630      	mov	r0, r6
 8009246:	f7fd fe59 	bl	8006efc <_printf_i>
 800924a:	e7e4      	b.n	8009216 <_vfiprintf_r+0x1e6>
 800924c:	08009850 	.word	0x08009850
 8009250:	0800985a 	.word	0x0800985a
 8009254:	080069cd 	.word	0x080069cd
 8009258:	0800900d 	.word	0x0800900d
 800925c:	08009856 	.word	0x08009856

08009260 <__swbuf_r>:
 8009260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009262:	460e      	mov	r6, r1
 8009264:	4614      	mov	r4, r2
 8009266:	4605      	mov	r5, r0
 8009268:	b118      	cbz	r0, 8009272 <__swbuf_r+0x12>
 800926a:	6a03      	ldr	r3, [r0, #32]
 800926c:	b90b      	cbnz	r3, 8009272 <__swbuf_r+0x12>
 800926e:	f7fd fff1 	bl	8007254 <__sinit>
 8009272:	69a3      	ldr	r3, [r4, #24]
 8009274:	60a3      	str	r3, [r4, #8]
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	071a      	lsls	r2, r3, #28
 800927a:	d501      	bpl.n	8009280 <__swbuf_r+0x20>
 800927c:	6923      	ldr	r3, [r4, #16]
 800927e:	b943      	cbnz	r3, 8009292 <__swbuf_r+0x32>
 8009280:	4621      	mov	r1, r4
 8009282:	4628      	mov	r0, r5
 8009284:	f000 f82a 	bl	80092dc <__swsetup_r>
 8009288:	b118      	cbz	r0, 8009292 <__swbuf_r+0x32>
 800928a:	f04f 37ff 	mov.w	r7, #4294967295
 800928e:	4638      	mov	r0, r7
 8009290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	6922      	ldr	r2, [r4, #16]
 8009296:	1a98      	subs	r0, r3, r2
 8009298:	6963      	ldr	r3, [r4, #20]
 800929a:	b2f6      	uxtb	r6, r6
 800929c:	4283      	cmp	r3, r0
 800929e:	4637      	mov	r7, r6
 80092a0:	dc05      	bgt.n	80092ae <__swbuf_r+0x4e>
 80092a2:	4621      	mov	r1, r4
 80092a4:	4628      	mov	r0, r5
 80092a6:	f7ff fd99 	bl	8008ddc <_fflush_r>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	d1ed      	bne.n	800928a <__swbuf_r+0x2a>
 80092ae:	68a3      	ldr	r3, [r4, #8]
 80092b0:	3b01      	subs	r3, #1
 80092b2:	60a3      	str	r3, [r4, #8]
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	1c5a      	adds	r2, r3, #1
 80092b8:	6022      	str	r2, [r4, #0]
 80092ba:	701e      	strb	r6, [r3, #0]
 80092bc:	6962      	ldr	r2, [r4, #20]
 80092be:	1c43      	adds	r3, r0, #1
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d004      	beq.n	80092ce <__swbuf_r+0x6e>
 80092c4:	89a3      	ldrh	r3, [r4, #12]
 80092c6:	07db      	lsls	r3, r3, #31
 80092c8:	d5e1      	bpl.n	800928e <__swbuf_r+0x2e>
 80092ca:	2e0a      	cmp	r6, #10
 80092cc:	d1df      	bne.n	800928e <__swbuf_r+0x2e>
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f7ff fd83 	bl	8008ddc <_fflush_r>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d0d9      	beq.n	800928e <__swbuf_r+0x2e>
 80092da:	e7d6      	b.n	800928a <__swbuf_r+0x2a>

080092dc <__swsetup_r>:
 80092dc:	b538      	push	{r3, r4, r5, lr}
 80092de:	4b29      	ldr	r3, [pc, #164]	@ (8009384 <__swsetup_r+0xa8>)
 80092e0:	4605      	mov	r5, r0
 80092e2:	6818      	ldr	r0, [r3, #0]
 80092e4:	460c      	mov	r4, r1
 80092e6:	b118      	cbz	r0, 80092f0 <__swsetup_r+0x14>
 80092e8:	6a03      	ldr	r3, [r0, #32]
 80092ea:	b90b      	cbnz	r3, 80092f0 <__swsetup_r+0x14>
 80092ec:	f7fd ffb2 	bl	8007254 <__sinit>
 80092f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f4:	0719      	lsls	r1, r3, #28
 80092f6:	d422      	bmi.n	800933e <__swsetup_r+0x62>
 80092f8:	06da      	lsls	r2, r3, #27
 80092fa:	d407      	bmi.n	800930c <__swsetup_r+0x30>
 80092fc:	2209      	movs	r2, #9
 80092fe:	602a      	str	r2, [r5, #0]
 8009300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009304:	81a3      	strh	r3, [r4, #12]
 8009306:	f04f 30ff 	mov.w	r0, #4294967295
 800930a:	e033      	b.n	8009374 <__swsetup_r+0x98>
 800930c:	0758      	lsls	r0, r3, #29
 800930e:	d512      	bpl.n	8009336 <__swsetup_r+0x5a>
 8009310:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009312:	b141      	cbz	r1, 8009326 <__swsetup_r+0x4a>
 8009314:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009318:	4299      	cmp	r1, r3
 800931a:	d002      	beq.n	8009322 <__swsetup_r+0x46>
 800931c:	4628      	mov	r0, r5
 800931e:	f7fe feff 	bl	8008120 <_free_r>
 8009322:	2300      	movs	r3, #0
 8009324:	6363      	str	r3, [r4, #52]	@ 0x34
 8009326:	89a3      	ldrh	r3, [r4, #12]
 8009328:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800932c:	81a3      	strh	r3, [r4, #12]
 800932e:	2300      	movs	r3, #0
 8009330:	6063      	str	r3, [r4, #4]
 8009332:	6923      	ldr	r3, [r4, #16]
 8009334:	6023      	str	r3, [r4, #0]
 8009336:	89a3      	ldrh	r3, [r4, #12]
 8009338:	f043 0308 	orr.w	r3, r3, #8
 800933c:	81a3      	strh	r3, [r4, #12]
 800933e:	6923      	ldr	r3, [r4, #16]
 8009340:	b94b      	cbnz	r3, 8009356 <__swsetup_r+0x7a>
 8009342:	89a3      	ldrh	r3, [r4, #12]
 8009344:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800934c:	d003      	beq.n	8009356 <__swsetup_r+0x7a>
 800934e:	4621      	mov	r1, r4
 8009350:	4628      	mov	r0, r5
 8009352:	f000 f883 	bl	800945c <__smakebuf_r>
 8009356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800935a:	f013 0201 	ands.w	r2, r3, #1
 800935e:	d00a      	beq.n	8009376 <__swsetup_r+0x9a>
 8009360:	2200      	movs	r2, #0
 8009362:	60a2      	str	r2, [r4, #8]
 8009364:	6962      	ldr	r2, [r4, #20]
 8009366:	4252      	negs	r2, r2
 8009368:	61a2      	str	r2, [r4, #24]
 800936a:	6922      	ldr	r2, [r4, #16]
 800936c:	b942      	cbnz	r2, 8009380 <__swsetup_r+0xa4>
 800936e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009372:	d1c5      	bne.n	8009300 <__swsetup_r+0x24>
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	0799      	lsls	r1, r3, #30
 8009378:	bf58      	it	pl
 800937a:	6962      	ldrpl	r2, [r4, #20]
 800937c:	60a2      	str	r2, [r4, #8]
 800937e:	e7f4      	b.n	800936a <__swsetup_r+0x8e>
 8009380:	2000      	movs	r0, #0
 8009382:	e7f7      	b.n	8009374 <__swsetup_r+0x98>
 8009384:	20000018 	.word	0x20000018

08009388 <_raise_r>:
 8009388:	291f      	cmp	r1, #31
 800938a:	b538      	push	{r3, r4, r5, lr}
 800938c:	4605      	mov	r5, r0
 800938e:	460c      	mov	r4, r1
 8009390:	d904      	bls.n	800939c <_raise_r+0x14>
 8009392:	2316      	movs	r3, #22
 8009394:	6003      	str	r3, [r0, #0]
 8009396:	f04f 30ff 	mov.w	r0, #4294967295
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800939e:	b112      	cbz	r2, 80093a6 <_raise_r+0x1e>
 80093a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093a4:	b94b      	cbnz	r3, 80093ba <_raise_r+0x32>
 80093a6:	4628      	mov	r0, r5
 80093a8:	f000 f830 	bl	800940c <_getpid_r>
 80093ac:	4622      	mov	r2, r4
 80093ae:	4601      	mov	r1, r0
 80093b0:	4628      	mov	r0, r5
 80093b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b6:	f000 b817 	b.w	80093e8 <_kill_r>
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d00a      	beq.n	80093d4 <_raise_r+0x4c>
 80093be:	1c59      	adds	r1, r3, #1
 80093c0:	d103      	bne.n	80093ca <_raise_r+0x42>
 80093c2:	2316      	movs	r3, #22
 80093c4:	6003      	str	r3, [r0, #0]
 80093c6:	2001      	movs	r0, #1
 80093c8:	e7e7      	b.n	800939a <_raise_r+0x12>
 80093ca:	2100      	movs	r1, #0
 80093cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80093d0:	4620      	mov	r0, r4
 80093d2:	4798      	blx	r3
 80093d4:	2000      	movs	r0, #0
 80093d6:	e7e0      	b.n	800939a <_raise_r+0x12>

080093d8 <raise>:
 80093d8:	4b02      	ldr	r3, [pc, #8]	@ (80093e4 <raise+0xc>)
 80093da:	4601      	mov	r1, r0
 80093dc:	6818      	ldr	r0, [r3, #0]
 80093de:	f7ff bfd3 	b.w	8009388 <_raise_r>
 80093e2:	bf00      	nop
 80093e4:	20000018 	.word	0x20000018

080093e8 <_kill_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	4d07      	ldr	r5, [pc, #28]	@ (8009408 <_kill_r+0x20>)
 80093ec:	2300      	movs	r3, #0
 80093ee:	4604      	mov	r4, r0
 80093f0:	4608      	mov	r0, r1
 80093f2:	4611      	mov	r1, r2
 80093f4:	602b      	str	r3, [r5, #0]
 80093f6:	f7f9 f91b 	bl	8002630 <_kill>
 80093fa:	1c43      	adds	r3, r0, #1
 80093fc:	d102      	bne.n	8009404 <_kill_r+0x1c>
 80093fe:	682b      	ldr	r3, [r5, #0]
 8009400:	b103      	cbz	r3, 8009404 <_kill_r+0x1c>
 8009402:	6023      	str	r3, [r4, #0]
 8009404:	bd38      	pop	{r3, r4, r5, pc}
 8009406:	bf00      	nop
 8009408:	200005ac 	.word	0x200005ac

0800940c <_getpid_r>:
 800940c:	f7f9 b908 	b.w	8002620 <_getpid>

08009410 <__swhatbuf_r>:
 8009410:	b570      	push	{r4, r5, r6, lr}
 8009412:	460c      	mov	r4, r1
 8009414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009418:	2900      	cmp	r1, #0
 800941a:	b096      	sub	sp, #88	@ 0x58
 800941c:	4615      	mov	r5, r2
 800941e:	461e      	mov	r6, r3
 8009420:	da0d      	bge.n	800943e <__swhatbuf_r+0x2e>
 8009422:	89a3      	ldrh	r3, [r4, #12]
 8009424:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009428:	f04f 0100 	mov.w	r1, #0
 800942c:	bf14      	ite	ne
 800942e:	2340      	movne	r3, #64	@ 0x40
 8009430:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009434:	2000      	movs	r0, #0
 8009436:	6031      	str	r1, [r6, #0]
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	b016      	add	sp, #88	@ 0x58
 800943c:	bd70      	pop	{r4, r5, r6, pc}
 800943e:	466a      	mov	r2, sp
 8009440:	f000 f848 	bl	80094d4 <_fstat_r>
 8009444:	2800      	cmp	r0, #0
 8009446:	dbec      	blt.n	8009422 <__swhatbuf_r+0x12>
 8009448:	9901      	ldr	r1, [sp, #4]
 800944a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800944e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009452:	4259      	negs	r1, r3
 8009454:	4159      	adcs	r1, r3
 8009456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800945a:	e7eb      	b.n	8009434 <__swhatbuf_r+0x24>

0800945c <__smakebuf_r>:
 800945c:	898b      	ldrh	r3, [r1, #12]
 800945e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009460:	079d      	lsls	r5, r3, #30
 8009462:	4606      	mov	r6, r0
 8009464:	460c      	mov	r4, r1
 8009466:	d507      	bpl.n	8009478 <__smakebuf_r+0x1c>
 8009468:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800946c:	6023      	str	r3, [r4, #0]
 800946e:	6123      	str	r3, [r4, #16]
 8009470:	2301      	movs	r3, #1
 8009472:	6163      	str	r3, [r4, #20]
 8009474:	b003      	add	sp, #12
 8009476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009478:	ab01      	add	r3, sp, #4
 800947a:	466a      	mov	r2, sp
 800947c:	f7ff ffc8 	bl	8009410 <__swhatbuf_r>
 8009480:	9f00      	ldr	r7, [sp, #0]
 8009482:	4605      	mov	r5, r0
 8009484:	4639      	mov	r1, r7
 8009486:	4630      	mov	r0, r6
 8009488:	f7fe febe 	bl	8008208 <_malloc_r>
 800948c:	b948      	cbnz	r0, 80094a2 <__smakebuf_r+0x46>
 800948e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009492:	059a      	lsls	r2, r3, #22
 8009494:	d4ee      	bmi.n	8009474 <__smakebuf_r+0x18>
 8009496:	f023 0303 	bic.w	r3, r3, #3
 800949a:	f043 0302 	orr.w	r3, r3, #2
 800949e:	81a3      	strh	r3, [r4, #12]
 80094a0:	e7e2      	b.n	8009468 <__smakebuf_r+0xc>
 80094a2:	89a3      	ldrh	r3, [r4, #12]
 80094a4:	6020      	str	r0, [r4, #0]
 80094a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	9b01      	ldr	r3, [sp, #4]
 80094ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094b2:	b15b      	cbz	r3, 80094cc <__smakebuf_r+0x70>
 80094b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b8:	4630      	mov	r0, r6
 80094ba:	f000 f81d 	bl	80094f8 <_isatty_r>
 80094be:	b128      	cbz	r0, 80094cc <__smakebuf_r+0x70>
 80094c0:	89a3      	ldrh	r3, [r4, #12]
 80094c2:	f023 0303 	bic.w	r3, r3, #3
 80094c6:	f043 0301 	orr.w	r3, r3, #1
 80094ca:	81a3      	strh	r3, [r4, #12]
 80094cc:	89a3      	ldrh	r3, [r4, #12]
 80094ce:	431d      	orrs	r5, r3
 80094d0:	81a5      	strh	r5, [r4, #12]
 80094d2:	e7cf      	b.n	8009474 <__smakebuf_r+0x18>

080094d4 <_fstat_r>:
 80094d4:	b538      	push	{r3, r4, r5, lr}
 80094d6:	4d07      	ldr	r5, [pc, #28]	@ (80094f4 <_fstat_r+0x20>)
 80094d8:	2300      	movs	r3, #0
 80094da:	4604      	mov	r4, r0
 80094dc:	4608      	mov	r0, r1
 80094de:	4611      	mov	r1, r2
 80094e0:	602b      	str	r3, [r5, #0]
 80094e2:	f7f9 f905 	bl	80026f0 <_fstat>
 80094e6:	1c43      	adds	r3, r0, #1
 80094e8:	d102      	bne.n	80094f0 <_fstat_r+0x1c>
 80094ea:	682b      	ldr	r3, [r5, #0]
 80094ec:	b103      	cbz	r3, 80094f0 <_fstat_r+0x1c>
 80094ee:	6023      	str	r3, [r4, #0]
 80094f0:	bd38      	pop	{r3, r4, r5, pc}
 80094f2:	bf00      	nop
 80094f4:	200005ac 	.word	0x200005ac

080094f8 <_isatty_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4d06      	ldr	r5, [pc, #24]	@ (8009514 <_isatty_r+0x1c>)
 80094fc:	2300      	movs	r3, #0
 80094fe:	4604      	mov	r4, r0
 8009500:	4608      	mov	r0, r1
 8009502:	602b      	str	r3, [r5, #0]
 8009504:	f7f9 f904 	bl	8002710 <_isatty>
 8009508:	1c43      	adds	r3, r0, #1
 800950a:	d102      	bne.n	8009512 <_isatty_r+0x1a>
 800950c:	682b      	ldr	r3, [r5, #0]
 800950e:	b103      	cbz	r3, 8009512 <_isatty_r+0x1a>
 8009510:	6023      	str	r3, [r4, #0]
 8009512:	bd38      	pop	{r3, r4, r5, pc}
 8009514:	200005ac 	.word	0x200005ac

08009518 <_init>:
 8009518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951a:	bf00      	nop
 800951c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800951e:	bc08      	pop	{r3}
 8009520:	469e      	mov	lr, r3
 8009522:	4770      	bx	lr

08009524 <_fini>:
 8009524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009526:	bf00      	nop
 8009528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952a:	bc08      	pop	{r3}
 800952c:	469e      	mov	lr, r3
 800952e:	4770      	bx	lr
