

================================================================
== Vivado HLS Report for 'pool1'
================================================================
* Date:           Tue Jul  9 15:58:49 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.405|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16885|  16885|  16885|  16885|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  16884|  16884|      1206|          -|          -|    14|    no    |
        | + pool1_1            |   1204|   1204|        86|          -|          -|    14|    no    |
        |  ++ pool1_2          |     84|     84|        14|          -|          -|     6|    no    |
        |   +++ pool1_2.1      |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ pool1_2.1.1  |      4|      4|         2|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    151|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     25|    -|
|Register         |        -|      -|    121|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    121|    176|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_3_fu_419_p2  |     +    |      0|  0|   8|          14|          14|
    |add_ln1494_fu_384_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_3_fu_294_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_239_p2     |     +    |      0|  0|  10|          10|          10|
    |add_ln61_1_fu_375_p2    |     +    |      0|  0|   7|           5|           5|
    |add_ln61_fu_320_p2      |     +    |      0|  0|   7|           5|           5|
    |i_fu_175_p2             |     +    |      0|  0|   6|           4|           1|
    |j_fu_221_p2             |     +    |      0|  0|   6|           4|           1|
    |k_fu_280_p2             |     +    |      0|  0|   4|           3|           1|
    |x_fu_314_p2             |     +    |      0|  0|   3|           2|           1|
    |y_fu_369_p2             |     +    |      0|  0|   3|           2|           1|
    |sub_ln1494_1_fu_413_p2  |     -    |      0|  0|   8|          14|          14|
    |sub_ln1494_fu_349_p2    |     -    |      0|  0|  11|          11|          11|
    |sub_ln203_1_fu_268_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln203_fu_205_p2     |     -    |      0|  0|   9|           9|           9|
    |icmp_ln1494_fu_429_p2   |   icmp   |      0|  0|   7|          16|          16|
    |icmp_ln50_fu_169_p2     |   icmp   |      0|  0|   2|           4|           3|
    |icmp_ln52_fu_215_p2     |   icmp   |      0|  0|   2|           4|           3|
    |icmp_ln54_fu_274_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln57_fu_308_p2     |   icmp   |      0|  0|   2|           2|           3|
    |icmp_ln59_fu_363_p2     |   icmp   |      0|  0|   2|           2|           3|
    |select_ln61_fu_435_p3   |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 151|         151|         156|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   4|          8|    1|          8|
    |i_0_reg_89      |   3|          2|    4|          8|
    |j_0_reg_100     |   3|          2|    4|          8|
    |k_0_reg_111     |   3|          2|    3|          6|
    |p_07_1_reg_122  |   3|          2|   16|         32|
    |p_07_2_reg_146  |   3|          2|   16|         32|
    |x_0_reg_135     |   3|          2|    2|          4|
    |y_0_reg_158     |   3|          2|    2|          4|
    +----------------+----+-----------+-----+-----------+
    |Total           |  25|         22|   48|        102|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_reg_89            |   4|   0|    4|          0|
    |i_reg_446             |   4|   0|    4|          0|
    |j_0_reg_100           |   4|   0|    4|          0|
    |j_reg_464             |   4|   0|    4|          0|
    |k_0_reg_111           |   3|   0|    3|          0|
    |k_reg_482             |   3|   0|    3|          0|
    |out_V_addr_reg_492    |  11|   0|   11|          0|
    |p_07_1_reg_122        |  16|   0|   16|          0|
    |p_07_2_reg_146        |  16|   0|   16|          0|
    |sext_ln1494_reg_505   |  10|   0|   12|          2|
    |sext_ln203_reg_456    |   9|   0|   10|          1|
    |shl_ln61_1_reg_469    |   4|   0|    5|          1|
    |shl_ln_reg_451        |   4|   0|    5|          1|
    |sub_ln203_1_reg_474   |  11|   0|   12|          1|
    |x_0_reg_135           |   2|   0|    2|          0|
    |x_reg_500             |   2|   0|    2|          0|
    |y_0_reg_158           |   2|   0|    2|          0|
    |y_reg_513             |   2|   0|    2|          0|
    |zext_ln203_8_reg_487  |   3|   0|   14|         11|
    +----------------------+----+----+-----+-----------+
    |Total                 | 121|   0|  138|         17|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool1    | return value |
|out_V_address0     | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|C1_out_V_address0  | out |   13|  ap_memory |   C1_out_V   |     array    |
|C1_out_V_ce0       | out |    1|  ap_memory |   C1_out_V   |     array    |
|C1_out_V_q0        |  in |   16|  ap_memory |   C1_out_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

