{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730944408424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730944408426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 22:53:28 2024 " "Processing started: Wed Nov 06 22:53:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730944408426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730944408426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parteF -c parteF " "Command: quartus_map --read_settings_files=on --write_settings_files=off parteF -c parteF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730944408426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730944409307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parteF-Division " "Found design unit 1: parteF-Division" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944410165 ""} { "Info" "ISGN_ENTITY_NAME" "1 parteF " "Found entity 1: parteF" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944410165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944410165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parteF " "Elaborating entity \"parteF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730944410260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividendo_escalado parteF.vhd(27) " "VHDL Process Statement warning at parteF.vhd(27): signal \"dividendo_escalado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730944410263 "|parteF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cociente_escalado parteF.vhd(28) " "VHDL Process Statement warning at parteF.vhd(28): signal \"cociente_escalado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730944410263 "|parteF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cociente_escalado parteF.vhd(17) " "VHDL Process Statement warning at parteF.vhd(17): inferring latch(es) for signal or variable \"cociente_escalado\", which holds its previous value in one or more paths through the process" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730944410264 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[0\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[0\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410265 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[1\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[1\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[2\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[2\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[3\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[3\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[4\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[4\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[5\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[5\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[6\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[6\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[7\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[7\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[8\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[8\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410266 "|parteF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cociente_escalado\[9\] parteF.vhd(17) " "Inferred latch for \"cociente_escalado\[9\]\" at parteF.vhd(17)" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730944410267 "|parteF"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "parteF.vhd" "Div0" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730944410751 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1730944410751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730944410924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730944410925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730944410925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730944410925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730944410925 ""}  } { { "parteF.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/parteF.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730944410925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rhm " "Found entity 1: lpm_divide_rhm" {  } { { "db/lpm_divide_rhm.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/db/lpm_divide_rhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944411105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944411105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944411198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944411198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944411324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944411324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944411612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944411612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteF/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730944411904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730944411904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730944413077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730944413841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730944413841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730944414019 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730944414019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730944414019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730944414019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730944414080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 22:53:34 2024 " "Processing ended: Wed Nov 06 22:53:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730944414080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730944414080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730944414080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730944414080 ""}
