Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 01:19:09 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1398 |          436 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             484 |          133 |
| Yes          | No                    | No                     |             819 |          266 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state69                                                                                              | bd_0_i/hls_inst/inst/and_ln28_reg_771[62]_i_1_n_0                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                3 |              4 |         1.33 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_8s_5ns_8_12_seq_1_U5/fn1_srem_8s_5ns_8_12_seq_1_div_U/fn1_srem_8s_5ns_8_12_seq_1_div_u_0/E[0]             |                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_17ns_6_68_seq_1_U4/fn1_urem_64s_17ns_6_68_seq_1_div_U/fn1_urem_64s_17ns_6_68_seq_1_div_u_0/E[0]       |                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_17ns_6_68_seq_1_U4/fn1_urem_64s_17ns_6_68_seq_1_div_U/start0                                          |                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_8s_5ns_8_12_seq_1_U5/fn1_srem_8s_5ns_8_12_seq_1_div_U/start0                                              |                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U7/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                              |                                                                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                        |                5 |             32 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state47                                                                                              |                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U7/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/start0                                      |                                                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state69                                                                                              |                                                                                                                                                                                                                                    |               14 |             37 |         2.64 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/urem_64s_17ns_6_68_seq_1_U4/fn1_urem_64s_17ns_6_68_seq_1_div_U/fn1_urem_64s_17ns_6_68_seq_1_div_u_0/r_stage_reg_n_0_[0]                                                                                       |               10 |             50 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sub_ln30_2_reg_8430                                                                                            |                                                                                                                                                                                                                                    |               14 |             50 |         3.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/sub_ln30_1_reg_8530                                                                                            |                                                                                                                                                                                                                                    |               13 |             50 |         3.85 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state95                                                                                              |                                                                                                                                                                                                                                    |               16 |             50 |         3.12 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               17 |             51 |         3.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                   |               14 |             52 |         3.71 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                  |               14 |             52 |         3.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state100                                                                                             |                                                                                                                                                                                                                                    |               15 |             57 |         3.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state101                                                                                             |                                                                                                                                                                                                                                    |               15 |             58 |         3.87 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state46                                                                                              |                                                                                                                                                                                                                                    |               21 |             63 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state80                                                                                              |                                                                                                                                                                                                                                    |               19 |             63 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state74                                                                                              |                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state87                                                                                              |                                                                                                                                                                                                                                    |               32 |             64 |         2.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/din0_buf1[63]_i_1_n_0                                                                                                                                                            |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state93                                                                                              |                                                                                                                                                                                                                                    |               43 |            129 |         3.00 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                                                                                                             |               51 |            175 |         3.43 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                                                                                                    |              436 |           1418 |         3.25 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


