# Prova_finale_reti_logiche

## About

This project was developed by **DomDegi** and **EnnioCristianelli** as the final project for the **Digital Design (Reti Logiche)** course.

The task was to design a hardware component that implements the specifications described in `PFRL_specifica`.

## Documentation

For a detailed explanation of our implementation, design choices, and testing methodology, please refer to the `Report_Prova_Finale_Reti_Logiche.pdf` file included in this repository.

## Project Structure

- `project.vhd` - Main VHDL implementation
- `tb2425.vhd` - Testbench
- `Report_Prova_Finale_Reti_Logiche.pdf` - Detailed project report