
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/programowanie/xilinx_projects/project_SW/pa.fromNetlist.tcl
# create_project -name project_SW -dir "E:/programowanie/xilinx_projects/project_SW/planAhead_run_2" -part xc3s50atq144-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/programowanie/xilinx_projects/project_SW/top_level.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/programowanie/xilinx_projects/project_SW} }
# set_property target_constrs_file "top_level.ucf" [current_fileset -constrset]
Adding file 'E:/programowanie/xilinx_projects/project_SW/top_level.ucf' to fileset 'constrs_1'
# add_files [list {top_level.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50atq144-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_counter0_cmp_gt0000_lut<11 : 0>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_pwm1_cmp_le0000_lut<6 : 0> on
   block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_pwm2_cmp_le0000_lut<6 : 0> on
   block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_pwm3_cmp_le0000_lut<6 : 0> on
   block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus rx/Mcompar_trans_en_cmp_lt0000_lut<5 :
   0> on block top_level is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus tx/Mcompar_trans_state_cmp_lt0001_lut<5
   : 0> on block top_level is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 4315472 kilobytes

Parsing EDIF File [./planAhead_run_2/project_SW.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/project_SW.data/cache/top_level_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'top_level' defined in file 'top_level.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/SSORules.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [E:/programowanie/xilinx_projects/project_SW/top_level.ucf]
Finished Parsing UCF File [E:/programowanie/xilinx_projects/project_SW/top_level.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 496e8d8c
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 560.250 ; gain = 137.875
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 08 17:53:31 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
